
WiFi_HTTP_Server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a58  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  08007c18  08007c18  00017c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800845c  0800845c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800845c  0800845c  0001845c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008464  08008464  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008464  08008464  00018464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008468  08008468  00018468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800846c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c3c  20000080  080084ec  00020080  2**2
                  ALLOC
 10 ._user_heap   00010004  20001cbc  080084ec  00021cbc  2**0
                  ALLOC
 11 ._user_stack  00007f00  10000000  10000000  00030000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_line   00011803  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   000104b8  00000000  00000000  000318b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000025ba  00000000  00000000  00041d6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001010  00000000  00000000  00044328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0011bd8f  00000000  00000000  00045338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000f28  00000000  00000000  001610c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00003c8a  00000000  00000000  00161ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00165c7a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004fdc  00000000  00000000  00165ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007c00 	.word	0x08007c00

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	08007c00 	.word	0x08007c00

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005b8:	f000 fb92 	bl	8000ce0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005be:	e003      	b.n	80005c8 <LoopCopyDataInit>

080005c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80005c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005c6:	3104      	adds	r1, #4

080005c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005c8:	480a      	ldr	r0, [pc, #40]	; (80005f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005d0:	d3f6      	bcc.n	80005c0 <CopyDataInit>
	ldr	r2, =_sbss
 80005d2:	4a0a      	ldr	r2, [pc, #40]	; (80005fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80005d4:	e002      	b.n	80005dc <LoopFillZerobss>

080005d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005d8:	f842 3b04 	str.w	r3, [r2], #4

080005dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <LoopForever+0x16>)
	cmp	r2, r3
 80005de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005e0:	d3f9      	bcc.n	80005d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005e2:	f005 ff89 	bl	80064f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005e6:	f000 f821 	bl	800062c <main>

080005ea <LoopForever>:

LoopForever:
    b LoopForever
 80005ea:	e7fe      	b.n	80005ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005ec:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80005f0:	0800846c 	.word	0x0800846c
	ldr	r0, =_sdata
 80005f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005f8:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 80005fc:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 8000600:	20001cbc 	.word	0x20001cbc

08000604 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000604:	e7fe      	b.n	8000604 <ADC1_IRQHandler>
	...

08000608 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 8000610:	1d39      	adds	r1, r7, #4
 8000612:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000616:	2201      	movs	r2, #1
 8000618:	4803      	ldr	r0, [pc, #12]	; (8000628 <__io_putchar+0x20>)
 800061a:	f005 fa66 	bl	8005aea <HAL_UART_Transmit>
  return ch;
 800061e:	687b      	ldr	r3, [r7, #4]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20001c18 	.word	0x20001c18

0800062c <main>:

/**
  * @brief  Main program
  */
int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  HAL_Init();
 8000630:	f002 f870 	bl	8002714 <HAL_Init>
  SystemClock_Config();
 8000634:	f000 fa0a 	bl	8000a4c <SystemClock_Config>
  BSP_LED_Init(LED2);
 8000638:	2000      	movs	r0, #0
 800063a:	f001 ffa3 	bl	8002584 <BSP_LED_Init>

  /* Initialize UART */
  hDiscoUart.Instance = DISCOVERY_COM1;
 800063e:	4b25      	ldr	r3, [pc, #148]	; (80006d4 <main+0xa8>)
 8000640:	4a25      	ldr	r2, [pc, #148]	; (80006d8 <main+0xac>)
 8000642:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 8000644:	4b23      	ldr	r3, [pc, #140]	; (80006d4 <main+0xa8>)
 8000646:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800064a:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 800064c:	4b21      	ldr	r3, [pc, #132]	; (80006d4 <main+0xa8>)
 800064e:	2200      	movs	r2, #0
 8000650:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <main+0xa8>)
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 8000658:	4b1e      	ldr	r3, [pc, #120]	; (80006d4 <main+0xa8>)
 800065a:	2200      	movs	r2, #0
 800065c:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 800065e:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <main+0xa8>)
 8000660:	220c      	movs	r2, #12
 8000662:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000664:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <main+0xa8>)
 8000666:	2200      	movs	r2, #0
 8000668:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 800066a:	4b1a      	ldr	r3, [pc, #104]	; (80006d4 <main+0xa8>)
 800066c:	2200      	movs	r2, #0
 800066e:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000670:	4b18      	ldr	r3, [pc, #96]	; (80006d4 <main+0xa8>)
 8000672:	2200      	movs	r2, #0
 8000674:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000676:	4b17      	ldr	r3, [pc, #92]	; (80006d4 <main+0xa8>)
 8000678:	2200      	movs	r2, #0
 800067a:	629a      	str	r2, [r3, #40]	; 0x28
  BSP_COM_Init(COM1, &hDiscoUart);
 800067c:	4915      	ldr	r1, [pc, #84]	; (80006d4 <main+0xa8>)
 800067e:	2000      	movs	r0, #0
 8000680:	f001 ffdc 	bl	800263c <BSP_COM_Init>

  printf("\n****** WiFi HTTP Client - WORKING VERSION ******\r\n");
 8000684:	4815      	ldr	r0, [pc, #84]	; (80006dc <main+0xb0>)
 8000686:	f006 f905 	bl	8006894 <puts>

  /* Initialize and connect WiFi */
  if (wifi_start() != 0) Error_Handler();
 800068a:	f000 f82d 	bl	80006e8 <wifi_start>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <main+0x6c>
 8000694:	f000 fa15 	bl	8000ac2 <Error_Handler>
  if (wifi_connect() != 0) Error_Handler();
 8000698:	f000 f85c 	bl	8000754 <wifi_connect>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <main+0x7a>
 80006a2:	f000 fa0e 	bl	8000ac2 <Error_Handler>

  /* Perform HTTP request */
  if (http_get_working() != 0) {
 80006a6:	f000 f8a3 	bl	80007f0 <http_get_working>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d005      	beq.n	80006bc <main+0x90>
    printf("HTTP request failed\r\n");
 80006b0:	480b      	ldr	r0, [pc, #44]	; (80006e0 <main+0xb4>)
 80006b2:	f006 f8ef 	bl	8006894 <puts>
    Error_Handler();
 80006b6:	f000 fa04 	bl	8000ac2 <Error_Handler>
 80006ba:	e005      	b.n	80006c8 <main+0x9c>
  } else {
    printf("SUCCESS!\r\n");
 80006bc:	4809      	ldr	r0, [pc, #36]	; (80006e4 <main+0xb8>)
 80006be:	f006 f8e9 	bl	8006894 <puts>
    BSP_LED_Toggle(LED2);
 80006c2:	2000      	movs	r0, #0
 80006c4:	f001 ffa4 	bl	8002610 <BSP_LED_Toggle>
  }

  while (1) {
    HAL_Delay(1000);
 80006c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006cc:	f002 f89e 	bl	800280c <HAL_Delay>
 80006d0:	e7fa      	b.n	80006c8 <main+0x9c>
 80006d2:	bf00      	nop
 80006d4:	20001c18 	.word	0x20001c18
 80006d8:	40013800 	.word	0x40013800
 80006dc:	08007c18 	.word	0x08007c18
 80006e0:	08007c4c 	.word	0x08007c4c
 80006e4:	08007c64 	.word	0x08007c64

080006e8 <wifi_start>:

/**
  * @brief  Initialize WiFi module
  */
static int wifi_start(void)
{
 80006e8:	b5b0      	push	{r4, r5, r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af04      	add	r7, sp, #16
  uint8_t MAC_Addr[6];

  if (WIFI_Init() == WIFI_STATUS_OK) {
 80006ee:	f001 fe2f 	bl	8002350 <WIFI_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d11d      	bne.n	8000734 <wifi_start+0x4c>
    printf("WiFi initialized\r\n");
 80006f8:	4813      	ldr	r0, [pc, #76]	; (8000748 <wifi_start+0x60>)
 80006fa:	f006 f8cb 	bl	8006894 <puts>

    if (WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK) {
 80006fe:	463b      	mov	r3, r7
 8000700:	4618      	mov	r0, r3
 8000702:	f001 fe73 	bl	80023ec <WIFI_GetMAC_Address>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <wifi_start+0x4c>
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 800070c:	783b      	ldrb	r3, [r7, #0]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800070e:	4618      	mov	r0, r3
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 8000710:	787b      	ldrb	r3, [r7, #1]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000712:	461c      	mov	r4, r3
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 8000714:	78bb      	ldrb	r3, [r7, #2]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000716:	461d      	mov	r5, r3
             MAC_Addr[3], MAC_Addr[4], MAC_Addr[5]);
 8000718:	78fb      	ldrb	r3, [r7, #3]
 800071a:	793a      	ldrb	r2, [r7, #4]
 800071c:	7979      	ldrb	r1, [r7, #5]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800071e:	9102      	str	r1, [sp, #8]
 8000720:	9201      	str	r2, [sp, #4]
 8000722:	9300      	str	r3, [sp, #0]
 8000724:	462b      	mov	r3, r5
 8000726:	4622      	mov	r2, r4
 8000728:	4601      	mov	r1, r0
 800072a:	4808      	ldr	r0, [pc, #32]	; (800074c <wifi_start+0x64>)
 800072c:	f006 f816 	bl	800675c <iprintf>
      return 0;
 8000730:	2300      	movs	r3, #0
 8000732:	e004      	b.n	800073e <wifi_start+0x56>
    }
  }
  printf("WiFi init failed\r\n");
 8000734:	4806      	ldr	r0, [pc, #24]	; (8000750 <wifi_start+0x68>)
 8000736:	f006 f8ad 	bl	8006894 <puts>
  return -1;
 800073a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800073e:	4618      	mov	r0, r3
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bdb0      	pop	{r4, r5, r7, pc}
 8000746:	bf00      	nop
 8000748:	08007c70 	.word	0x08007c70
 800074c:	08007c84 	.word	0x08007c84
 8000750:	08007cac 	.word	0x08007cac

08000754 <wifi_connect>:

/**
  * @brief  Connect to WiFi network
  */
static int wifi_connect(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af02      	add	r7, sp, #8
  uint8_t IP_Addr[4];
  int retry = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]

  printf("Connecting to: %s\r\n", WIFI_SSID);
 800075e:	491e      	ldr	r1, [pc, #120]	; (80007d8 <wifi_connect+0x84>)
 8000760:	481e      	ldr	r0, [pc, #120]	; (80007dc <wifi_connect+0x88>)
 8000762:	f005 fffb 	bl	800675c <iprintf>

  while (retry < 3) {
 8000766:	e02e      	b.n	80007c6 <wifi_connect+0x72>
    if (WIFI_Connect(WIFI_SSID, WIFI_PASSWORD, WIFI_SECURITY) == WIFI_STATUS_OK) {
 8000768:	2203      	movs	r2, #3
 800076a:	491d      	ldr	r1, [pc, #116]	; (80007e0 <wifi_connect+0x8c>)
 800076c:	481a      	ldr	r0, [pc, #104]	; (80007d8 <wifi_connect+0x84>)
 800076e:	f001 fe1b 	bl	80023a8 <WIFI_Connect>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d11b      	bne.n	80007b0 <wifi_connect+0x5c>
      printf("WiFi connected\r\n");
 8000778:	481a      	ldr	r0, [pc, #104]	; (80007e4 <wifi_connect+0x90>)
 800077a:	f006 f88b 	bl	8006894 <puts>
      HAL_Delay(3000); // Wait for DHCP
 800077e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000782:	f002 f843 	bl	800280c <HAL_Delay>

      if (WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK) {
 8000786:	463b      	mov	r3, r7
 8000788:	4618      	mov	r0, r3
 800078a:	f001 fe45 	bl	8002418 <WIFI_GetIP_Address>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d10d      	bne.n	80007b0 <wifi_connect+0x5c>
        printf("IP: %d.%d.%d.%d\r\n", IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]);
 8000794:	783b      	ldrb	r3, [r7, #0]
 8000796:	4619      	mov	r1, r3
 8000798:	787b      	ldrb	r3, [r7, #1]
 800079a:	461a      	mov	r2, r3
 800079c:	78bb      	ldrb	r3, [r7, #2]
 800079e:	4618      	mov	r0, r3
 80007a0:	78fb      	ldrb	r3, [r7, #3]
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	4603      	mov	r3, r0
 80007a6:	4810      	ldr	r0, [pc, #64]	; (80007e8 <wifi_connect+0x94>)
 80007a8:	f005 ffd8 	bl	800675c <iprintf>
        return 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	e00f      	b.n	80007d0 <wifi_connect+0x7c>
      }
    }
    printf("Connection failed (attempt %d/3)\r\n", ++retry);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3301      	adds	r3, #1
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	6879      	ldr	r1, [r7, #4]
 80007b8:	480c      	ldr	r0, [pc, #48]	; (80007ec <wifi_connect+0x98>)
 80007ba:	f005 ffcf 	bl	800675c <iprintf>
    HAL_Delay(2000);
 80007be:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007c2:	f002 f823 	bl	800280c <HAL_Delay>
  while (retry < 3) {
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2b02      	cmp	r3, #2
 80007ca:	ddcd      	ble.n	8000768 <wifi_connect+0x14>
  }
  return -1;
 80007cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	08007cc0 	.word	0x08007cc0
 80007dc:	08007cc8 	.word	0x08007cc8
 80007e0:	08007cdc 	.word	0x08007cdc
 80007e4:	08007ce8 	.word	0x08007ce8
 80007e8:	08007cf8 	.word	0x08007cf8
 80007ec:	08007d0c 	.word	0x08007d0c

080007f0 <http_get_working>:
  */
/**
  * @brief  HTTP GET to local Python server
  */
static int http_get_working(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b088      	sub	sp, #32
 80007f4:	af02      	add	r7, sp, #8
  uint16_t sent_len = 0, recv_len = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	81bb      	strh	r3, [r7, #12]
 80007fa:	2300      	movs	r3, #0
 80007fc:	817b      	strh	r3, [r7, #10]
  WIFI_Status_t status;

  //143.244.60.195
  uint8_t server_ip[4] = {134, 244, 60, 195}; // Your PC's IP on local network
 80007fe:	4b7a      	ldr	r3, [pc, #488]	; (80009e8 <http_get_working+0x1f8>)
 8000800:	607b      	str	r3, [r7, #4]

  printf("\n=== HTTP GET ===\r\n");
 8000802:	487a      	ldr	r0, [pc, #488]	; (80009ec <http_get_working+0x1fc>)
 8000804:	f006 f846 	bl	8006894 <puts>
  printf("Server: %d.%d.%d.%d:80\r\n", server_ip[0], server_ip[1], server_ip[2], server_ip[3]);
 8000808:	793b      	ldrb	r3, [r7, #4]
 800080a:	4619      	mov	r1, r3
 800080c:	797b      	ldrb	r3, [r7, #5]
 800080e:	461a      	mov	r2, r3
 8000810:	79bb      	ldrb	r3, [r7, #6]
 8000812:	4618      	mov	r0, r3
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	4603      	mov	r3, r0
 800081a:	4875      	ldr	r0, [pc, #468]	; (80009f0 <http_get_working+0x200>)
 800081c:	f005 ff9e 	bl	800675c <iprintf>

  /* Step 1: Open connection */
  printf("[1] Opening connection...\r\n");
 8000820:	4874      	ldr	r0, [pc, #464]	; (80009f4 <http_get_working+0x204>)
 8000822:	f006 f837 	bl	8006894 <puts>
  status = WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "HTTP_Client", server_ip, 80, 0);  // Port 80
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2200      	movs	r2, #0
 800082a:	9201      	str	r2, [sp, #4]
 800082c:	2250      	movs	r2, #80	; 0x50
 800082e:	9200      	str	r2, [sp, #0]
 8000830:	4a71      	ldr	r2, [pc, #452]	; (80009f8 <http_get_working+0x208>)
 8000832:	2100      	movs	r1, #0
 8000834:	2000      	movs	r0, #0
 8000836:	f001 fe0b 	bl	8002450 <WIFI_OpenClientConnection>
 800083a:	4603      	mov	r3, r0
 800083c:	73fb      	strb	r3, [r7, #15]
  if (status != WIFI_STATUS_OK) {
 800083e:	7bfb      	ldrb	r3, [r7, #15]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d007      	beq.n	8000854 <http_get_working+0x64>
    printf("ERROR: Open connection failed: %d\r\n", status);
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	4619      	mov	r1, r3
 8000848:	486c      	ldr	r0, [pc, #432]	; (80009fc <http_get_working+0x20c>)
 800084a:	f005 ff87 	bl	800675c <iprintf>
    return -1;
 800084e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000852:	e0c4      	b.n	80009de <http_get_working+0x1ee>
  }
  printf("[1] Connection opened\r\n");
 8000854:	486a      	ldr	r0, [pc, #424]	; (8000a00 <http_get_working+0x210>)
 8000856:	f006 f81d 	bl	8006894 <puts>

  HAL_Delay(1000); // Small delay before sending
 800085a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800085e:	f001 ffd5 	bl	800280c <HAL_Delay>

  /* Step 2: Build and send HTTP request */
  printf("[2] Sending request...\r\n");
 8000862:	4868      	ldr	r0, [pc, #416]	; (8000a04 <http_get_working+0x214>)
 8000864:	f006 f816 	bl	8006894 <puts>
		  "GET /v1/current.json?key=65e43dc2e6944954b35162401251311&q=Montreal&aqi=no HTTP/1.1\r\n"
		  "Host: api.weatherapi.com\r\n"
          "User-Agent: STM32-WiFi\r\n"
          "Connection: close\r\n"
          "\r\n",
          server_ip[0], server_ip[1], server_ip[2], server_ip[3]);
 8000868:	793b      	ldrb	r3, [r7, #4]
  sprintf((char *)http_request,
 800086a:	4619      	mov	r1, r3
          server_ip[0], server_ip[1], server_ip[2], server_ip[3]);
 800086c:	797b      	ldrb	r3, [r7, #5]
  sprintf((char *)http_request,
 800086e:	4618      	mov	r0, r3
          server_ip[0], server_ip[1], server_ip[2], server_ip[3]);
 8000870:	79bb      	ldrb	r3, [r7, #6]
 8000872:	79fa      	ldrb	r2, [r7, #7]
  sprintf((char *)http_request,
 8000874:	9201      	str	r2, [sp, #4]
 8000876:	9300      	str	r3, [sp, #0]
 8000878:	4603      	mov	r3, r0
 800087a:	460a      	mov	r2, r1
 800087c:	4962      	ldr	r1, [pc, #392]	; (8000a08 <http_get_working+0x218>)
 800087e:	4863      	ldr	r0, [pc, #396]	; (8000a0c <http_get_working+0x21c>)
 8000880:	f006 f820 	bl	80068c4 <siprintf>

  status = WIFI_SendData(SOCKET, http_request, strlen((char *)http_request),
 8000884:	4861      	ldr	r0, [pc, #388]	; (8000a0c <http_get_working+0x21c>)
 8000886:	f7ff fcbb 	bl	8000200 <strlen>
 800088a:	4603      	mov	r3, r0
 800088c:	b29a      	uxth	r2, r3
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	f242 7110 	movw	r1, #10000	; 0x2710
 8000896:	9100      	str	r1, [sp, #0]
 8000898:	495c      	ldr	r1, [pc, #368]	; (8000a0c <http_get_working+0x21c>)
 800089a:	2000      	movs	r0, #0
 800089c:	f001 fe2e 	bl	80024fc <WIFI_SendData>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
                         &sent_len, WIFI_WRITE_TIMEOUT);
  if (status != WIFI_STATUS_OK || sent_len == 0) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d102      	bne.n	80008b0 <http_get_working+0xc0>
 80008aa:	89bb      	ldrh	r3, [r7, #12]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d10b      	bne.n	80008c8 <http_get_working+0xd8>
    printf("ERROR: Send failed: %d, sent: %d\r\n", status, sent_len);
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
 80008b2:	89ba      	ldrh	r2, [r7, #12]
 80008b4:	4619      	mov	r1, r3
 80008b6:	4856      	ldr	r0, [pc, #344]	; (8000a10 <http_get_working+0x220>)
 80008b8:	f005 ff50 	bl	800675c <iprintf>
    WIFI_CloseClientConnection(SOCKET);
 80008bc:	2000      	movs	r0, #0
 80008be:	f001 fe01 	bl	80024c4 <WIFI_CloseClientConnection>
    return -1;
 80008c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008c6:	e08a      	b.n	80009de <http_get_working+0x1ee>
  }
  printf("[2] Sent %d bytes\r\n", sent_len);
 80008c8:	89bb      	ldrh	r3, [r7, #12]
 80008ca:	4619      	mov	r1, r3
 80008cc:	4851      	ldr	r0, [pc, #324]	; (8000a14 <http_get_working+0x224>)
 80008ce:	f005 ff45 	bl	800675c <iprintf>

  /* Step 3: Wait for response */
  printf("[3] Waiting for response...\r\n");
 80008d2:	4851      	ldr	r0, [pc, #324]	; (8000a18 <http_get_working+0x228>)
 80008d4:	f005 ffde 	bl	8006894 <puts>
  HAL_Delay(3000); // Give server time to respond
 80008d8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80008dc:	f001 ff96 	bl	800280c <HAL_Delay>

  /* Step 4: Receive data */
  printf("[4] Receiving data...\r\n");
 80008e0:	484e      	ldr	r0, [pc, #312]	; (8000a1c <http_get_working+0x22c>)
 80008e2:	f005 ffd7 	bl	8006894 <puts>
  memset(http_response, 0, sizeof(http_response));
 80008e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008ea:	2100      	movs	r1, #0
 80008ec:	484c      	ldr	r0, [pc, #304]	; (8000a20 <http_get_working+0x230>)
 80008ee:	f005 fe4d 	bl	800658c <memset>

  status = WIFI_ReceiveData(SOCKET, http_response, sizeof(http_response) - 1,
 80008f2:	f107 030a 	add.w	r3, r7, #10
 80008f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80008fa:	9200      	str	r2, [sp, #0]
 80008fc:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000900:	4947      	ldr	r1, [pc, #284]	; (8000a20 <http_get_working+0x230>)
 8000902:	2000      	movs	r0, #0
 8000904:	f001 fe1c 	bl	8002540 <WIFI_ReceiveData>
 8000908:	4603      	mov	r3, r0
 800090a:	73fb      	strb	r3, [r7, #15]
                           &recv_len, 10000); // 10 second timeout

  printf("[4] Receive status: %d, received: %d bytes\r\n", status, recv_len);
 800090c:	7bfb      	ldrb	r3, [r7, #15]
 800090e:	897a      	ldrh	r2, [r7, #10]
 8000910:	4619      	mov	r1, r3
 8000912:	4844      	ldr	r0, [pc, #272]	; (8000a24 <http_get_working+0x234>)
 8000914:	f005 ff22 	bl	800675c <iprintf>

  if (status == WIFI_STATUS_OK && recv_len > 0) {
 8000918:	7bfb      	ldrb	r3, [r7, #15]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d11b      	bne.n	8000956 <http_get_working+0x166>
 800091e:	897b      	ldrh	r3, [r7, #10]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d018      	beq.n	8000956 <http_get_working+0x166>
    printf("\n=== HTTP RESPONSE ===\r\n");
 8000924:	4840      	ldr	r0, [pc, #256]	; (8000a28 <http_get_working+0x238>)
 8000926:	f005 ffb5 	bl	8006894 <puts>
    // Print entire response
    for(int i = 0; i < recv_len; i++) {
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
 800092e:	e009      	b.n	8000944 <http_get_working+0x154>
      printf("%c", http_response[i]);
 8000930:	4a3b      	ldr	r2, [pc, #236]	; (8000a20 <http_get_working+0x230>)
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	4413      	add	r3, r2
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	4618      	mov	r0, r3
 800093a:	f005 ff27 	bl	800678c <putchar>
    for(int i = 0; i < recv_len; i++) {
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	3301      	adds	r3, #1
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	897b      	ldrh	r3, [r7, #10]
 8000946:	461a      	mov	r2, r3
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	4293      	cmp	r3, r2
 800094c:	dbf0      	blt.n	8000930 <http_get_working+0x140>
    }
    printf("\n=== END RESPONSE ===\r\n");
 800094e:	4837      	ldr	r0, [pc, #220]	; (8000a2c <http_get_working+0x23c>)
 8000950:	f005 ffa0 	bl	8006894 <puts>
 8000954:	e033      	b.n	80009be <http_get_working+0x1ce>
  } else {
    printf("ERROR: No data received\r\n");
 8000956:	4836      	ldr	r0, [pc, #216]	; (8000a30 <http_get_working+0x240>)
 8000958:	f005 ff9c 	bl	8006894 <puts>

    // Debug: Try to receive with different buffer sizes
    printf("Trying with smaller buffer...\r\n");
 800095c:	4835      	ldr	r0, [pc, #212]	; (8000a34 <http_get_working+0x244>)
 800095e:	f005 ff99 	bl	8006894 <puts>
    status = WIFI_ReceiveData(SOCKET, http_response, 512, &recv_len, 5000);
 8000962:	f107 030a 	add.w	r3, r7, #10
 8000966:	f241 3288 	movw	r2, #5000	; 0x1388
 800096a:	9200      	str	r2, [sp, #0]
 800096c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000970:	492b      	ldr	r1, [pc, #172]	; (8000a20 <http_get_working+0x230>)
 8000972:	2000      	movs	r0, #0
 8000974:	f001 fde4 	bl	8002540 <WIFI_ReceiveData>
 8000978:	4603      	mov	r3, r0
 800097a:	73fb      	strb	r3, [r7, #15]
    printf("Small buffer receive: status=%d, bytes=%d\r\n", status, recv_len);
 800097c:	7bfb      	ldrb	r3, [r7, #15]
 800097e:	897a      	ldrh	r2, [r7, #10]
 8000980:	4619      	mov	r1, r3
 8000982:	482d      	ldr	r0, [pc, #180]	; (8000a38 <http_get_working+0x248>)
 8000984:	f005 feea 	bl	800675c <iprintf>

    if (recv_len > 0) {
 8000988:	897b      	ldrh	r3, [r7, #10]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d017      	beq.n	80009be <http_get_working+0x1ce>
      printf("Data received with small buffer:\r\n");
 800098e:	482b      	ldr	r0, [pc, #172]	; (8000a3c <http_get_working+0x24c>)
 8000990:	f005 ff80 	bl	8006894 <puts>
      for(int i = 0; i < recv_len; i++) {
 8000994:	2300      	movs	r3, #0
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	e009      	b.n	80009ae <http_get_working+0x1be>
        printf("%c", http_response[i]);
 800099a:	4a21      	ldr	r2, [pc, #132]	; (8000a20 <http_get_working+0x230>)
 800099c:	693b      	ldr	r3, [r7, #16]
 800099e:	4413      	add	r3, r2
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f005 fef2 	bl	800678c <putchar>
      for(int i = 0; i < recv_len; i++) {
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	3301      	adds	r3, #1
 80009ac:	613b      	str	r3, [r7, #16]
 80009ae:	897b      	ldrh	r3, [r7, #10]
 80009b0:	461a      	mov	r2, r3
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	4293      	cmp	r3, r2
 80009b6:	dbf0      	blt.n	800099a <http_get_working+0x1aa>
      }
      printf("\r\n");
 80009b8:	4821      	ldr	r0, [pc, #132]	; (8000a40 <http_get_working+0x250>)
 80009ba:	f005 ff6b 	bl	8006894 <puts>
    }
  }

  /* Step 5: Close connection */
  printf("[5] Closing connection...\r\n");
 80009be:	4821      	ldr	r0, [pc, #132]	; (8000a44 <http_get_working+0x254>)
 80009c0:	f005 ff68 	bl	8006894 <puts>
  WIFI_CloseClientConnection(SOCKET);
 80009c4:	2000      	movs	r0, #0
 80009c6:	f001 fd7d 	bl	80024c4 <WIFI_CloseClientConnection>
  printf("[5] Connection closed\r\n");
 80009ca:	481f      	ldr	r0, [pc, #124]	; (8000a48 <http_get_working+0x258>)
 80009cc:	f005 ff62 	bl	8006894 <puts>

  return (recv_len > 0) ? 0 : -1;
 80009d0:	897b      	ldrh	r3, [r7, #10]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <http_get_working+0x1ea>
 80009d6:	2300      	movs	r3, #0
 80009d8:	e001      	b.n	80009de <http_get_working+0x1ee>
 80009da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	c33cf486 	.word	0xc33cf486
 80009ec:	08007d30 	.word	0x08007d30
 80009f0:	08007d44 	.word	0x08007d44
 80009f4:	08007d60 	.word	0x08007d60
 80009f8:	08007d7c 	.word	0x08007d7c
 80009fc:	08007d88 	.word	0x08007d88
 8000a00:	08007dac 	.word	0x08007dac
 8000a04:	08007dc4 	.word	0x08007dc4
 8000a08:	08007ddc 	.word	0x08007ddc
 8000a0c:	2000009c 	.word	0x2000009c
 8000a10:	08007e7c 	.word	0x08007e7c
 8000a14:	08007ea0 	.word	0x08007ea0
 8000a18:	08007eb4 	.word	0x08007eb4
 8000a1c:	08007ed4 	.word	0x08007ed4
 8000a20:	2000029c 	.word	0x2000029c
 8000a24:	08007eec 	.word	0x08007eec
 8000a28:	08007f1c 	.word	0x08007f1c
 8000a2c:	08007f34 	.word	0x08007f34
 8000a30:	08007f4c 	.word	0x08007f4c
 8000a34:	08007f68 	.word	0x08007f68
 8000a38:	08007f88 	.word	0x08007f88
 8000a3c:	08007fb4 	.word	0x08007fb4
 8000a40:	08007fd8 	.word	0x08007fd8
 8000a44:	08007fdc 	.word	0x08007fdc
 8000a48:	08007ff8 	.word	0x08007ff8

08000a4c <SystemClock_Config>:

/**
  * @brief  System Clock Configuration
  */
static void SystemClock_Config(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b096      	sub	sp, #88	; 0x58
 8000a50:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a52:	2310      	movs	r3, #16
 8000a54:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a56:	2301      	movs	r3, #1
 8000a58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a5a:	2360      	movs	r3, #96	; 0x60
 8000a5c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	2302      	movs	r3, #2
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000a66:	2301      	movs	r3, #1
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000a6e:	2328      	movs	r3, #40	; 0x28
 8000a70:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000a76:	2307      	movs	r3, #7
 8000a78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4618      	mov	r0, r3
 8000a82:	f002 fa6b 	bl	8002f5c <HAL_RCC_OscConfig>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <SystemClock_Config+0x44>
 8000a8c:	f000 f819 	bl	8000ac2 <Error_Handler>

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 8000a90:	230f      	movs	r3, #15
 8000a92:	647b      	str	r3, [r7, #68]	; 0x44
                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a94:	2303      	movs	r3, #3
 8000a96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	657b      	str	r3, [r7, #84]	; 0x54

  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) Error_Handler();
 8000aa4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 fe7c 	bl	80037a8 <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x6e>
 8000ab6:	f000 f804 	bl	8000ac2 <Error_Handler>
}
 8000aba:	bf00      	nop
 8000abc:	3758      	adds	r7, #88	; 0x58
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <Error_Handler>:

/**
  * @brief  Error Handler
  */
void Error_Handler(void)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	af00      	add	r7, sp, #0
  BSP_LED_On(LED2);
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f001 fd8c 	bl	80025e4 <BSP_LED_On>
  while(1) {
    HAL_Delay(1000);
 8000acc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ad0:	f001 fe9c 	bl	800280c <HAL_Delay>
 8000ad4:	e7fa      	b.n	8000acc <Error_Handler+0xa>

08000ad6 <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  EXTI line detection callback.
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b082      	sub	sp, #8
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	4603      	mov	r3, r0
 8000ade:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1) {
 8000ae0:	88fb      	ldrh	r3, [r7, #6]
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d101      	bne.n	8000aea <HAL_GPIO_EXTI_Callback+0x14>
    SPI_WIFI_ISR();
 8000ae6:	f001 fc23 	bl	8002330 <SPI_WIFI_ISR>
  }
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
	...

08000af4 <SPI3_IRQHandler>:

/**
  * @brief  SPI3 IRQ Handler
  */
void SPI3_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000af8:	4802      	ldr	r0, [pc, #8]	; (8000b04 <SPI3_IRQHandler+0x10>)
 8000afa:	f004 f921 	bl	8004d40 <HAL_SPI_IRQHandler>
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200012a4 	.word	0x200012a4

08000b08 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b16:	b480      	push	{r7}
 8000b18:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000b1a:	e7fe      	b.n	8000b1a <HardFault_Handler+0x4>

08000b1c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <MemManage_Handler+0x4>

08000b22 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b22:	b480      	push	{r7}
 8000b24:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000b26:	e7fe      	b.n	8000b26 <BusFault_Handler+0x4>

08000b28 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <UsageFault_Handler+0x4>

08000b2e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0
}
 8000b4e:	bf00      	nop
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000b5c:	f001 fe36 	bl	80027cc <HAL_IncTick>
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000b68:	2002      	movs	r0, #2
 8000b6a:	f002 f9bf 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8000b76:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b7a:	f002 f9b7 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
	return 1;
 8000b86:	2301      	movs	r3, #1
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <_kill>:

int _kill(int pid, int sig)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b082      	sub	sp, #8
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
 8000b9a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000b9c:	f005 fca6 	bl	80064ec <__errno>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2216      	movs	r2, #22
 8000ba4:	601a      	str	r2, [r3, #0]
	return -1;
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_exit>:

void _exit (int status)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000bba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff ffe7 	bl	8000b92 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000bc4:	e7fe      	b.n	8000bc4 <_exit+0x12>

08000bc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b084      	sub	sp, #16
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	60f8      	str	r0, [r7, #12]
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
	/* The I/O library uses an internal buffer */
		/* It asks for 1024 characters even if only getc() is used. */
		/* If we use a for(;;) loop on the number of characters requested, */
		/* the user is forced to enter the exact number requested, even if only one is needed. */
		/* So here we return only 1 character even if requested length is > 1 */
		*ptr = __io_getchar();
 8000bd2:	f3af 8000 	nop.w
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	701a      	strb	r2, [r3, #0]

		return 1;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	e009      	b.n	8000c0e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	1c5a      	adds	r2, r3, #1
 8000bfe:	60ba      	str	r2, [r7, #8]
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff fd00 	bl	8000608 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	697a      	ldr	r2, [r7, #20]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	dbf1      	blt.n	8000bfa <_write+0x12>
	}
	return len;
 8000c16:	687b      	ldr	r3, [r7, #4]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <_close>:

int _close(int file)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	return -1;
 8000c28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c48:	605a      	str	r2, [r3, #4]
	return 0;
 8000c4a:	2300      	movs	r3, #0
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <_isatty>:

int _isatty(int file)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	return 1;
 8000c60:	2301      	movs	r3, #1
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr

08000c6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	b085      	sub	sp, #20
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	60f8      	str	r0, [r7, #12]
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
	return 0;
 8000c7a:	2300      	movs	r3, #0
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000c90:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <_sbrk+0x50>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d102      	bne.n	8000c9e <_sbrk+0x16>
		heap_end = &end;
 8000c98:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <_sbrk+0x50>)
 8000c9a:	4a10      	ldr	r2, [pc, #64]	; (8000cdc <_sbrk+0x54>)
 8000c9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <_sbrk+0x50>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <_sbrk+0x50>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4413      	add	r3, r2
 8000cac:	466a      	mov	r2, sp
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d907      	bls.n	8000cc2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cb2:	f005 fc1b 	bl	80064ec <__errno>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	220c      	movs	r2, #12
 8000cba:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000cbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cc0:	e006      	b.n	8000cd0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000cc2:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <_sbrk+0x50>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a03      	ldr	r2, [pc, #12]	; (8000cd8 <_sbrk+0x50>)
 8000ccc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000cce:	68fb      	ldr	r3, [r7, #12]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	2000129c 	.word	0x2000129c
 8000cdc:	20001cc0 	.word	0x20001cc0

08000ce0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <SystemInit+0x64>)
 8000ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cea:	4a16      	ldr	r2, [pc, #88]	; (8000d44 <SystemInit+0x64>)
 8000cec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <SystemInit+0x68>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a13      	ldr	r2, [pc, #76]	; (8000d48 <SystemInit+0x68>)
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <SystemInit+0x68>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000d06:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <SystemInit+0x68>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a0f      	ldr	r2, [pc, #60]	; (8000d48 <SystemInit+0x68>)
 8000d0c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d10:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d14:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <SystemInit+0x68>)
 8000d18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d1c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	; (8000d48 <SystemInit+0x68>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a09      	ldr	r2, [pc, #36]	; (8000d48 <SystemInit+0x68>)
 8000d24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d28:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d2a:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <SystemInit+0x68>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d30:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <SystemInit+0x64>)
 8000d32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d36:	609a      	str	r2, [r3, #8]
#endif
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00
 8000d48:	40021000 	.word	0x40021000

08000d4c <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2b2f      	cmp	r3, #47	; 0x2f
 8000d5a:	d906      	bls.n	8000d6a <Hex2Num+0x1e>
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b39      	cmp	r3, #57	; 0x39
 8000d60:	d803      	bhi.n	8000d6a <Hex2Num+0x1e>
        return a - '0';
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	3b30      	subs	r3, #48	; 0x30
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	e014      	b.n	8000d94 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	2b60      	cmp	r3, #96	; 0x60
 8000d6e:	d906      	bls.n	8000d7e <Hex2Num+0x32>
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	2b66      	cmp	r3, #102	; 0x66
 8000d74:	d803      	bhi.n	8000d7e <Hex2Num+0x32>
        return (a - 'a') + 10;
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	3b57      	subs	r3, #87	; 0x57
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	e00a      	b.n	8000d94 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	2b40      	cmp	r3, #64	; 0x40
 8000d82:	d906      	bls.n	8000d92 <Hex2Num+0x46>
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	2b46      	cmp	r3, #70	; 0x46
 8000d88:	d803      	bhi.n	8000d92 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	3b37      	subs	r3, #55	; 0x37
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	e000      	b.n	8000d94 <Hex2Num+0x48>
    }

    return 0;
 8000d92:	2300      	movs	r3, #0
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8000db2:	e012      	b.n	8000dda <ParseHexNumber+0x3a>
        sum <<= 4;
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	011b      	lsls	r3, r3, #4
 8000db8:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff ffc4 	bl	8000d4c <Hex2Num>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	4413      	add	r3, r2
 8000dcc:	60fb      	str	r3, [r7, #12]
        ptr++;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	607b      	str	r3, [r7, #4]
        i++;
 8000dd4:	7afb      	ldrb	r3, [r7, #11]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b2f      	cmp	r3, #47	; 0x2f
 8000de0:	d903      	bls.n	8000dea <ParseHexNumber+0x4a>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	2b39      	cmp	r3, #57	; 0x39
 8000de8:	d9e4      	bls.n	8000db4 <ParseHexNumber+0x14>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b60      	cmp	r3, #96	; 0x60
 8000df0:	d903      	bls.n	8000dfa <ParseHexNumber+0x5a>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b66      	cmp	r3, #102	; 0x66
 8000df8:	d9dc      	bls.n	8000db4 <ParseHexNumber+0x14>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b40      	cmp	r3, #64	; 0x40
 8000e00:	d903      	bls.n	8000e0a <ParseHexNumber+0x6a>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b46      	cmp	r3, #70	; 0x46
 8000e08:	d9d4      	bls.n	8000db4 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d002      	beq.n	8000e16 <ParseHexNumber+0x76>
        *cnt = i;
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	7afa      	ldrb	r2, [r7, #11]
 8000e14:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8000e16:	68fb      	ldr	r3, [r7, #12]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3710      	adds	r7, #16
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	2300      	movs	r3, #0
 8000e30:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b2d      	cmp	r3, #45	; 0x2d
 8000e3c:	d119      	bne.n	8000e72 <ParseNumber+0x52>
        minus = 1;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	3301      	adds	r3, #1
 8000e46:	607b      	str	r3, [r7, #4]
        i++;
 8000e48:	7bbb      	ldrb	r3, [r7, #14]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000e4e:	e010      	b.n	8000e72 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	4613      	mov	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	4413      	add	r3, r2
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	3b30      	subs	r3, #48	; 0x30
 8000e62:	4413      	add	r3, r2
 8000e64:	60bb      	str	r3, [r7, #8]
        ptr++;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	607b      	str	r3, [r7, #4]
        i++;
 8000e6c:	7bbb      	ldrb	r3, [r7, #14]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2b2f      	cmp	r3, #47	; 0x2f
 8000e78:	d903      	bls.n	8000e82 <ParseNumber+0x62>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b39      	cmp	r3, #57	; 0x39
 8000e80:	d9e6      	bls.n	8000e50 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d002      	beq.n	8000e8e <ParseNumber+0x6e>
        *cnt = i;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	7bba      	ldrb	r2, [r7, #14]
 8000e8c:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8000e8e:	7bfb      	ldrb	r3, [r7, #15]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d002      	beq.n	8000e9a <ParseNumber+0x7a>
        return 0 - sum;
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	425b      	negs	r3, r3
 8000e98:	e000      	b.n	8000e9c <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8000e9a:	68bb      	ldr	r3, [r7, #8]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr

08000ea8 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8000eb6:	e019      	b.n	8000eec <ParseMAC+0x44>
    hexcnt = 1;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b3a      	cmp	r3, #58	; 0x3a
 8000ec2:	d00e      	beq.n	8000ee2 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8000ec4:	f107 030e 	add.w	r3, r7, #14
 8000ec8:	4619      	mov	r1, r3
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ff68 	bl	8000da0 <ParseHexNumber>
 8000ed0:	4601      	mov	r1, r0
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	1c5a      	adds	r2, r3, #1
 8000ed6:	73fa      	strb	r2, [r7, #15]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	4413      	add	r3, r2
 8000ede:	b2ca      	uxtb	r2, r1
 8000ee0:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8000ee2:	7bbb      	ldrb	r3, [r7, #14]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d1e1      	bne.n	8000eb8 <ParseMAC+0x10>
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	bf00      	nop
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b084      	sub	sp, #16
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
 8000f06:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8000f0c:	e019      	b.n	8000f42 <ParseIP+0x44>
    hexcnt = 1;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b2e      	cmp	r3, #46	; 0x2e
 8000f18:	d00e      	beq.n	8000f38 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8000f1a:	f107 030e 	add.w	r3, r7, #14
 8000f1e:	4619      	mov	r1, r3
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff ff7d 	bl	8000e20 <ParseNumber>
 8000f26:	4601      	mov	r1, r0
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	1c5a      	adds	r2, r3, #1
 8000f2c:	73fa      	strb	r2, [r7, #15]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	4413      	add	r3, r2
 8000f34:	b2ca      	uxtb	r2, r1
 8000f36:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8000f38:	7bbb      	ldrb	r3, [r7, #14]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4413      	add	r3, r2
 8000f40:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1e1      	bne.n	8000f0e <ParseIP+0x10>
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	bf00      	nop
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	3302      	adds	r3, #2
 8000f66:	4934      	ldr	r1, [pc, #208]	; (8001038 <AT_ParseInfo+0xe4>)
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f005 fcf5 	bl	8006958 <strtok>
 8000f6e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8000f70:	e05a      	b.n	8001028 <AT_ParseInfo+0xd4>
    switch (num++) {
 8000f72:	7afb      	ldrb	r3, [r7, #11]
 8000f74:	1c5a      	adds	r2, r3, #1
 8000f76:	72fa      	strb	r2, [r7, #11]
 8000f78:	2b06      	cmp	r3, #6
 8000f7a:	d84f      	bhi.n	800101c <AT_ParseInfo+0xc8>
 8000f7c:	a201      	add	r2, pc, #4	; (adr r2, 8000f84 <AT_ParseInfo+0x30>)
 8000f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f82:	bf00      	nop
 8000f84:	08000fa1 	.word	0x08000fa1
 8000f88:	08000faf 	.word	0x08000faf
 8000f8c:	08000fbf 	.word	0x08000fbf
 8000f90:	08000fcf 	.word	0x08000fcf
 8000f94:	08000fdf 	.word	0x08000fdf
 8000f98:	08000fef 	.word	0x08000fef
 8000f9c:	08001003 	.word	0x08001003
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2220      	movs	r2, #32
 8000fa4:	68f9      	ldr	r1, [r7, #12]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f005 fcac 	bl	8006904 <strncpy>
      break;
 8000fac:	e037      	b.n	800101e <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3320      	adds	r3, #32
 8000fb2:	2218      	movs	r2, #24
 8000fb4:	68f9      	ldr	r1, [r7, #12]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f005 fca4 	bl	8006904 <strncpy>
      break;
 8000fbc:	e02f      	b.n	800101e <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3338      	adds	r3, #56	; 0x38
 8000fc2:	2210      	movs	r2, #16
 8000fc4:	68f9      	ldr	r1, [r7, #12]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f005 fc9c 	bl	8006904 <strncpy>
      break;
 8000fcc:	e027      	b.n	800101e <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3348      	adds	r3, #72	; 0x48
 8000fd2:	2210      	movs	r2, #16
 8000fd4:	68f9      	ldr	r1, [r7, #12]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f005 fc94 	bl	8006904 <strncpy>
      break;
 8000fdc:	e01f      	b.n	800101e <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	3358      	adds	r3, #88	; 0x58
 8000fe2:	2210      	movs	r2, #16
 8000fe4:	68f9      	ldr	r1, [r7, #12]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f005 fc8c 	bl	8006904 <strncpy>
      break;
 8000fec:	e017      	b.n	800101e <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8000fee:	2100      	movs	r1, #0
 8000ff0:	68f8      	ldr	r0, [r7, #12]
 8000ff2:	f7ff ff15 	bl	8000e20 <ParseNumber>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8001000:	e00d      	b.n	800101e <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8001002:	490e      	ldr	r1, [pc, #56]	; (800103c <AT_ParseInfo+0xe8>)
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f005 fca7 	bl	8006958 <strtok>
 800100a:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3368      	adds	r3, #104	; 0x68
 8001010:	2220      	movs	r2, #32
 8001012:	68f9      	ldr	r1, [r7, #12]
 8001014:	4618      	mov	r0, r3
 8001016:	f005 fc75 	bl	8006904 <strncpy>
      break;
 800101a:	e000      	b.n	800101e <AT_ParseInfo+0xca>

    default: break;
 800101c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800101e:	4906      	ldr	r1, [pc, #24]	; (8001038 <AT_ParseInfo+0xe4>)
 8001020:	2000      	movs	r0, #0
 8001022:	f005 fc99 	bl	8006958 <strtok>
 8001026:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1a1      	bne.n	8000f72 <AT_ParseInfo+0x1e>
  }
}
 800102e:	bf00      	nop
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	08008040 	.word	0x08008040
 800103c:	08008044 	.word	0x08008044

08001040 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3302      	adds	r3, #2
 8001052:	4952      	ldr	r1, [pc, #328]	; (800119c <AT_ParseConnSettings+0x15c>)
 8001054:	4618      	mov	r0, r3
 8001056:	f005 fc7f 	bl	8006958 <strtok>
 800105a:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 800105c:	e095      	b.n	800118a <AT_ParseConnSettings+0x14a>
    switch (num++) {
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	1c5a      	adds	r2, r3, #1
 8001062:	73fa      	strb	r2, [r7, #15]
 8001064:	2b0b      	cmp	r3, #11
 8001066:	d87f      	bhi.n	8001168 <AT_ParseConnSettings+0x128>
 8001068:	a201      	add	r2, pc, #4	; (adr r2, 8001070 <AT_ParseConnSettings+0x30>)
 800106a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800106e:	bf00      	nop
 8001070:	080010a1 	.word	0x080010a1
 8001074:	080010af 	.word	0x080010af
 8001078:	080010bf 	.word	0x080010bf
 800107c:	080010d3 	.word	0x080010d3
 8001080:	080010e7 	.word	0x080010e7
 8001084:	080010fb 	.word	0x080010fb
 8001088:	08001109 	.word	0x08001109
 800108c:	08001117 	.word	0x08001117
 8001090:	08001125 	.word	0x08001125
 8001094:	08001133 	.word	0x08001133
 8001098:	08001141 	.word	0x08001141
 800109c:	08001155 	.word	0x08001155
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	2221      	movs	r2, #33	; 0x21
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f005 fc2c 	bl	8006904 <strncpy>
      break;
 80010ac:	e05d      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	3321      	adds	r3, #33	; 0x21
 80010b2:	2221      	movs	r2, #33	; 0x21
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f005 fc24 	bl	8006904 <strncpy>
      break;
 80010bc:	e055      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80010be:	2100      	movs	r1, #0
 80010c0:	68b8      	ldr	r0, [r7, #8]
 80010c2:	f7ff fead 	bl	8000e20 <ParseNumber>
 80010c6:	4603      	mov	r3, r0
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 80010d0:	e04b      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 80010d2:	2100      	movs	r1, #0
 80010d4:	68b8      	ldr	r0, [r7, #8]
 80010d6:	f7ff fea3 	bl	8000e20 <ParseNumber>
 80010da:	4603      	mov	r3, r0
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 80010e4:	e041      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 80010e6:	2100      	movs	r1, #0
 80010e8:	68b8      	ldr	r0, [r7, #8]
 80010ea:	f7ff fe99 	bl	8000e20 <ParseNumber>
 80010ee:	4603      	mov	r3, r0
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 80010f8:	e037      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	3348      	adds	r3, #72	; 0x48
 80010fe:	4619      	mov	r1, r3
 8001100:	68b8      	ldr	r0, [r7, #8]
 8001102:	f7ff fefc 	bl	8000efe <ParseIP>
      break;
 8001106:	e030      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	334c      	adds	r3, #76	; 0x4c
 800110c:	4619      	mov	r1, r3
 800110e:	68b8      	ldr	r0, [r7, #8]
 8001110:	f7ff fef5 	bl	8000efe <ParseIP>
      break;
 8001114:	e029      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	3350      	adds	r3, #80	; 0x50
 800111a:	4619      	mov	r1, r3
 800111c:	68b8      	ldr	r0, [r7, #8]
 800111e:	f7ff feee 	bl	8000efe <ParseIP>
      break;
 8001122:	e022      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	3354      	adds	r3, #84	; 0x54
 8001128:	4619      	mov	r1, r3
 800112a:	68b8      	ldr	r0, [r7, #8]
 800112c:	f7ff fee7 	bl	8000efe <ParseIP>
      break;
 8001130:	e01b      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	3358      	adds	r3, #88	; 0x58
 8001136:	4619      	mov	r1, r3
 8001138:	68b8      	ldr	r0, [r7, #8]
 800113a:	f7ff fee0 	bl	8000efe <ParseIP>
      break;
 800113e:	e014      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8001140:	2100      	movs	r1, #0
 8001142:	68b8      	ldr	r0, [r7, #8]
 8001144:	f7ff fe6c 	bl	8000e20 <ParseNumber>
 8001148:	4603      	mov	r3, r0
 800114a:	b2da      	uxtb	r2, r3
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8001152:	e00a      	b.n	800116a <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8001154:	2100      	movs	r1, #0
 8001156:	68b8      	ldr	r0, [r7, #8]
 8001158:	f7ff fe62 	bl	8000e20 <ParseNumber>
 800115c:	4603      	mov	r3, r0
 800115e:	b2da      	uxtb	r2, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8001166:	e000      	b.n	800116a <AT_ParseConnSettings+0x12a>

    default:
      break;
 8001168:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800116a:	490c      	ldr	r1, [pc, #48]	; (800119c <AT_ParseConnSettings+0x15c>)
 800116c:	2000      	movs	r0, #0
 800116e:	f005 fbf3 	bl	8006958 <strtok>
 8001172:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d007      	beq.n	800118a <AT_ParseConnSettings+0x14a>
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	3b01      	subs	r3, #1
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b2c      	cmp	r3, #44	; 0x2c
 8001182:	d102      	bne.n	800118a <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	3301      	adds	r3, #1
 8001188:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	2b00      	cmp	r3, #0
 800118e:	f47f af66 	bne.w	800105e <AT_ParseConnSettings+0x1e>
    }
  }
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	08008040 	.word	0x08008040

080011a0 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3302      	adds	r3, #2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b31      	cmp	r3, #49	; 0x31
 80011b2:	bf0c      	ite	eq
 80011b4:	2301      	moveq	r3, #1
 80011b6:	2300      	movne	r3, #0
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	461a      	mov	r2, r3
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	701a      	strb	r2, [r3, #0]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b087      	sub	sp, #28
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  int ret = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);
  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 80011e6:	68b8      	ldr	r0, [r7, #8]
 80011e8:	f7ff f80a 	bl	8000200 <strlen>
 80011ec:	4603      	mov	r3, r0
 80011ee:	b299      	uxth	r1, r3
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 80011f6:	461a      	mov	r2, r3
 80011f8:	68b8      	ldr	r0, [r7, #8]
 80011fa:	47a0      	blx	r4
 80011fc:	4603      	mov	r3, r0
 80011fe:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	2b00      	cmp	r3, #0
 8001204:	dd3e      	ble.n	8001284 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001212:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	4798      	blx	r3
 800121a:	4603      	mov	r3, r0
 800121c:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800121e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001222:	2b00      	cmp	r3, #0
 8001224:	dd27      	ble.n	8001276 <AT_ExecuteCommand+0xaa>
 8001226:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800122a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800122e:	dc22      	bgt.n	8001276 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001230:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001234:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001238:	d105      	bne.n	8001246 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800123a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800123e:	b29b      	uxth	r3, r3
 8001240:	3b01      	subs	r3, #1
 8001242:	b29b      	uxth	r3, r3
 8001244:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001246:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if(strstr((char *)pdata, AT_OK_STRING))
 8001252:	490f      	ldr	r1, [pc, #60]	; (8001290 <AT_ExecuteCommand+0xc4>)
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f005 fb68 	bl	800692a <strstr>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <AT_ExecuteCommand+0x98>
      {
        return ES_WIFI_STATUS_OK;
 8001260:	2300      	movs	r3, #0
 8001262:	e010      	b.n	8001286 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001264:	490b      	ldr	r1, [pc, #44]	; (8001294 <AT_ExecuteCommand+0xc8>)
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f005 fb5f 	bl	800692a <strstr>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <AT_ExecuteCommand+0xaa>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001272:	2305      	movs	r3, #5
 8001274:	e007      	b.n	8001286 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001276:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800127a:	f113 0f04 	cmn.w	r3, #4
 800127e:	d101      	bne.n	8001284 <AT_ExecuteCommand+0xb8>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001280:	2306      	movs	r3, #6
 8001282:	e000      	b.n	8001286 <AT_ExecuteCommand+0xba>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8001284:	2304      	movs	r3, #4
}
 8001286:	4618      	mov	r0, r3
 8001288:	371c      	adds	r7, #28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop
 8001290:	08008054 	.word	0x08008054
 8001294:	08008060 	.word	0x08008060

08001298 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
 80012a4:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  cmd_len = strlen((char*)cmd);
 80012b2:	68b8      	ldr	r0, [r7, #8]
 80012b4:	f7fe ffa4 	bl	8000200 <strlen>
 80012b8:	4603      	mov	r3, r0
 80012ba:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 80012bc:	8a7b      	ldrh	r3, [r7, #18]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <AT_RequestSendData+0x32>
 80012c6:	2302      	movs	r3, #2
 80012c8:	e053      	b.n	8001372 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 80012d6:	8a79      	ldrh	r1, [r7, #18]
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	4798      	blx	r3
 80012dc:	4603      	mov	r3, r0
 80012de:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 80012e0:	8a3a      	ldrh	r2, [r7, #16]
 80012e2:	8a7b      	ldrh	r3, [r7, #18]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d143      	bne.n	8001370 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 80012f4:	8879      	ldrh	r1, [r7, #2]
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	4798      	blx	r3
 80012fa:	4603      	mov	r3, r0
 80012fc:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 80012fe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	429a      	cmp	r2, r3
 8001306:	d131      	bne.n	800136c <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001314:	2100      	movs	r1, #0
 8001316:	6a38      	ldr	r0, [r7, #32]
 8001318:	4798      	blx	r3
 800131a:	4603      	mov	r3, r0
 800131c:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800131e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001322:	2b00      	cmp	r3, #0
 8001324:	dd19      	ble.n	800135a <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8001326:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800132a:	6a3a      	ldr	r2, [r7, #32]
 800132c:	4413      	add	r3, r2
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8001332:	4912      	ldr	r1, [pc, #72]	; (800137c <AT_RequestSendData+0xe4>)
 8001334:	6a38      	ldr	r0, [r7, #32]
 8001336:	f005 faf8 	bl	800692a <strstr>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <AT_RequestSendData+0xac>
        {
          return ES_WIFI_STATUS_OK;
 8001340:	2300      	movs	r3, #0
 8001342:	e016      	b.n	8001372 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001344:	490e      	ldr	r1, [pc, #56]	; (8001380 <AT_RequestSendData+0xe8>)
 8001346:	6a38      	ldr	r0, [r7, #32]
 8001348:	f005 faef 	bl	800692a <strstr>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <AT_RequestSendData+0xbe>
        {
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001352:	2305      	movs	r3, #5
 8001354:	e00d      	b.n	8001372 <AT_RequestSendData+0xda>
        }
        else
        {
          return ES_WIFI_STATUS_ERROR;
 8001356:	2302      	movs	r3, #2
 8001358:	e00b      	b.n	8001372 <AT_RequestSendData+0xda>
        }
      }
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800135a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800135e:	f113 0f04 	cmn.w	r3, #4
 8001362:	d101      	bne.n	8001368 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8001364:	2306      	movs	r3, #6
 8001366:	e004      	b.n	8001372 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8001368:	2302      	movs	r3, #2
 800136a:	e002      	b.n	8001372 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 800136c:	2302      	movs	r3, #2
 800136e:	e000      	b.n	8001372 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8001370:	2304      	movs	r3, #4
}
 8001372:	4618      	mov	r0, r3
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	08008054 	.word	0x08008054
 8001380:	08008060 	.word	0x08008060

08001384 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b087      	sub	sp, #28
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
 8001390:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001398:	613b      	str	r3, [r7, #16]

  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 80013a0:	68b8      	ldr	r0, [r7, #8]
 80013a2:	f7fe ff2d 	bl	8000200 <strlen>
 80013a6:	4603      	mov	r3, r0
 80013a8:	b299      	uxth	r1, r3
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 80013b0:	461a      	mov	r2, r3
 80013b2:	68b8      	ldr	r0, [r7, #8]
 80013b4:	47a0      	blx	r4
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	dd6f      	ble.n	800149c <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 80013c8:	2100      	movs	r1, #0
 80013ca:	6938      	ldr	r0, [r7, #16]
 80013cc:	4798      	blx	r3
 80013ce:	4603      	mov	r3, r0
 80013d0:	617b      	str	r3, [r7, #20]
	if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	f113 0f04 	cmn.w	r3, #4
 80013d8:	d101      	bne.n	80013de <AT_RequestReceiveData+0x5a>
    {
     return ES_WIFI_STATUS_MODULE_CRASH;
 80013da:	2306      	movs	r3, #6
 80013dc:	e05f      	b.n	800149e <AT_RequestReceiveData+0x11a>
    }
    if ((p[0]!='\r') || (p[1]!='\n'))
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b0d      	cmp	r3, #13
 80013e4:	d104      	bne.n	80013f0 <AT_RequestReceiveData+0x6c>
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	3301      	adds	r3, #1
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b0a      	cmp	r3, #10
 80013ee:	d001      	beq.n	80013f4 <AT_RequestReceiveData+0x70>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 80013f0:	2304      	movs	r3, #4
 80013f2:	e054      	b.n	800149e <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	3b02      	subs	r3, #2
 80013f8:	617b      	str	r3, [r7, #20]
    p+=2;
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	3302      	adds	r3, #2
 80013fe:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	2b07      	cmp	r3, #7
 8001404:	d94a      	bls.n	800149c <AT_RequestReceiveData+0x118>
    {
     while(len && (p[len-1]==0x15)) len--;
 8001406:	e002      	b.n	800140e <AT_RequestReceiveData+0x8a>
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	3b01      	subs	r3, #1
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d006      	beq.n	8001422 <AT_RequestReceiveData+0x9e>
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	3b01      	subs	r3, #1
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4413      	add	r3, r2
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b15      	cmp	r3, #21
 8001420:	d0f2      	beq.n	8001408 <AT_RequestReceiveData+0x84>
     p[len] = '\0';
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	693a      	ldr	r2, [r7, #16]
 8001426:	4413      	add	r3, r2
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3b08      	subs	r3, #8
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4413      	add	r3, r2
 8001434:	491c      	ldr	r1, [pc, #112]	; (80014a8 <AT_RequestReceiveData+0x124>)
 8001436:	4618      	mov	r0, r3
 8001438:	f005 fa77 	bl	800692a <strstr>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d016      	beq.n	8001470 <AT_RequestReceiveData+0xec>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	b29b      	uxth	r3, r3
 8001446:	3b08      	subs	r3, #8
 8001448:	b29a      	uxth	r2, r3
 800144a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800144c:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800144e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	887a      	ldrh	r2, [r7, #2]
 8001454:	429a      	cmp	r2, r3
 8001456:	d202      	bcs.n	800145e <AT_RequestReceiveData+0xda>
       {
         *ReadData = Reqlen;
 8001458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800145e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	461a      	mov	r2, r3
 8001464:	6939      	ldr	r1, [r7, #16]
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f005 f882 	bl	8006570 <memcpy>
       return ES_WIFI_STATUS_OK;
 800146c:	2300      	movs	r3, #0
 800146e:	e016      	b.n	800149e <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	3b04      	subs	r3, #4
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4413      	add	r3, r2
 8001478:	2204      	movs	r2, #4
 800147a:	490c      	ldr	r1, [pc, #48]	; (80014ac <AT_RequestReceiveData+0x128>)
 800147c:	4618      	mov	r0, r3
 800147e:	f005 f867 	bl	8006550 <memcmp>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d104      	bne.n	8001492 <AT_RequestReceiveData+0x10e>
     {
       *ReadData = 0;
 8001488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800148a:	2200      	movs	r2, #0
 800148c:	801a      	strh	r2, [r3, #0]
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800148e:	2305      	movs	r3, #5
 8001490:	e005      	b.n	800149e <AT_RequestReceiveData+0x11a>
     }

     *ReadData = 0;
 8001492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001494:	2200      	movs	r2, #0
 8001496:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001498:	2305      	movs	r3, #5
 800149a:	e000      	b.n	800149e <AT_RequestReceiveData+0x11a>
   }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800149c:	2304      	movs	r3, #4
}
 800149e:	4618      	mov	r0, r3
 80014a0:	371c      	adds	r7, #28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd90      	pop	{r4, r7, pc}
 80014a6:	bf00      	nop
 80014a8:	08008054 	.word	0x08008054
 80014ac:	08008068 	.word	0x08008068

080014b0 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80014b8:	2302      	movs	r3, #2
 80014ba:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f247 5230 	movw	r2, #30000	; 0x7530
 80014c2:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80014cc:	2000      	movs	r0, #0
 80014ce:	4798      	blx	r3
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d113      	bne.n	80014fe <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80014dc:	461a      	mov	r2, r3
 80014de:	490a      	ldr	r1, [pc, #40]	; (8001508 <ES_WIFI_Init+0x58>)
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff fe73 	bl	80011cc <AT_ExecuteCommand>
 80014e6:	4603      	mov	r3, r0
 80014e8:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d106      	bne.n	80014fe <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80014f6:	4619      	mov	r1, r3
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff fd2b 	bl	8000f54 <AT_ParseInfo>
    }
  }
  return ret;
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	08008070 	.word	0x08008070

0800150c <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d00b      	beq.n	8001538 <ES_WIFI_RegisterBusIO+0x2c>
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d008      	beq.n	8001538 <ES_WIFI_RegisterBusIO+0x2c>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <ES_WIFI_RegisterBusIO+0x2c>
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d002      	beq.n	8001538 <ES_WIFI_RegisterBusIO+0x2c>
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001538:	2302      	movs	r3, #2
 800153a:	e014      	b.n	8001566 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	69fa      	ldr	r2, [r7, #28]
 8001558:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	683a      	ldr	r2, [r7, #0]
 8001560:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
	...

08001574 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
 8001580:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  if ( (SSID == NULL) || (Password == NULL) )
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d002      	beq.n	800158e <ES_WIFI_Connect+0x1a>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d102      	bne.n	8001594 <ES_WIFI_Connect+0x20>
  {
    ret = ES_WIFI_STATUS_ERROR;
 800158e:	2302      	movs	r3, #2
 8001590:	75fb      	strb	r3, [r7, #23]
 8001592:	e062      	b.n	800165a <ES_WIFI_Connect+0xe6>
  }
  else
  {
    LOCK_WIFI();

    sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	4931      	ldr	r1, [pc, #196]	; (8001664 <ES_WIFI_Connect+0xf0>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f005 f990 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015b0:	461a      	mov	r2, r3
 80015b2:	68f8      	ldr	r0, [r7, #12]
 80015b4:	f7ff fe0a 	bl	80011cc <AT_ExecuteCommand>
 80015b8:	4603      	mov	r3, r0
 80015ba:	75fb      	strb	r3, [r7, #23]
    if(ret == ES_WIFI_STATUS_OK)
 80015bc:	7dfb      	ldrb	r3, [r7, #23]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d14b      	bne.n	800165a <ES_WIFI_Connect+0xe6>
    {
      sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	4927      	ldr	r1, [pc, #156]	; (8001668 <ES_WIFI_Connect+0xf4>)
 80015cc:	4618      	mov	r0, r3
 80015ce:	f005 f979 	bl	80068c4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015de:	461a      	mov	r2, r3
 80015e0:	68f8      	ldr	r0, [r7, #12]
 80015e2:	f7ff fdf3 	bl	80011cc <AT_ExecuteCommand>
 80015e6:	4603      	mov	r3, r0
 80015e8:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 80015ea:	7dfb      	ldrb	r3, [r7, #23]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d134      	bne.n	800165a <ES_WIFI_Connect+0xe6>
      {
        Obj->Security = SecType;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	78fa      	ldrb	r2, [r7, #3]
 80015f4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
        sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015fe:	78fa      	ldrb	r2, [r7, #3]
 8001600:	491a      	ldr	r1, [pc, #104]	; (800166c <ES_WIFI_Connect+0xf8>)
 8001602:	4618      	mov	r0, r3
 8001604:	f005 f95e 	bl	80068c4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001614:	461a      	mov	r2, r3
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f7ff fdd8 	bl	80011cc <AT_ExecuteCommand>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]

        if(ret == ES_WIFI_STATUS_OK)
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d119      	bne.n	800165a <ES_WIFI_Connect+0xe6>
        {
          sprintf((char*)Obj->CmdData,"C0\r");
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800162c:	4910      	ldr	r1, [pc, #64]	; (8001670 <ES_WIFI_Connect+0xfc>)
 800162e:	4618      	mov	r0, r3
 8001630:	f005 f948 	bl	80068c4 <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001640:	461a      	mov	r2, r3
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	f7ff fdc2 	bl	80011cc <AT_ExecuteCommand>
 8001648:	4603      	mov	r3, r0
 800164a:	75fb      	strb	r3, [r7, #23]
          if(ret == ES_WIFI_STATUS_OK)
 800164c:	7dfb      	ldrb	r3, [r7, #23]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d103      	bne.n	800165a <ES_WIFI_Connect+0xe6>
          {
            Obj->NetSettings.IsConnected = 1;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2201      	movs	r2, #1
 8001656:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
      }
    }

    UNLOCK_WIFI();
  }
  return ret;
 800165a:	7dfb      	ldrb	r3, [r7, #23]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	08008088 	.word	0x08008088
 8001668:	08008090 	.word	0x08008090
 800166c:	08008098 	.word	0x08008098
 8001670:	080080a0 	.word	0x080080a0

08001674 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001682:	4911      	ldr	r1, [pc, #68]	; (80016c8 <ES_WIFI_IsConnected+0x54>)
 8001684:	4618      	mov	r0, r3
 8001686:	f005 f91d 	bl	80068c4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001696:	461a      	mov	r2, r3
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff fd97 	bl	80011cc <AT_ExecuteCommand>
 800169e:	4603      	mov	r3, r0
 80016a0:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d108      	bne.n	80016ba <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f503 7294 	add.w	r2, r3, #296	; 0x128
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	33d2      	adds	r3, #210	; 0xd2
 80016b2:	4619      	mov	r1, r3
 80016b4:	4610      	mov	r0, r2
 80016b6:	f7ff fd73 	bl	80011a0 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	080080a4 	.word	0x080080a4

080016cc <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016da:	4910      	ldr	r1, [pc, #64]	; (800171c <ES_WIFI_GetNetworkSettings+0x50>)
 80016dc:	4618      	mov	r0, r3
 80016de:	f005 f8f1 	bl	80068c4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016ee:	461a      	mov	r2, r3
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fd6b 	bl	80011cc <AT_ExecuteCommand>
 80016f6:	4603      	mov	r3, r0
 80016f8:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d108      	bne.n	8001712 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	338d      	adds	r3, #141	; 0x8d
 800170a:	4619      	mov	r1, r3
 800170c:	4610      	mov	r0, r2
 800170e:	f7ff fc97 	bl	8001040 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8001712:	7bfb      	ldrb	r3, [r7, #15]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	080080ac 	.word	0x080080ac

08001720 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001730:	4912      	ldr	r1, [pc, #72]	; (800177c <ES_WIFI_GetMACAddress+0x5c>)
 8001732:	4618      	mov	r0, r3
 8001734:	f005 f8c6 	bl	80068c4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001744:	461a      	mov	r2, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fd40 	bl	80011cc <AT_ExecuteCommand>
 800174c:	4603      	mov	r3, r0
 800174e:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10c      	bne.n	8001770 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800175c:	3302      	adds	r3, #2
 800175e:	4908      	ldr	r1, [pc, #32]	; (8001780 <ES_WIFI_GetMACAddress+0x60>)
 8001760:	4618      	mov	r0, r3
 8001762:	f005 f8f9 	bl	8006958 <strtok>
 8001766:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8001768:	6839      	ldr	r1, [r7, #0]
 800176a:	68b8      	ldr	r0, [r7, #8]
 800176c:	f7ff fb9c 	bl	8000ea8 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8001770:	7bfb      	ldrb	r3, [r7, #15]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	080080fc 	.word	0x080080fc
 8001780:	08008100 	.word	0x08008100

08001784 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b087      	sub	sp, #28
 8001788:	af02      	add	r7, sp, #8
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <ES_WIFI_StartClientConnection+0x1e>
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d105      	bne.n	80017ae <ES_WIFI_StartClientConnection+0x2a>
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	889b      	ldrh	r3, [r3, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <ES_WIFI_StartClientConnection+0x2a>
 80017aa:	2302      	movs	r3, #2
 80017ac:	e0dd      	b.n	800196a <ES_WIFI_StartClientConnection+0x1e6>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	789b      	ldrb	r3, [r3, #2]
 80017b8:	461a      	mov	r2, r3
 80017ba:	496e      	ldr	r1, [pc, #440]	; (8001974 <ES_WIFI_StartClientConnection+0x1f0>)
 80017bc:	f005 f882 	bl	80068c4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017cc:	461a      	mov	r2, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff fcfc 	bl	80011cc <AT_ExecuteCommand>
 80017d4:	4603      	mov	r3, r0
 80017d6:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d114      	bne.n	8001808 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4963      	ldr	r1, [pc, #396]	; (8001978 <ES_WIFI_StartClientConnection+0x1f4>)
 80017ec:	f005 f86a 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017fc:	461a      	mov	r2, r3
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff fce4 	bl	80011cc <AT_ExecuteCommand>
 8001804:	4603      	mov	r3, r0
 8001806:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d114      	bne.n	8001838 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	88db      	ldrh	r3, [r3, #6]
 8001818:	461a      	mov	r2, r3
 800181a:	4958      	ldr	r1, [pc, #352]	; (800197c <ES_WIFI_StartClientConnection+0x1f8>)
 800181c:	f005 f852 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800182c:	461a      	mov	r2, r3
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff fccc 	bl	80011cc <AT_ExecuteCommand>
 8001834:	4603      	mov	r3, r0
 8001836:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d11c      	bne.n	8001878 <ES_WIFI_StartClientConnection+0xf4>
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <ES_WIFI_StartClientConnection+0xca>
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b03      	cmp	r3, #3
 800184c:	d114      	bne.n	8001878 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	889b      	ldrh	r3, [r3, #4]
 8001858:	461a      	mov	r2, r3
 800185a:	4949      	ldr	r1, [pc, #292]	; (8001980 <ES_WIFI_StartClientConnection+0x1fc>)
 800185c:	f005 f832 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800186c:	461a      	mov	r2, r3
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff fcac 	bl	80011cc <AT_ExecuteCommand>
 8001874:	4603      	mov	r3, r0
 8001876:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d128      	bne.n	80018d0 <ES_WIFI_StartClientConnection+0x14c>
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <ES_WIFI_StartClientConnection+0x10a>
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b03      	cmp	r3, #3
 800188c:	d120      	bne.n	80018d0 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	7a1b      	ldrb	r3, [r3, #8]
 8001898:	4619      	mov	r1, r3
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	7a5b      	ldrb	r3, [r3, #9]
 800189e:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	7a9b      	ldrb	r3, [r3, #10]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80018a4:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	7adb      	ldrb	r3, [r3, #11]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80018aa:	9301      	str	r3, [sp, #4]
 80018ac:	9200      	str	r2, [sp, #0]
 80018ae:	4623      	mov	r3, r4
 80018b0:	460a      	mov	r2, r1
 80018b2:	4934      	ldr	r1, [pc, #208]	; (8001984 <ES_WIFI_StartClientConnection+0x200>)
 80018b4:	f005 f806 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80018c4:	461a      	mov	r2, r3
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fc80 	bl	80011cc <AT_ExecuteCommand>
 80018cc:	4603      	mov	r3, r0
 80018ce:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 80018d0:	7bfb      	ldrb	r3, [r7, #15]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d118      	bne.n	8001908 <ES_WIFI_StartClientConnection+0x184>
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b03      	cmp	r3, #3
 80018dc:	d114      	bne.n	8001908 <ES_WIFI_StartClientConnection+0x184>
  {
    /* No check,  ROOT CA only , or all certificats */
    sprintf((char*)Obj->CmdData,"P9=%d\r",conn->TLScheckMode);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	785b      	ldrb	r3, [r3, #1]
 80018e8:	461a      	mov	r2, r3
 80018ea:	4927      	ldr	r1, [pc, #156]	; (8001988 <ES_WIFI_StartClientConnection+0x204>)
 80018ec:	f004 ffea 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80018fc:	461a      	mov	r2, r3
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff fc64 	bl	80011cc <AT_ExecuteCommand>
 8001904:	4603      	mov	r3, r0
 8001906:	73fb      	strb	r3, [r7, #15]
  }
#if 1
  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d116      	bne.n	800193c <ES_WIFI_StartClientConnection+0x1b8>
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b03      	cmp	r3, #3
 8001914:	d112      	bne.n	800193c <ES_WIFI_StartClientConnection+0x1b8>
  {
    /* Optional ROOT CA only 1, Root CA =0 */
    sprintf((char*)Obj->CmdData,"PB=0\r");
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800191c:	491b      	ldr	r1, [pc, #108]	; (800198c <ES_WIFI_StartClientConnection+0x208>)
 800191e:	4618      	mov	r0, r3
 8001920:	f004 ffd0 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001930:	461a      	mov	r2, r3
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff fc4a 	bl	80011cc <AT_ExecuteCommand>
 8001938:	4603      	mov	r3, r0
 800193a:	73fb      	strb	r3, [r7, #15]
  }
#endif
  if (ret == ES_WIFI_STATUS_OK)
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d112      	bne.n	8001968 <ES_WIFI_StartClientConnection+0x1e4>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001948:	4911      	ldr	r1, [pc, #68]	; (8001990 <ES_WIFI_StartClientConnection+0x20c>)
 800194a:	4618      	mov	r0, r3
 800194c:	f004 ffba 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800195c:	461a      	mov	r2, r3
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff fc34 	bl	80011cc <AT_ExecuteCommand>
 8001964:	4603      	mov	r3, r0
 8001966:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8001968:	7bfb      	ldrb	r3, [r7, #15]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	bd90      	pop	{r4, r7, pc}
 8001972:	bf00      	nop
 8001974:	08008164 	.word	0x08008164
 8001978:	0800816c 	.word	0x0800816c
 800197c:	08008174 	.word	0x08008174
 8001980:	0800817c 	.word	0x0800817c
 8001984:	08008184 	.word	0x08008184
 8001988:	08008194 	.word	0x08008194
 800198c:	0800819c 	.word	0x0800819c
 8001990:	080081a4 	.word	0x080081a4

08001994 <ES_WIFI_StopClientConnection>:
  * @brief  Stop Client connection.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	789b      	ldrb	r3, [r3, #2]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4915      	ldr	r1, [pc, #84]	; (8001a00 <ES_WIFI_StopClientConnection+0x6c>)
 80019ac:	f004 ff8a 	bl	80068c4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019bc:	461a      	mov	r2, r3
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff fc04 	bl	80011cc <AT_ExecuteCommand>
 80019c4:	4603      	mov	r3, r0
 80019c6:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d112      	bne.n	80019f4 <ES_WIFI_StopClientConnection+0x60>
  {
    sprintf((char*)Obj->CmdData,"P6=0\r");
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019d4:	490b      	ldr	r1, [pc, #44]	; (8001a04 <ES_WIFI_StopClientConnection+0x70>)
 80019d6:	4618      	mov	r0, r3
 80019d8:	f004 ff74 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019e8:	461a      	mov	r2, r3
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff fbee 	bl	80011cc <AT_ExecuteCommand>
 80019f0:	4603      	mov	r3, r0
 80019f2:	73fb      	strb	r3, [r7, #15]
  }
  UNLOCK_WIFI();
  return ret;
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	08008164 	.word	0x08008164
 8001a04:	080081ac 	.word	0x080081ac

08001a08 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b088      	sub	sp, #32
 8001a0c:	af02      	add	r7, sp, #8
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	607a      	str	r2, [r7, #4]
 8001a12:	461a      	mov	r2, r3
 8001a14:	460b      	mov	r3, r1
 8001a16:	72fb      	strb	r3, [r7, #11]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8001a26:	2301      	movs	r3, #1
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	e001      	b.n	8001a30 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8001a30:	893b      	ldrh	r3, [r7, #8]
 8001a32:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001a36:	d302      	bcc.n	8001a3e <ES_WIFI_SendData+0x36>
 8001a38:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8001a3c:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8001a3e:	6a3b      	ldr	r3, [r7, #32]
 8001a40:	893a      	ldrh	r2, [r7, #8]
 8001a42:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a4a:	7afa      	ldrb	r2, [r7, #11]
 8001a4c:	492d      	ldr	r1, [pc, #180]	; (8001b04 <ES_WIFI_SendData+0xfc>)
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f004 ff38 	bl	80068c4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a60:	461a      	mov	r2, r3
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f7ff fbb2 	bl	80011cc <AT_ExecuteCommand>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8001a6c:	7cfb      	ldrb	r3, [r7, #19]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d13c      	bne.n	8001aec <ES_WIFI_SendData+0xe4>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	4923      	ldr	r1, [pc, #140]	; (8001b08 <ES_WIFI_SendData+0x100>)
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f004 ff21 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f7ff fb9b 	bl	80011cc <AT_ExecuteCommand>
 8001a96:	4603      	mov	r3, r0
 8001a98:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8001a9a:	7cfb      	ldrb	r3, [r7, #19]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d125      	bne.n	8001aec <ES_WIFI_SendData+0xe4>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001aa6:	893a      	ldrh	r2, [r7, #8]
 8001aa8:	4918      	ldr	r1, [pc, #96]	; (8001b0c <ES_WIFI_SendData+0x104>)
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f004 ff0a 	bl	80068c4 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001abc:	893a      	ldrh	r2, [r7, #8]
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68f8      	ldr	r0, [r7, #12]
 8001ac6:	f7ff fbe7 	bl	8001298 <AT_RequestSendData>
 8001aca:	4603      	mov	r3, r0
 8001acc:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8001ace:	7cfb      	ldrb	r3, [r7, #19]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d10b      	bne.n	8001aec <ES_WIFI_SendData+0xe4>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ada:	490d      	ldr	r1, [pc, #52]	; (8001b10 <ES_WIFI_SendData+0x108>)
 8001adc:	4618      	mov	r0, r3
 8001ade:	f004 ff24 	bl	800692a <strstr>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <ES_WIFI_SendData+0xe4>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
          ret = ES_WIFI_STATUS_ERROR;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	74fb      	strb	r3, [r7, #19]
  else
  {
   DEBUG("P0 command failed\n");
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8001aec:	7cfb      	ldrb	r3, [r7, #19]
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d102      	bne.n	8001af8 <ES_WIFI_SendData+0xf0>
  {
    *SentLen = 0;
 8001af2:	6a3b      	ldr	r3, [r7, #32]
 8001af4:	2200      	movs	r2, #0
 8001af6:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8001af8:	7cfb      	ldrb	r3, [r7, #19]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	08008164 	.word	0x08008164
 8001b08:	08008248 	.word	0x08008248
 8001b0c:	08008250 	.word	0x08008250
 8001b10:	0800825c 	.word	0x0800825c

08001b14 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b088      	sub	sp, #32
 8001b18:	af02      	add	r7, sp, #8
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	460b      	mov	r3, r1
 8001b22:	72fb      	strb	r3, [r7, #11]
 8001b24:	4613      	mov	r3, r2
 8001b26:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d102      	bne.n	8001b38 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8001b32:	2301      	movs	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	e001      	b.n	8001b3c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8001b3c:	893b      	ldrh	r3, [r7, #8]
 8001b3e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001b42:	d862      	bhi.n	8001c0a <ES_WIFI_ReceiveData+0xf6>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b4a:	7afa      	ldrb	r2, [r7, #11]
 8001b4c:	4931      	ldr	r1, [pc, #196]	; (8001c14 <ES_WIFI_ReceiveData+0x100>)
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f004 feb8 	bl	80068c4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b60:	461a      	mov	r2, r3
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f7ff fb32 	bl	80011cc <AT_ExecuteCommand>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8001b6c:	7cfb      	ldrb	r3, [r7, #19]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d146      	bne.n	8001c00 <ES_WIFI_ReceiveData+0xec>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b78:	893a      	ldrh	r2, [r7, #8]
 8001b7a:	4927      	ldr	r1, [pc, #156]	; (8001c18 <ES_WIFI_ReceiveData+0x104>)
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f004 fea1 	bl	80068c4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f7ff fb1b 	bl	80011cc <AT_ExecuteCommand>
 8001b96:	4603      	mov	r3, r0
 8001b98:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8001b9a:	7cfb      	ldrb	r3, [r7, #19]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d12b      	bne.n	8001bf8 <ES_WIFI_ReceiveData+0xe4>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ba6:	697a      	ldr	r2, [r7, #20]
 8001ba8:	491c      	ldr	r1, [pc, #112]	; (8001c1c <ES_WIFI_ReceiveData+0x108>)
 8001baa:	4618      	mov	r0, r3
 8001bac:	f004 fe8a 	bl	80068c4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f7ff fb04 	bl	80011cc <AT_ExecuteCommand>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8001bc8:	7cfb      	ldrb	r3, [r7, #19]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d11d      	bne.n	8001c0a <ES_WIFI_ReceiveData+0xf6>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001bd4:	4912      	ldr	r1, [pc, #72]	; (8001c20 <ES_WIFI_ReceiveData+0x10c>)
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f004 fe74 	bl	80068c4 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001be2:	893a      	ldrh	r2, [r7, #8]
 8001be4:	6a3b      	ldr	r3, [r7, #32]
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	4613      	mov	r3, r2
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	f7ff fbc9 	bl	8001384 <AT_RequestReceiveData>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	74fb      	strb	r3, [r7, #19]
 8001bf6:	e008      	b.n	8001c0a <ES_WIFI_ReceiveData+0xf6>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
        *Receivedlen = 0;
 8001bf8:	6a3b      	ldr	r3, [r7, #32]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	801a      	strh	r2, [r3, #0]
 8001bfe:	e004      	b.n	8001c0a <ES_WIFI_ReceiveData+0xf6>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
      issue15++;
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <ES_WIFI_ReceiveData+0x110>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	3301      	adds	r3, #1
 8001c06:	4a07      	ldr	r2, [pc, #28]	; (8001c24 <ES_WIFI_ReceiveData+0x110>)
 8001c08:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001c0a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	08008164 	.word	0x08008164
 8001c18:	08008264 	.word	0x08008264
 8001c1c:	0800826c 	.word	0x0800826c
 8001c20:	08008274 	.word	0x08008274
 8001c24:	200012a0 	.word	0x200012a0

08001c28 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08c      	sub	sp, #48	; 0x30
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8001c30:	4b56      	ldr	r3, [pc, #344]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c34:	4a55      	ldr	r2, [pc, #340]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c3a:	6593      	str	r3, [r2, #88]	; 0x58
 8001c3c:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c44:	61bb      	str	r3, [r7, #24]
 8001c46:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c48:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4c:	4a4f      	ldr	r2, [pc, #316]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c4e:	f043 0302 	orr.w	r3, r3, #2
 8001c52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c54:	4b4d      	ldr	r3, [pc, #308]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c60:	4b4a      	ldr	r3, [pc, #296]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c64:	4a49      	ldr	r2, [pc, #292]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c6c:	4b47      	ldr	r3, [pc, #284]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c78:	4b44      	ldr	r3, [pc, #272]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7c:	4a43      	ldr	r2, [pc, #268]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c7e:	f043 0310 	orr.w	r3, r3, #16
 8001c82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c84:	4b41      	ldr	r3, [pc, #260]	; (8001d8c <SPI_WIFI_MspInit+0x164>)
 8001c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c88:	f003 0310 	and.w	r3, r3, #16
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8001c90:	2200      	movs	r2, #0
 8001c92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c96:	483e      	ldr	r0, [pc, #248]	; (8001d90 <SPI_WIFI_MspInit+0x168>)
 8001c98:	f001 f8f6 	bl	8002e88 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8001c9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ca0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001caa:	2300      	movs	r3, #0
 8001cac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8001cae:	f107 031c 	add.w	r3, r7, #28
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4836      	ldr	r0, [pc, #216]	; (8001d90 <SPI_WIFI_MspInit+0x168>)
 8001cb6:	f000 ff3d 	bl	8002b34 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8001cbe:	4b35      	ldr	r3, [pc, #212]	; (8001d94 <SPI_WIFI_MspInit+0x16c>)
 8001cc0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001cca:	f107 031c 	add.w	r3, r7, #28
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4831      	ldr	r0, [pc, #196]	; (8001d98 <SPI_WIFI_MspInit+0x170>)
 8001cd2:	f000 ff2f 	bl	8002b34 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8001cd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cda:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001cec:	f107 031c 	add.w	r3, r7, #28
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4829      	ldr	r0, [pc, #164]	; (8001d98 <SPI_WIFI_MspInit+0x170>)
 8001cf4:	f000 ff1e 	bl	8002b34 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	4826      	ldr	r0, [pc, #152]	; (8001d98 <SPI_WIFI_MspInit+0x170>)
 8001cfe:	f001 f8c3 	bl	8002e88 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8001d02:	2301      	movs	r3, #1
 8001d04:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001d06:	2301      	movs	r3, #1
 8001d08:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8001d12:	f107 031c 	add.w	r3, r7, #28
 8001d16:	4619      	mov	r1, r3
 8001d18:	481f      	ldr	r0, [pc, #124]	; (8001d98 <SPI_WIFI_MspInit+0x170>)
 8001d1a:	f000 ff0b 	bl	8002b34 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8001d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d22:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001d30:	2306      	movs	r3, #6
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8001d34:	f107 031c 	add.w	r3, r7, #28
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4818      	ldr	r0, [pc, #96]	; (8001d9c <SPI_WIFI_MspInit+0x174>)
 8001d3c:	f000 fefa 	bl	8002b34 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8001d40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d44:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001d52:	2306      	movs	r3, #6
 8001d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8001d56:	f107 031c 	add.w	r3, r7, #28
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	480f      	ldr	r0, [pc, #60]	; (8001d9c <SPI_WIFI_MspInit+0x174>)
 8001d5e:	f000 fee9 	bl	8002b34 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8001d62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d66:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d70:	2301      	movs	r3, #1
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001d74:	2306      	movs	r3, #6
 8001d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4807      	ldr	r0, [pc, #28]	; (8001d9c <SPI_WIFI_MspInit+0x174>)
 8001d80:	f000 fed8 	bl	8002b34 <HAL_GPIO_Init>
}
 8001d84:	bf00      	nop
 8001d86:	3730      	adds	r7, #48	; 0x30
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	48000400 	.word	0x48000400
 8001d94:	10110000 	.word	0x10110000
 8001d98:	48001000 	.word	0x48001000
 8001d9c:	48000800 	.word	0x48000800

08001da0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d145      	bne.n	8001e40 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8001db4:	4b27      	ldr	r3, [pc, #156]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001db6:	4a28      	ldr	r2, [pc, #160]	; (8001e58 <SPI_WIFI_Init+0xb8>)
 8001db8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8001dba:	4826      	ldr	r0, [pc, #152]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dbc:	f7ff ff34 	bl	8001c28 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8001dc0:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dc2:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dc6:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8001dc8:	4b22      	ldr	r3, [pc, #136]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8001dce:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dd0:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001dd4:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8001dd6:	4b1f      	ldr	r3, [pc, #124]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8001ddc:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8001de2:	4b1c      	ldr	r3, [pc, #112]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001de4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de8:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8001dea:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dec:	2210      	movs	r2, #16
 8001dee:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8001df0:	4b18      	ldr	r3, [pc, #96]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8001df6:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8001dfc:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 8001e02:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8001e08:	4812      	ldr	r0, [pc, #72]	; (8001e54 <SPI_WIFI_Init+0xb4>)
 8001e0a:	f001 ff7f 	bl	8003d0c <HAL_SPI_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e18:	e018      	b.n	8001e4c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	2007      	movs	r0, #7
 8001e20:	f000 fdf3 	bl	8002a0a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8001e24:	2007      	movs	r0, #7
 8001e26:	f000 fe0c 	bl	8002a42 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	2033      	movs	r0, #51	; 0x33
 8001e30:	f000 fdeb 	bl	8002a0a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8001e34:	2033      	movs	r0, #51	; 0x33
 8001e36:	f000 fe04 	bl	8002a42 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8001e3a:	200a      	movs	r0, #10
 8001e3c:	f000 f9fe 	bl	800223c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8001e40:	f000 f80c 	bl	8001e5c <SPI_WIFI_ResetModule>
 8001e44:	4603      	mov	r3, r0
 8001e46:	73fb      	strb	r3, [r7, #15]

  return rc;
 8001e48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	200012a4 	.word	0x200012a4
 8001e58:	40003c00 	.word	0x40003c00

08001e5c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8001e62:	f000 fcc7 	bl	80027f4 <HAL_GetTick>
 8001e66:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e72:	4830      	ldr	r0, [pc, #192]	; (8001f34 <SPI_WIFI_ResetModule+0xd8>)
 8001e74:	f001 f808 	bl	8002e88 <HAL_GPIO_WritePin>
 8001e78:	200a      	movs	r0, #10
 8001e7a:	f000 fcc7 	bl	800280c <HAL_Delay>
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e84:	482b      	ldr	r0, [pc, #172]	; (8001f34 <SPI_WIFI_ResetModule+0xd8>)
 8001e86:	f000 ffff 	bl	8002e88 <HAL_GPIO_WritePin>
 8001e8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e8e:	f000 fcbd 	bl	800280c <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8001e92:	2200      	movs	r2, #0
 8001e94:	2101      	movs	r1, #1
 8001e96:	4827      	ldr	r0, [pc, #156]	; (8001f34 <SPI_WIFI_ResetModule+0xd8>)
 8001e98:	f000 fff6 	bl	8002e88 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001e9c:	200f      	movs	r0, #15
 8001e9e:	f000 f9cd 	bl	800223c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8001ea2:	e020      	b.n	8001ee6 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	463a      	mov	r2, r7
 8001ea8:	18d1      	adds	r1, r2, r3
 8001eaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eae:	2201      	movs	r2, #1
 8001eb0:	4821      	ldr	r0, [pc, #132]	; (8001f38 <SPI_WIFI_ResetModule+0xdc>)
 8001eb2:	f002 f833 	bl	8003f1c <HAL_SPI_Receive>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8001ec0:	f000 fc98 	bl	80027f4 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ece:	d202      	bcs.n	8001ed6 <SPI_WIFI_ResetModule+0x7a>
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d007      	beq.n	8001ee6 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	2101      	movs	r1, #1
 8001eda:	4816      	ldr	r0, [pc, #88]	; (8001f34 <SPI_WIFI_ResetModule+0xd8>)
 8001edc:	f000 ffd4 	bl	8002e88 <HAL_GPIO_WritePin>
      return -1;
 8001ee0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ee4:	e021      	b.n	8001f2a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	4812      	ldr	r0, [pc, #72]	; (8001f34 <SPI_WIFI_ResetModule+0xd8>)
 8001eea:	f000 ffb5 	bl	8002e58 <HAL_GPIO_ReadPin>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d0d7      	beq.n	8001ea4 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	480e      	ldr	r0, [pc, #56]	; (8001f34 <SPI_WIFI_ResetModule+0xd8>)
 8001efa:	f000 ffc5 	bl	8002e88 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8001efe:	783b      	ldrb	r3, [r7, #0]
 8001f00:	2b15      	cmp	r3, #21
 8001f02:	d10e      	bne.n	8001f22 <SPI_WIFI_ResetModule+0xc6>
 8001f04:	787b      	ldrb	r3, [r7, #1]
 8001f06:	2b15      	cmp	r3, #21
 8001f08:	d10b      	bne.n	8001f22 <SPI_WIFI_ResetModule+0xc6>
 8001f0a:	78bb      	ldrb	r3, [r7, #2]
 8001f0c:	2b0d      	cmp	r3, #13
 8001f0e:	d108      	bne.n	8001f22 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8001f10:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8001f12:	2b0a      	cmp	r3, #10
 8001f14:	d105      	bne.n	8001f22 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8001f16:	793b      	ldrb	r3, [r7, #4]
 8001f18:	2b3e      	cmp	r3, #62	; 0x3e
 8001f1a:	d102      	bne.n	8001f22 <SPI_WIFI_ResetModule+0xc6>
 8001f1c:	797b      	ldrb	r3, [r7, #5]
 8001f1e:	2b20      	cmp	r3, #32
 8001f20:	d002      	beq.n	8001f28 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f26:	e000      	b.n	8001f2a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	48001000 	.word	0x48001000
 8001f38:	200012a4 	.word	0x200012a4

08001f3c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8001f40:	4802      	ldr	r0, [pc, #8]	; (8001f4c <SPI_WIFI_DeInit+0x10>)
 8001f42:	f001 ffaf 	bl	8003ea4 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200012a4 	.word	0x200012a4

08001f50 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8001f58:	f000 fc4c 	bl	80027f4 <HAL_GetTick>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8001f60:	e00a      	b.n	8001f78 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001f62:	f000 fc47 	bl	80027f4 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	1ad2      	subs	r2, r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d902      	bls.n	8001f78 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f76:	e007      	b.n	8001f88 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8001f78:	2102      	movs	r1, #2
 8001f7a:	4805      	ldr	r0, [pc, #20]	; (8001f90 <wait_cmddata_rdy_high+0x40>)
 8001f7c:	f000 ff6c 	bl	8002e58 <HAL_GPIO_ReadPin>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d1ed      	bne.n	8001f62 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	48001000 	.word	0x48001000

08001f94 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001f9c:	f000 fc2a 	bl	80027f4 <HAL_GetTick>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8001fa4:	e00a      	b.n	8001fbc <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001fa6:	f000 fc25 	bl	80027f4 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	1ad2      	subs	r2, r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d902      	bls.n	8001fbc <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8001fb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001fba:	e004      	b.n	8001fc6 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8001fbc:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <wait_cmddata_rdy_rising_event+0x3c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d0f0      	beq.n	8001fa6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8001fc4:	2300      	movs	r3, #0
#endif
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20001310 	.word	0x20001310

08001fd4 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001fdc:	f000 fc0a 	bl	80027f4 <HAL_GetTick>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8001fe4:	e00a      	b.n	8001ffc <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001fe6:	f000 fc05 	bl	80027f4 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1ad2      	subs	r2, r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d902      	bls.n	8001ffc <wait_spi_rx_event+0x28>
    {
      return -1;
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ffa:	e004      	b.n	8002006 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8001ffc:	4b04      	ldr	r3, [pc, #16]	; (8002010 <wait_spi_rx_event+0x3c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d0f0      	beq.n	8001fe6 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8002004:	2300      	movs	r3, #0
#endif
}
 8002006:	4618      	mov	r0, r3
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20001308 	.word	0x20001308

08002014 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800201c:	f000 fbea 	bl	80027f4 <HAL_GetTick>
 8002020:	4603      	mov	r3, r0
 8002022:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8002024:	e00a      	b.n	800203c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002026:	f000 fbe5 	bl	80027f4 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1ad2      	subs	r2, r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	429a      	cmp	r2, r3
 8002034:	d902      	bls.n	800203c <wait_spi_tx_event+0x28>
    {
      return -1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800203a:	e004      	b.n	8002046 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800203c:	4b04      	ldr	r3, [pc, #16]	; (8002050 <wait_spi_tx_event+0x3c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d0f0      	beq.n	8002026 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8002044:	2300      	movs	r3, #0
#endif
}
 8002046:	4618      	mov	r0, r3
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	2000130c 	.word	0x2000130c

08002054 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	460b      	mov	r3, r1
 800205e:	607a      	str	r2, [r7, #4]
 8002060:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8002066:	2201      	movs	r2, #1
 8002068:	2101      	movs	r1, #1
 800206a:	4834      	ldr	r0, [pc, #208]	; (800213c <SPI_WIFI_ReceiveData+0xe8>)
 800206c:	f000 ff0c 	bl	8002e88 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002070:	2003      	movs	r0, #3
 8002072:	f000 f8e3 	bl	800223c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff8b 	bl	8001f94 <wait_cmddata_rdy_rising_event>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	da02      	bge.n	800208a <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002084:	f06f 0302 	mvn.w	r3, #2
 8002088:	e054      	b.n	8002134 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800208a:	2200      	movs	r2, #0
 800208c:	2101      	movs	r1, #1
 800208e:	482b      	ldr	r0, [pc, #172]	; (800213c <SPI_WIFI_ReceiveData+0xe8>)
 8002090:	f000 fefa 	bl	8002e88 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002094:	200f      	movs	r0, #15
 8002096:	f000 f8d1 	bl	800223c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800209a:	e03d      	b.n	8002118 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 800209c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020a0:	897b      	ldrh	r3, [r7, #10]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	db02      	blt.n	80020ac <SPI_WIFI_ReceiveData+0x58>
 80020a6:	897b      	ldrh	r3, [r7, #10]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d13c      	bne.n	8002126 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 80020ac:	4b24      	ldr	r3, [pc, #144]	; (8002140 <SPI_WIFI_ReceiveData+0xec>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	2201      	movs	r2, #1
 80020b8:	4619      	mov	r1, r3
 80020ba:	4822      	ldr	r0, [pc, #136]	; (8002144 <SPI_WIFI_ReceiveData+0xf0>)
 80020bc:	f002 fc90 	bl	80049e0 <HAL_SPI_Receive_IT>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d007      	beq.n	80020d6 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 80020c6:	2201      	movs	r2, #1
 80020c8:	2101      	movs	r1, #1
 80020ca:	481c      	ldr	r0, [pc, #112]	; (800213c <SPI_WIFI_ReceiveData+0xe8>)
 80020cc:	f000 fedc 	bl	8002e88 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020d4:	e02e      	b.n	8002134 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff ff7b 	bl	8001fd4 <wait_spi_rx_event>

      pData[0] = tmp[0];
 80020de:	7d3a      	ldrb	r2, [r7, #20]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	3301      	adds	r3, #1
 80020e8:	7d7a      	ldrb	r2, [r7, #21]
 80020ea:	701a      	strb	r2, [r3, #0]
      length += 2;
 80020ec:	8afb      	ldrh	r3, [r7, #22]
 80020ee:	3302      	adds	r3, #2
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3302      	adds	r3, #2
 80020f8:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 80020fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020fe:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002102:	db09      	blt.n	8002118 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8002104:	2201      	movs	r2, #1
 8002106:	2101      	movs	r1, #1
 8002108:	480c      	ldr	r0, [pc, #48]	; (800213c <SPI_WIFI_ReceiveData+0xe8>)
 800210a:	f000 febd 	bl	8002e88 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800210e:	f7ff fea5 	bl	8001e5c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8002112:	f06f 0303 	mvn.w	r3, #3
 8002116:	e00d      	b.n	8002134 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002118:	2102      	movs	r1, #2
 800211a:	4808      	ldr	r0, [pc, #32]	; (800213c <SPI_WIFI_ReceiveData+0xe8>)
 800211c:	f000 fe9c 	bl	8002e58 <HAL_GPIO_ReadPin>
 8002120:	4603      	mov	r3, r0
 8002122:	2b01      	cmp	r3, #1
 8002124:	d0ba      	beq.n	800209c <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8002126:	2201      	movs	r2, #1
 8002128:	2101      	movs	r1, #1
 800212a:	4804      	ldr	r0, [pc, #16]	; (800213c <SPI_WIFI_ReceiveData+0xe8>)
 800212c:	f000 feac 	bl	8002e88 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002130:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	48001000 	.word	0x48001000
 8002140:	20001308 	.word	0x20001308
 8002144:	200012a4 	.word	0x200012a4

08002148 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	460b      	mov	r3, r1
 8002152:	607a      	str	r2, [r7, #4]
 8002154:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff fef9 	bl	8001f50 <wait_cmddata_rdy_high>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	da02      	bge.n	800216a <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002164:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002168:	e04f      	b.n	800220a <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800216a:	4b2a      	ldr	r3, [pc, #168]	; (8002214 <SPI_WIFI_SendData+0xcc>)
 800216c:	2201      	movs	r2, #1
 800216e:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002170:	2200      	movs	r2, #0
 8002172:	2101      	movs	r1, #1
 8002174:	4828      	ldr	r0, [pc, #160]	; (8002218 <SPI_WIFI_SendData+0xd0>)
 8002176:	f000 fe87 	bl	8002e88 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800217a:	200f      	movs	r0, #15
 800217c:	f000 f85e 	bl	800223c <SPI_WIFI_DelayUs>
  if (len > 1)
 8002180:	897b      	ldrh	r3, [r7, #10]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d919      	bls.n	80021ba <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8002186:	4b25      	ldr	r3, [pc, #148]	; (800221c <SPI_WIFI_SendData+0xd4>)
 8002188:	2201      	movs	r2, #1
 800218a:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800218c:	897b      	ldrh	r3, [r7, #10]
 800218e:	085b      	lsrs	r3, r3, #1
 8002190:	b29b      	uxth	r3, r3
 8002192:	461a      	mov	r2, r3
 8002194:	68f9      	ldr	r1, [r7, #12]
 8002196:	4822      	ldr	r0, [pc, #136]	; (8002220 <SPI_WIFI_SendData+0xd8>)
 8002198:	f002 fb80 	bl	800489c <HAL_SPI_Transmit_IT>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d007      	beq.n	80021b2 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80021a2:	2201      	movs	r2, #1
 80021a4:	2101      	movs	r1, #1
 80021a6:	481c      	ldr	r0, [pc, #112]	; (8002218 <SPI_WIFI_SendData+0xd0>)
 80021a8:	f000 fe6e 	bl	8002e88 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80021ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021b0:	e02b      	b.n	800220a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff2d 	bl	8002014 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 80021ba:	897b      	ldrh	r3, [r7, #10]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d020      	beq.n	8002206 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 80021c4:	897b      	ldrh	r3, [r7, #10]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	4413      	add	r3, r2
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 80021d0:	230a      	movs	r3, #10
 80021d2:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <SPI_WIFI_SendData+0xd4>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	2201      	movs	r2, #1
 80021e0:	4619      	mov	r1, r3
 80021e2:	480f      	ldr	r0, [pc, #60]	; (8002220 <SPI_WIFI_SendData+0xd8>)
 80021e4:	f002 fb5a 	bl	800489c <HAL_SPI_Transmit_IT>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d007      	beq.n	80021fe <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 80021ee:	2201      	movs	r2, #1
 80021f0:	2101      	movs	r1, #1
 80021f2:	4809      	ldr	r0, [pc, #36]	; (8002218 <SPI_WIFI_SendData+0xd0>)
 80021f4:	f000 fe48 	bl	8002e88 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021fc:	e005      	b.n	800220a <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff07 	bl	8002014 <wait_spi_tx_event>
    
  }
  return len;
 8002206:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20001310 	.word	0x20001310
 8002218:	48001000 	.word	0x48001000
 800221c:	2000130c 	.word	0x2000130c
 8002220:	200012a4 	.word	0x200012a4

08002224 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 faed 	bl	800280c <HAL_Delay>
}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800224c:	4b20      	ldr	r3, [pc, #128]	; (80022d0 <SPI_WIFI_DelayUs+0x94>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d122      	bne.n	800229a <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8002254:	4b1f      	ldr	r3, [pc, #124]	; (80022d4 <SPI_WIFI_DelayUs+0x98>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a1f      	ldr	r2, [pc, #124]	; (80022d8 <SPI_WIFI_DelayUs+0x9c>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	099b      	lsrs	r3, r3, #6
 8002260:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800226a:	f000 fac3 	bl	80027f4 <HAL_GetTick>
 800226e:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002270:	e002      	b.n	8002278 <SPI_WIFI_DelayUs+0x3c>
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	3b01      	subs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f9      	bne.n	8002272 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800227e:	f000 fab9 	bl	80027f4 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	4a11      	ldr	r2, [pc, #68]	; (80022d0 <SPI_WIFI_DelayUs+0x94>)
 800228a:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800228c:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <SPI_WIFI_DelayUs+0x94>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d102      	bne.n	800229a <SPI_WIFI_DelayUs+0x5e>
 8002294:	4b0e      	ldr	r3, [pc, #56]	; (80022d0 <SPI_WIFI_DelayUs+0x94>)
 8002296:	2201      	movs	r2, #1
 8002298:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <SPI_WIFI_DelayUs+0x98>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a0f      	ldr	r2, [pc, #60]	; (80022dc <SPI_WIFI_DelayUs+0xa0>)
 80022a0:	fba2 2303 	umull	r2, r3, r2, r3
 80022a4:	0c9a      	lsrs	r2, r3, #18
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <SPI_WIFI_DelayUs+0x94>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ae:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	fb02 f303 	mul.w	r3, r2, r3
 80022b8:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80022ba:	e002      	b.n	80022c2 <SPI_WIFI_DelayUs+0x86>
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	3b01      	subs	r3, #1
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f9      	bne.n	80022bc <SPI_WIFI_DelayUs+0x80>
  return;
 80022c8:	bf00      	nop
}
 80022ca:	3718      	adds	r7, #24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20001314 	.word	0x20001314
 80022d4:	20000000 	.word	0x20000000
 80022d8:	10624dd3 	.word	0x10624dd3
 80022dc:	431bde83 	.word	0x431bde83

080022e0 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 80022e8:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_SPI_RxCpltCallback+0x24>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d002      	beq.n	80022f6 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 80022f0:	4b04      	ldr	r3, [pc, #16]	; (8002304 <HAL_SPI_RxCpltCallback+0x24>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
  }
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20001308 	.word	0x20001308

08002308 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8002310:	4b06      	ldr	r3, [pc, #24]	; (800232c <HAL_SPI_TxCpltCallback+0x24>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d002      	beq.n	800231e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8002318:	4b04      	ldr	r3, [pc, #16]	; (800232c <HAL_SPI_TxCpltCallback+0x24>)
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
  }
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	2000130c 	.word	0x2000130c

08002330 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <SPI_WIFI_ISR+0x1c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d102      	bne.n	8002342 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800233c:	4b03      	ldr	r3, [pc, #12]	; (800234c <SPI_WIFI_ISR+0x1c>)
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
   }
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	20001310 	.word	0x20001310

08002350 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800235a:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <WIFI_Init+0x40>)
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <WIFI_Init+0x44>)
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <WIFI_Init+0x48>)
 8002364:	4a0d      	ldr	r2, [pc, #52]	; (800239c <WIFI_Init+0x4c>)
 8002366:	490e      	ldr	r1, [pc, #56]	; (80023a0 <WIFI_Init+0x50>)
 8002368:	480e      	ldr	r0, [pc, #56]	; (80023a4 <WIFI_Init+0x54>)
 800236a:	f7ff f8cf 	bl	800150c <ES_WIFI_RegisterBusIO>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d107      	bne.n	8002384 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002374:	480b      	ldr	r0, [pc, #44]	; (80023a4 <WIFI_Init+0x54>)
 8002376:	f7ff f89b 	bl	80014b0 <ES_WIFI_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d101      	bne.n	8002384 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002384:	79fb      	ldrb	r3, [r7, #7]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	08002055 	.word	0x08002055
 8002394:	08002149 	.word	0x08002149
 8002398:	08002225 	.word	0x08002225
 800239c:	08001f3d 	.word	0x08001f3d
 80023a0:	08001da1 	.word	0x08001da1
 80023a4:	20001318 	.word	0x20001318

080023a8 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	4613      	mov	r3, r2
 80023b4:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	68f9      	ldr	r1, [r7, #12]
 80023c0:	4809      	ldr	r0, [pc, #36]	; (80023e8 <WIFI_Connect+0x40>)
 80023c2:	f7ff f8d7 	bl	8001574 <ES_WIFI_Connect>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d107      	bne.n	80023dc <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80023cc:	4806      	ldr	r0, [pc, #24]	; (80023e8 <WIFI_Connect+0x40>)
 80023ce:	f7ff f97d 	bl	80016cc <ES_WIFI_GetNetworkSettings>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20001318 	.word	0x20001318

080023ec <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4806      	ldr	r0, [pc, #24]	; (8002414 <WIFI_GetMAC_Address+0x28>)
 80023fc:	f7ff f990 	bl	8001720 <ES_WIFI_GetMACAddress>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8002406:	2300      	movs	r3, #0
 8002408:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800240a:	7bfb      	ldrb	r3, [r7, #15]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20001318 	.word	0x20001318

08002418 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8002424:	4809      	ldr	r0, [pc, #36]	; (800244c <WIFI_GetIP_Address+0x34>)
 8002426:	f7ff f925 	bl	8001674 <ES_WIFI_IsConnected>
 800242a:	4603      	mov	r3, r0
 800242c:	2b01      	cmp	r3, #1
 800242e:	d107      	bne.n	8002440 <WIFI_GetIP_Address+0x28>
 8002430:	4b06      	ldr	r3, [pc, #24]	; (800244c <WIFI_GetIP_Address+0x34>)
 8002432:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 8002436:	461a      	mov	r2, r3
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800243c:	2300      	movs	r3, #0
 800243e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8002440:	7bfb      	ldrb	r3, [r7, #15]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20001318 	.word	0x20001318

08002450 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	; 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	460b      	mov	r3, r1
 800245e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	74bb      	strb	r3, [r7, #18]
  conn.RemotePort = port;
 800246c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800246e:	82bb      	strh	r3, [r7, #20]
  conn.LocalPort = local_port;
 8002470:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002472:	82fb      	strh	r3, [r7, #22]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8002474:	7afb      	ldrb	r3, [r7, #11]
 8002476:	2b00      	cmp	r3, #0
 8002478:	bf14      	ite	ne
 800247a:	2301      	movne	r3, #1
 800247c:	2300      	moveq	r3, #0
 800247e:	b2db      	uxtb	r3, r3
 8002480:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[1] = ipaddr[1];
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	785b      	ldrb	r3, [r3, #1]
 800248c:	767b      	strb	r3, [r7, #25]
  conn.RemoteIP[2] = ipaddr[2];
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	789b      	ldrb	r3, [r3, #2]
 8002492:	76bb      	strb	r3, [r7, #26]
  conn.RemoteIP[3] = ipaddr[3];
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	78db      	ldrb	r3, [r3, #3]
 8002498:	76fb      	strb	r3, [r7, #27]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800249a:	f107 0310 	add.w	r3, r7, #16
 800249e:	4619      	mov	r1, r3
 80024a0:	4807      	ldr	r0, [pc, #28]	; (80024c0 <WIFI_OpenClientConnection+0x70>)
 80024a2:	f7ff f96f 	bl	8001784 <ES_WIFI_StartClientConnection>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d102      	bne.n	80024b2 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80024b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3728      	adds	r7, #40	; 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20001318 	.word	0x20001318

080024c4 <WIFI_CloseClientConnection>:
/**
  * @brief  Close client connection
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseClientConnection(uint32_t socket)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	77fb      	strb	r3, [r7, #31]
  ES_WIFI_Conn_t conn;
  conn.Number = socket;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	72bb      	strb	r3, [r7, #10]
  
  if(ES_WIFI_StopClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	4619      	mov	r1, r3
 80024dc:	4806      	ldr	r0, [pc, #24]	; (80024f8 <WIFI_CloseClientConnection+0x34>)
 80024de:	f7ff fa59 	bl	8001994 <ES_WIFI_StopClientConnection>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <WIFI_CloseClientConnection+0x28>
  {
    ret = WIFI_STATUS_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80024ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3720      	adds	r7, #32
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20001318 	.word	0x20001318

080024fc <WIFI_SendData>:
  * @param  SentDatalen : (OUT) length actually sent
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen, uint32_t Timeout)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af02      	add	r7, sp, #8
 8002502:	60b9      	str	r1, [r7, #8]
 8002504:	607b      	str	r3, [r7, #4]
 8002506:	4603      	mov	r3, r0
 8002508:	73fb      	strb	r3, [r7, #15]
 800250a:	4613      	mov	r3, r2
 800250c:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	75fb      	strb	r3, [r7, #23]

    if(ES_WIFI_SendData(&EsWifiObj, socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002512:	89ba      	ldrh	r2, [r7, #12]
 8002514:	7bf9      	ldrb	r1, [r7, #15]
 8002516:	6a3b      	ldr	r3, [r7, #32]
 8002518:	9301      	str	r3, [sp, #4]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	4613      	mov	r3, r2
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	4806      	ldr	r0, [pc, #24]	; (800253c <WIFI_SendData+0x40>)
 8002524:	f7ff fa70 	bl	8001a08 <ES_WIFI_SendData>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 8002532:	7dfb      	ldrb	r3, [r7, #23]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3718      	adds	r7, #24
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20001318 	.word	0x20001318

08002540 <WIFI_ReceiveData>:
  * @param  RcvDatalen : (OUT) length of the data actually received
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen, uint32_t Timeout)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af02      	add	r7, sp, #8
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	4603      	mov	r3, r0
 800254c:	73fb      	strb	r3, [r7, #15]
 800254e:	4613      	mov	r3, r2
 8002550:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002556:	89ba      	ldrh	r2, [r7, #12]
 8002558:	7bf9      	ldrb	r1, [r7, #15]
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	9301      	str	r3, [sp, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	4613      	mov	r3, r2
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	4806      	ldr	r0, [pc, #24]	; (8002580 <WIFI_ReceiveData+0x40>)
 8002568:	f7ff fad4 	bl	8001b14 <ES_WIFI_ReceiveData>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8002576:	7dfb      	ldrb	r3, [r7, #23]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	20001318 	.word	0x20001318

08002584 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b088      	sub	sp, #32
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10b      	bne.n	80025ac <BSP_LED_Init+0x28>
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <BSP_LED_Init+0x58>)
 8002596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002598:	4a10      	ldr	r2, [pc, #64]	; (80025dc <BSP_LED_Init+0x58>)
 800259a:	f043 0302 	orr.w	r3, r3, #2
 800259e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025a0:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <BSP_LED_Init+0x58>)
 80025a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 80025ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025b0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80025b2:	2301      	movs	r3, #1
 80025b4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80025ba:	2302      	movs	r3, #2
 80025bc:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	4a07      	ldr	r2, [pc, #28]	; (80025e0 <BSP_LED_Init+0x5c>)
 80025c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c6:	f107 020c 	add.w	r2, r7, #12
 80025ca:	4611      	mov	r1, r2
 80025cc:	4618      	mov	r0, r3
 80025ce:	f000 fab1 	bl	8002b34 <HAL_GPIO_Init>
}
 80025d2:	bf00      	nop
 80025d4:	3720      	adds	r7, #32
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40021000 	.word	0x40021000
 80025e0:	20000004 	.word	0x20000004

080025e4 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	4a06      	ldr	r2, [pc, #24]	; (800260c <BSP_LED_On+0x28>)
 80025f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025fa:	b291      	uxth	r1, r2
 80025fc:	2201      	movs	r2, #1
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 fc42 	bl	8002e88 <HAL_GPIO_WritePin>
}
 8002604:	bf00      	nop
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20000004 	.word	0x20000004

08002610 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	4a06      	ldr	r2, [pc, #24]	; (8002638 <BSP_LED_Toggle+0x28>)
 800261e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002622:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002626:	b292      	uxth	r2, r2
 8002628:	4611      	mov	r1, r2
 800262a:	4618      	mov	r0, r3
 800262c:	f000 fc44 	bl	8002eb8 <HAL_GPIO_TogglePin>
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20000004 	.word	0x20000004

0800263c <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08a      	sub	sp, #40	; 0x28
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	6039      	str	r1, [r7, #0]
 8002646:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d10b      	bne.n	8002666 <BSP_COM_Init+0x2a>
 800264e:	4b2d      	ldr	r3, [pc, #180]	; (8002704 <BSP_COM_Init+0xc8>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002652:	4a2c      	ldr	r2, [pc, #176]	; (8002704 <BSP_COM_Init+0xc8>)
 8002654:	f043 0302 	orr.w	r3, r3, #2
 8002658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800265a:	4b2a      	ldr	r3, [pc, #168]	; (8002704 <BSP_COM_Init+0xc8>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	613b      	str	r3, [r7, #16]
 8002664:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10b      	bne.n	8002684 <BSP_COM_Init+0x48>
 800266c:	4b25      	ldr	r3, [pc, #148]	; (8002704 <BSP_COM_Init+0xc8>)
 800266e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002670:	4a24      	ldr	r2, [pc, #144]	; (8002704 <BSP_COM_Init+0xc8>)
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002678:	4b22      	ldr	r3, [pc, #136]	; (8002704 <BSP_COM_Init+0xc8>)
 800267a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10b      	bne.n	80026a2 <BSP_COM_Init+0x66>
 800268a:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <BSP_COM_Init+0xc8>)
 800268c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800268e:	4a1d      	ldr	r2, [pc, #116]	; (8002704 <BSP_COM_Init+0xc8>)
 8002690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002694:	6613      	str	r3, [r2, #96]	; 0x60
 8002696:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <BSP_COM_Init+0xc8>)
 8002698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800269a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 80026a2:	2340      	movs	r3, #64	; 0x40
 80026a4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80026a6:	2302      	movs	r3, #2
 80026a8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80026aa:	2302      	movs	r3, #2
 80026ac:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 80026b2:	2307      	movs	r3, #7
 80026b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	4a13      	ldr	r2, [pc, #76]	; (8002708 <BSP_COM_Init+0xcc>)
 80026ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026be:	f107 0214 	add.w	r2, r7, #20
 80026c2:	4611      	mov	r1, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f000 fa35 	bl	8002b34 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 80026ca:	2380      	movs	r3, #128	; 0x80
 80026cc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80026ce:	2302      	movs	r3, #2
 80026d0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 80026d2:	2307      	movs	r3, #7
 80026d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	4a0c      	ldr	r2, [pc, #48]	; (800270c <BSP_COM_Init+0xd0>)
 80026da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026de:	f107 0214 	add.w	r2, r7, #20
 80026e2:	4611      	mov	r1, r2
 80026e4:	4618      	mov	r0, r3
 80026e6:	f000 fa25 	bl	8002b34 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	4a08      	ldr	r2, [pc, #32]	; (8002710 <BSP_COM_Init+0xd4>)
 80026ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 80026f6:	6838      	ldr	r0, [r7, #0]
 80026f8:	f003 f99d 	bl	8005a36 <HAL_UART_Init>
}
 80026fc:	bf00      	nop
 80026fe:	3728      	adds	r7, #40	; 0x28
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40021000 	.word	0x40021000
 8002708:	2000000c 	.word	0x2000000c
 800270c:	20000010 	.word	0x20000010
 8002710:	20000008 	.word	0x20000008

08002714 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800271e:	2003      	movs	r0, #3
 8002720:	f000 f968 	bl	80029f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002724:	200f      	movs	r0, #15
 8002726:	f000 f815 	bl	8002754 <HAL_InitTick>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d002      	beq.n	8002736 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	71fb      	strb	r3, [r7, #7]
 8002734:	e001      	b.n	800273a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002736:	f000 f805 	bl	8002744 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800273a:	79fb      	ldrb	r3, [r7, #7]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
	...

08002754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800275c:	2300      	movs	r3, #0
 800275e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002760:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <HAL_InitTick+0x6c>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d023      	beq.n	80027b0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002768:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <HAL_InitTick+0x70>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <HAL_InitTick+0x6c>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	4619      	mov	r1, r3
 8002772:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002776:	fbb3 f3f1 	udiv	r3, r3, r1
 800277a:	fbb2 f3f3 	udiv	r3, r2, r3
 800277e:	4618      	mov	r0, r3
 8002780:	f000 f96d 	bl	8002a5e <HAL_SYSTICK_Config>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10f      	bne.n	80027aa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d809      	bhi.n	80027a4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002798:	f000 f937 	bl	8002a0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800279c:	4a0a      	ldr	r2, [pc, #40]	; (80027c8 <HAL_InitTick+0x74>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e007      	b.n	80027b4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	e004      	b.n	80027b4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
 80027ae:	e001      	b.n	80027b4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20000018 	.word	0x20000018
 80027c4:	20000000 	.word	0x20000000
 80027c8:	20000014 	.word	0x20000014

080027cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_IncTick+0x20>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <HAL_IncTick+0x24>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4413      	add	r3, r2
 80027dc:	4a04      	ldr	r2, [pc, #16]	; (80027f0 <HAL_IncTick+0x24>)
 80027de:	6013      	str	r3, [r2, #0]
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000018 	.word	0x20000018
 80027f0:	20001ca8 	.word	0x20001ca8

080027f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return uwTick;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <HAL_GetTick+0x14>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20001ca8 	.word	0x20001ca8

0800280c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff ffee 	bl	80027f4 <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002824:	d005      	beq.n	8002832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002826:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <HAL_Delay+0x44>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002832:	bf00      	nop
 8002834:	f7ff ffde 	bl	80027f4 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	429a      	cmp	r2, r3
 8002842:	d8f7      	bhi.n	8002834 <HAL_Delay+0x28>
  {
  }
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20000018 	.word	0x20000018

08002854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002864:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002870:	4013      	ands	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800287c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002886:	4a04      	ldr	r2, [pc, #16]	; (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	60d3      	str	r3, [r2, #12]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a0:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <__NVIC_GetPriorityGrouping+0x18>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	0a1b      	lsrs	r3, r3, #8
 80028a6:	f003 0307 	and.w	r3, r3, #7
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	db0b      	blt.n	80028e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f003 021f 	and.w	r2, r3, #31
 80028d0:	4907      	ldr	r1, [pc, #28]	; (80028f0 <__NVIC_EnableIRQ+0x38>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	2001      	movs	r0, #1
 80028da:	fa00 f202 	lsl.w	r2, r0, r2
 80028de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	e000e100 	.word	0xe000e100

080028f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	6039      	str	r1, [r7, #0]
 80028fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	2b00      	cmp	r3, #0
 8002906:	db0a      	blt.n	800291e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	b2da      	uxtb	r2, r3
 800290c:	490c      	ldr	r1, [pc, #48]	; (8002940 <__NVIC_SetPriority+0x4c>)
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	0112      	lsls	r2, r2, #4
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	440b      	add	r3, r1
 8002918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800291c:	e00a      	b.n	8002934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	b2da      	uxtb	r2, r3
 8002922:	4908      	ldr	r1, [pc, #32]	; (8002944 <__NVIC_SetPriority+0x50>)
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	3b04      	subs	r3, #4
 800292c:	0112      	lsls	r2, r2, #4
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	440b      	add	r3, r1
 8002932:	761a      	strb	r2, [r3, #24]
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	e000e100 	.word	0xe000e100
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002948:	b480      	push	{r7}
 800294a:	b089      	sub	sp, #36	; 0x24
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f1c3 0307 	rsb	r3, r3, #7
 8002962:	2b04      	cmp	r3, #4
 8002964:	bf28      	it	cs
 8002966:	2304      	movcs	r3, #4
 8002968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	3304      	adds	r3, #4
 800296e:	2b06      	cmp	r3, #6
 8002970:	d902      	bls.n	8002978 <NVIC_EncodePriority+0x30>
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3b03      	subs	r3, #3
 8002976:	e000      	b.n	800297a <NVIC_EncodePriority+0x32>
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800297c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43da      	mvns	r2, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	401a      	ands	r2, r3
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002990:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	43d9      	mvns	r1, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a0:	4313      	orrs	r3, r2
         );
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3724      	adds	r7, #36	; 0x24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029c0:	d301      	bcc.n	80029c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00f      	b.n	80029e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029c6:	4a0a      	ldr	r2, [pc, #40]	; (80029f0 <SysTick_Config+0x40>)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ce:	210f      	movs	r1, #15
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029d4:	f7ff ff8e 	bl	80028f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d8:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <SysTick_Config+0x40>)
 80029da:	2200      	movs	r2, #0
 80029dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029de:	4b04      	ldr	r3, [pc, #16]	; (80029f0 <SysTick_Config+0x40>)
 80029e0:	2207      	movs	r2, #7
 80029e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	e000e010 	.word	0xe000e010

080029f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ff29 	bl	8002854 <__NVIC_SetPriorityGrouping>
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b086      	sub	sp, #24
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	4603      	mov	r3, r0
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
 8002a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a1c:	f7ff ff3e 	bl	800289c <__NVIC_GetPriorityGrouping>
 8002a20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	68b9      	ldr	r1, [r7, #8]
 8002a26:	6978      	ldr	r0, [r7, #20]
 8002a28:	f7ff ff8e 	bl	8002948 <NVIC_EncodePriority>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a32:	4611      	mov	r1, r2
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff5d 	bl	80028f4 <__NVIC_SetPriority>
}
 8002a3a:	bf00      	nop
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	4603      	mov	r3, r0
 8002a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff ff31 	bl	80028b8 <__NVIC_EnableIRQ>
}
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7ff ffa2 	bl	80029b0 <SysTick_Config>
 8002a6c:	4603      	mov	r3, r0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b084      	sub	sp, #16
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d005      	beq.n	8002a9a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2204      	movs	r2, #4
 8002a92:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	73fb      	strb	r3, [r7, #15]
 8002a98:	e047      	b.n	8002b2a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 020e 	bic.w	r2, r2, #14
 8002aa8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0201 	bic.w	r2, r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ac4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ac8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ace:	f003 021c 	and.w	r2, r3, #28
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8002adc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ae6:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00c      	beq.n	8002b0a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002afe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002b08:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
    }
  }
  return status;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b087      	sub	sp, #28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b42:	e166      	b.n	8002e12 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2101      	movs	r1, #1
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b50:	4013      	ands	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8158 	beq.w	8002e0c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d00b      	beq.n	8002b7c <HAL_GPIO_Init+0x48>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d007      	beq.n	8002b7c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b70:	2b11      	cmp	r3, #17
 8002b72:	d003      	beq.n	8002b7c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b12      	cmp	r3, #18
 8002b7a:	d130      	bne.n	8002bde <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	2203      	movs	r2, #3
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	4013      	ands	r3, r2
 8002b92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	68da      	ldr	r2, [r3, #12]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	091b      	lsrs	r3, r3, #4
 8002bc8:	f003 0201 	and.w	r2, r3, #1
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	2203      	movs	r2, #3
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	689a      	ldr	r2, [r3, #8]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_Init+0xea>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b12      	cmp	r3, #18
 8002c1c:	d123      	bne.n	8002c66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	08da      	lsrs	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3208      	adds	r2, #8
 8002c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	220f      	movs	r2, #15
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	08da      	lsrs	r2, r3, #3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3208      	adds	r2, #8
 8002c60:	6939      	ldr	r1, [r7, #16]
 8002c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	2203      	movs	r2, #3
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 0203 	and.w	r2, r3, #3
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 80b2 	beq.w	8002e0c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca8:	4b61      	ldr	r3, [pc, #388]	; (8002e30 <HAL_GPIO_Init+0x2fc>)
 8002caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cac:	4a60      	ldr	r2, [pc, #384]	; (8002e30 <HAL_GPIO_Init+0x2fc>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6613      	str	r3, [r2, #96]	; 0x60
 8002cb4:	4b5e      	ldr	r3, [pc, #376]	; (8002e30 <HAL_GPIO_Init+0x2fc>)
 8002cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cc0:	4a5c      	ldr	r2, [pc, #368]	; (8002e34 <HAL_GPIO_Init+0x300>)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	220f      	movs	r2, #15
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cea:	d02b      	beq.n	8002d44 <HAL_GPIO_Init+0x210>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a52      	ldr	r2, [pc, #328]	; (8002e38 <HAL_GPIO_Init+0x304>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d025      	beq.n	8002d40 <HAL_GPIO_Init+0x20c>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a51      	ldr	r2, [pc, #324]	; (8002e3c <HAL_GPIO_Init+0x308>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d01f      	beq.n	8002d3c <HAL_GPIO_Init+0x208>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a50      	ldr	r2, [pc, #320]	; (8002e40 <HAL_GPIO_Init+0x30c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d019      	beq.n	8002d38 <HAL_GPIO_Init+0x204>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a4f      	ldr	r2, [pc, #316]	; (8002e44 <HAL_GPIO_Init+0x310>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d013      	beq.n	8002d34 <HAL_GPIO_Init+0x200>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a4e      	ldr	r2, [pc, #312]	; (8002e48 <HAL_GPIO_Init+0x314>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d00d      	beq.n	8002d30 <HAL_GPIO_Init+0x1fc>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a4d      	ldr	r2, [pc, #308]	; (8002e4c <HAL_GPIO_Init+0x318>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d007      	beq.n	8002d2c <HAL_GPIO_Init+0x1f8>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a4c      	ldr	r2, [pc, #304]	; (8002e50 <HAL_GPIO_Init+0x31c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d101      	bne.n	8002d28 <HAL_GPIO_Init+0x1f4>
 8002d24:	2307      	movs	r3, #7
 8002d26:	e00e      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d28:	2308      	movs	r3, #8
 8002d2a:	e00c      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d2c:	2306      	movs	r3, #6
 8002d2e:	e00a      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d30:	2305      	movs	r3, #5
 8002d32:	e008      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d34:	2304      	movs	r3, #4
 8002d36:	e006      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e004      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e002      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d40:	2301      	movs	r3, #1
 8002d42:	e000      	b.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d44:	2300      	movs	r3, #0
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	f002 0203 	and.w	r2, r2, #3
 8002d4c:	0092      	lsls	r2, r2, #2
 8002d4e:	4093      	lsls	r3, r2
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d56:	4937      	ldr	r1, [pc, #220]	; (8002e34 <HAL_GPIO_Init+0x300>)
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	089b      	lsrs	r3, r3, #2
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002d64:	4b3b      	ldr	r3, [pc, #236]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	4013      	ands	r3, r2
 8002d72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d88:	4a32      	ldr	r2, [pc, #200]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002d8e:	4b31      	ldr	r3, [pc, #196]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	43db      	mvns	r3, r3
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002db2:	4a28      	ldr	r2, [pc, #160]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002db8:	4b26      	ldr	r3, [pc, #152]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ddc:	4a1d      	ldr	r2, [pc, #116]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002de2:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	43db      	mvns	r3, r3
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4013      	ands	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e06:	4a13      	ldr	r2, [pc, #76]	; (8002e54 <HAL_GPIO_Init+0x320>)
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f47f ae91 	bne.w	8002b44 <HAL_GPIO_Init+0x10>
  }
}
 8002e22:	bf00      	nop
 8002e24:	bf00      	nop
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40010000 	.word	0x40010000
 8002e38:	48000400 	.word	0x48000400
 8002e3c:	48000800 	.word	0x48000800
 8002e40:	48000c00 	.word	0x48000c00
 8002e44:	48001000 	.word	0x48001000
 8002e48:	48001400 	.word	0x48001400
 8002e4c:	48001800 	.word	0x48001800
 8002e50:	48001c00 	.word	0x48001c00
 8002e54:	40010400 	.word	0x40010400

08002e58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691a      	ldr	r2, [r3, #16]
 8002e68:	887b      	ldrh	r3, [r7, #2]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d002      	beq.n	8002e76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e70:	2301      	movs	r3, #1
 8002e72:	73fb      	strb	r3, [r7, #15]
 8002e74:	e001      	b.n	8002e7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e76:	2300      	movs	r3, #0
 8002e78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	807b      	strh	r3, [r7, #2]
 8002e94:	4613      	mov	r3, r2
 8002e96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e98:	787b      	ldrb	r3, [r7, #1]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e9e:	887a      	ldrh	r2, [r7, #2]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ea4:	e002      	b.n	8002eac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ea6:	887a      	ldrh	r2, [r7, #2]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002eca:	887a      	ldrh	r2, [r7, #2]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	041a      	lsls	r2, r3, #16
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	43d9      	mvns	r1, r3
 8002ed6:	887b      	ldrh	r3, [r7, #2]
 8002ed8:	400b      	ands	r3, r1
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	619a      	str	r2, [r3, #24]
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ef6:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ef8:	695a      	ldr	r2, [r3, #20]
 8002efa:	88fb      	ldrh	r3, [r7, #6]
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d006      	beq.n	8002f10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f02:	4a05      	ldr	r2, [pc, #20]	; (8002f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f04:	88fb      	ldrh	r3, [r7, #6]
 8002f06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f08:	88fb      	ldrh	r3, [r7, #6]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7fd fde3 	bl	8000ad6 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f10:	bf00      	nop
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40010400 	.word	0x40010400

08002f1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f20:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f2c:	d102      	bne.n	8002f34 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002f2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f32:	e00b      	b.n	8002f4c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002f34:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f42:	d102      	bne.n	8002f4a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f48:	e000      	b.n	8002f4c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002f4a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40007000 	.word	0x40007000

08002f5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d102      	bne.n	8002f70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f000 bc16 	b.w	800379c <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f70:	4b96      	ldr	r3, [pc, #600]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 030c 	and.w	r3, r3, #12
 8002f78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f7a:	4b94      	ldr	r3, [pc, #592]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 80e4 	beq.w	800315a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d007      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x4c>
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	2b0c      	cmp	r3, #12
 8002f9c:	f040 808b 	bne.w	80030b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	f040 8087 	bne.w	80030b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fa8:	4b88      	ldr	r3, [pc, #544]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d005      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x64>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e3ed      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a1a      	ldr	r2, [r3, #32]
 8002fc4:	4b81      	ldr	r3, [pc, #516]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d004      	beq.n	8002fda <HAL_RCC_OscConfig+0x7e>
 8002fd0:	4b7e      	ldr	r3, [pc, #504]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fd8:	e005      	b.n	8002fe6 <HAL_RCC_OscConfig+0x8a>
 8002fda:	4b7c      	ldr	r3, [pc, #496]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8002fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d223      	bcs.n	8003032 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fdca 	bl	8003b88 <RCC_SetFlashLatencyFromMSIRange>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e3ce      	b.n	800379c <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ffe:	4b73      	ldr	r3, [pc, #460]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a72      	ldr	r2, [pc, #456]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003004:	f043 0308 	orr.w	r3, r3, #8
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	4b70      	ldr	r3, [pc, #448]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	496d      	ldr	r1, [pc, #436]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800301c:	4b6b      	ldr	r3, [pc, #428]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	4968      	ldr	r1, [pc, #416]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
 8003030:	e025      	b.n	800307e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003032:	4b66      	ldr	r3, [pc, #408]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a65      	ldr	r2, [pc, #404]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	4b63      	ldr	r3, [pc, #396]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4960      	ldr	r1, [pc, #384]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800304c:	4313      	orrs	r3, r2
 800304e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003050:	4b5e      	ldr	r3, [pc, #376]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	021b      	lsls	r3, r3, #8
 800305e:	495b      	ldr	r1, [pc, #364]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 fd8a 	bl	8003b88 <RCC_SetFlashLatencyFromMSIRange>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e38e      	b.n	800379c <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800307e:	f000 fcbf 	bl	8003a00 <HAL_RCC_GetSysClockFreq>
 8003082:	4602      	mov	r2, r0
 8003084:	4b51      	ldr	r3, [pc, #324]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	4950      	ldr	r1, [pc, #320]	; (80031d0 <HAL_RCC_OscConfig+0x274>)
 8003090:	5ccb      	ldrb	r3, [r1, r3]
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	4a4e      	ldr	r2, [pc, #312]	; (80031d4 <HAL_RCC_OscConfig+0x278>)
 800309c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800309e:	4b4e      	ldr	r3, [pc, #312]	; (80031d8 <HAL_RCC_OscConfig+0x27c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fb56 	bl	8002754 <HAL_InitTick>
 80030a8:	4603      	mov	r3, r0
 80030aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d052      	beq.n	8003158 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	e372      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d032      	beq.n	8003124 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030be:	4b43      	ldr	r3, [pc, #268]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a42      	ldr	r2, [pc, #264]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030ca:	f7ff fb93 	bl	80027f4 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030d2:	f7ff fb8f 	bl	80027f4 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e35b      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030e4:	4b39      	ldr	r3, [pc, #228]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030f0:	4b36      	ldr	r3, [pc, #216]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a35      	ldr	r2, [pc, #212]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80030f6:	f043 0308 	orr.w	r3, r3, #8
 80030fa:	6013      	str	r3, [r2, #0]
 80030fc:	4b33      	ldr	r3, [pc, #204]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	4930      	ldr	r1, [pc, #192]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800310e:	4b2f      	ldr	r3, [pc, #188]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	021b      	lsls	r3, r3, #8
 800311c:	492b      	ldr	r1, [pc, #172]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800311e:	4313      	orrs	r3, r2
 8003120:	604b      	str	r3, [r1, #4]
 8003122:	e01a      	b.n	800315a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003124:	4b29      	ldr	r3, [pc, #164]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a28      	ldr	r2, [pc, #160]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800312a:	f023 0301 	bic.w	r3, r3, #1
 800312e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003130:	f7ff fb60 	bl	80027f4 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003138:	f7ff fb5c 	bl	80027f4 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e328      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800314a:	4b20      	ldr	r3, [pc, #128]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1f0      	bne.n	8003138 <HAL_RCC_OscConfig+0x1dc>
 8003156:	e000      	b.n	800315a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003158:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d073      	beq.n	800324e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	2b08      	cmp	r3, #8
 800316a:	d005      	beq.n	8003178 <HAL_RCC_OscConfig+0x21c>
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	2b0c      	cmp	r3, #12
 8003170:	d10e      	bne.n	8003190 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b03      	cmp	r3, #3
 8003176:	d10b      	bne.n	8003190 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003178:	4b14      	ldr	r3, [pc, #80]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d063      	beq.n	800324c <HAL_RCC_OscConfig+0x2f0>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d15f      	bne.n	800324c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e305      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003198:	d106      	bne.n	80031a8 <HAL_RCC_OscConfig+0x24c>
 800319a:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a0b      	ldr	r2, [pc, #44]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80031a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	e025      	b.n	80031f4 <HAL_RCC_OscConfig+0x298>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031b0:	d114      	bne.n	80031dc <HAL_RCC_OscConfig+0x280>
 80031b2:	4b06      	ldr	r3, [pc, #24]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a05      	ldr	r2, [pc, #20]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80031b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	4b03      	ldr	r3, [pc, #12]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a02      	ldr	r2, [pc, #8]	; (80031cc <HAL_RCC_OscConfig+0x270>)
 80031c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	e013      	b.n	80031f4 <HAL_RCC_OscConfig+0x298>
 80031cc:	40021000 	.word	0x40021000
 80031d0:	080082b4 	.word	0x080082b4
 80031d4:	20000000 	.word	0x20000000
 80031d8:	20000014 	.word	0x20000014
 80031dc:	4ba0      	ldr	r3, [pc, #640]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a9f      	ldr	r2, [pc, #636]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80031e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b9d      	ldr	r3, [pc, #628]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a9c      	ldr	r2, [pc, #624]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80031ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d013      	beq.n	8003224 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fc:	f7ff fafa 	bl	80027f4 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003204:	f7ff faf6 	bl	80027f4 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b64      	cmp	r3, #100	; 0x64
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e2c2      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003216:	4b92      	ldr	r3, [pc, #584]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0x2a8>
 8003222:	e014      	b.n	800324e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003224:	f7ff fae6 	bl	80027f4 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800322c:	f7ff fae2 	bl	80027f4 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	; 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e2ae      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800323e:	4b88      	ldr	r3, [pc, #544]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0x2d0>
 800324a:	e000      	b.n	800324e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d060      	beq.n	800331c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b04      	cmp	r3, #4
 800325e:	d005      	beq.n	800326c <HAL_RCC_OscConfig+0x310>
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2b0c      	cmp	r3, #12
 8003264:	d119      	bne.n	800329a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b02      	cmp	r3, #2
 800326a:	d116      	bne.n	800329a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800326c:	4b7c      	ldr	r3, [pc, #496]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003274:	2b00      	cmp	r3, #0
 8003276:	d005      	beq.n	8003284 <HAL_RCC_OscConfig+0x328>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e28b      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003284:	4b76      	ldr	r3, [pc, #472]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	061b      	lsls	r3, r3, #24
 8003292:	4973      	ldr	r1, [pc, #460]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003294:	4313      	orrs	r3, r2
 8003296:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003298:	e040      	b.n	800331c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d023      	beq.n	80032ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032a2:	4b6f      	ldr	r3, [pc, #444]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a6e      	ldr	r2, [pc, #440]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7ff faa1 	bl	80027f4 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032b6:	f7ff fa9d 	bl	80027f4 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e269      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032c8:	4b65      	ldr	r3, [pc, #404]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d4:	4b62      	ldr	r3, [pc, #392]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	061b      	lsls	r3, r3, #24
 80032e2:	495f      	ldr	r1, [pc, #380]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	604b      	str	r3, [r1, #4]
 80032e8:	e018      	b.n	800331c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ea:	4b5d      	ldr	r3, [pc, #372]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a5c      	ldr	r2, [pc, #368]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80032f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f6:	f7ff fa7d 	bl	80027f4 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032fc:	e008      	b.n	8003310 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032fe:	f7ff fa79 	bl	80027f4 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e245      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003310:	4b53      	ldr	r3, [pc, #332]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1f0      	bne.n	80032fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	2b00      	cmp	r3, #0
 8003326:	d03c      	beq.n	80033a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01c      	beq.n	800336a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003330:	4b4b      	ldr	r3, [pc, #300]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003332:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003336:	4a4a      	ldr	r2, [pc, #296]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7ff fa58 	bl	80027f4 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7ff fa54 	bl	80027f4 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e220      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800335a:	4b41      	ldr	r3, [pc, #260]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 800335c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0ef      	beq.n	8003348 <HAL_RCC_OscConfig+0x3ec>
 8003368:	e01b      	b.n	80033a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800336a:	4b3d      	ldr	r3, [pc, #244]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 800336c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003370:	4a3b      	ldr	r2, [pc, #236]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003372:	f023 0301 	bic.w	r3, r3, #1
 8003376:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337a:	f7ff fa3b 	bl	80027f4 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003382:	f7ff fa37 	bl	80027f4 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e203      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003394:	4b32      	ldr	r3, [pc, #200]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003396:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1ef      	bne.n	8003382 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0304 	and.w	r3, r3, #4
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 80a6 	beq.w	80034fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033b0:	2300      	movs	r3, #0
 80033b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033b4:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80033b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10d      	bne.n	80033dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c0:	4b27      	ldr	r3, [pc, #156]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	4a26      	ldr	r2, [pc, #152]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ca:	6593      	str	r3, [r2, #88]	; 0x58
 80033cc:	4b24      	ldr	r3, [pc, #144]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 80033ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d8:	2301      	movs	r3, #1
 80033da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033dc:	4b21      	ldr	r3, [pc, #132]	; (8003464 <HAL_RCC_OscConfig+0x508>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d118      	bne.n	800341a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e8:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <HAL_RCC_OscConfig+0x508>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1d      	ldr	r2, [pc, #116]	; (8003464 <HAL_RCC_OscConfig+0x508>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f4:	f7ff f9fe 	bl	80027f4 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fc:	f7ff f9fa 	bl	80027f4 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e1c6      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800340e:	4b15      	ldr	r3, [pc, #84]	; (8003464 <HAL_RCC_OscConfig+0x508>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d108      	bne.n	8003434 <HAL_RCC_OscConfig+0x4d8>
 8003422:	4b0f      	ldr	r3, [pc, #60]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003428:	4a0d      	ldr	r2, [pc, #52]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003432:	e029      	b.n	8003488 <HAL_RCC_OscConfig+0x52c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b05      	cmp	r3, #5
 800343a:	d115      	bne.n	8003468 <HAL_RCC_OscConfig+0x50c>
 800343c:	4b08      	ldr	r3, [pc, #32]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003442:	4a07      	ldr	r2, [pc, #28]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003444:	f043 0304 	orr.w	r3, r3, #4
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800344c:	4b04      	ldr	r3, [pc, #16]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 800344e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003452:	4a03      	ldr	r2, [pc, #12]	; (8003460 <HAL_RCC_OscConfig+0x504>)
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800345c:	e014      	b.n	8003488 <HAL_RCC_OscConfig+0x52c>
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
 8003464:	40007000 	.word	0x40007000
 8003468:	4b9d      	ldr	r3, [pc, #628]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800346a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346e:	4a9c      	ldr	r2, [pc, #624]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003470:	f023 0301 	bic.w	r3, r3, #1
 8003474:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003478:	4b99      	ldr	r3, [pc, #612]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800347a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800347e:	4a98      	ldr	r2, [pc, #608]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003480:	f023 0304 	bic.w	r3, r3, #4
 8003484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d016      	beq.n	80034be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003490:	f7ff f9b0 	bl	80027f4 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003496:	e00a      	b.n	80034ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003498:	f7ff f9ac 	bl	80027f4 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e176      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ae:	4b8c      	ldr	r3, [pc, #560]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ed      	beq.n	8003498 <HAL_RCC_OscConfig+0x53c>
 80034bc:	e015      	b.n	80034ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034be:	f7ff f999 	bl	80027f4 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034c4:	e00a      	b.n	80034dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7ff f995 	bl	80027f4 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e15f      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034dc:	4b80      	ldr	r3, [pc, #512]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1ed      	bne.n	80034c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ea:	7ffb      	ldrb	r3, [r7, #31]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d105      	bne.n	80034fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f0:	4b7b      	ldr	r3, [pc, #492]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f4:	4a7a      	ldr	r2, [pc, #488]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034fa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	2b00      	cmp	r3, #0
 8003506:	d03c      	beq.n	8003582 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	2b00      	cmp	r3, #0
 800350e:	d01c      	beq.n	800354a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003510:	4b73      	ldr	r3, [pc, #460]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003512:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003516:	4a72      	ldr	r2, [pc, #456]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003518:	f043 0301 	orr.w	r3, r3, #1
 800351c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003520:	f7ff f968 	bl	80027f4 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003528:	f7ff f964 	bl	80027f4 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e130      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800353a:	4b69      	ldr	r3, [pc, #420]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800353c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0ef      	beq.n	8003528 <HAL_RCC_OscConfig+0x5cc>
 8003548:	e01b      	b.n	8003582 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800354a:	4b65      	ldr	r3, [pc, #404]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800354c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003550:	4a63      	ldr	r2, [pc, #396]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003552:	f023 0301 	bic.w	r3, r3, #1
 8003556:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800355a:	f7ff f94b 	bl	80027f4 <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003560:	e008      	b.n	8003574 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003562:	f7ff f947 	bl	80027f4 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e113      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003574:	4b5a      	ldr	r3, [pc, #360]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003576:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1ef      	bne.n	8003562 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 8107 	beq.w	800379a <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	2b02      	cmp	r3, #2
 8003592:	f040 80cf 	bne.w	8003734 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003596:	4b52      	ldr	r3, [pc, #328]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f003 0203 	and.w	r2, r3, #3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d12c      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b4:	3b01      	subs	r3, #1
 80035b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d123      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d11b      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035d8:	429a      	cmp	r2, r3
 80035da:	d113      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e6:	085b      	lsrs	r3, r3, #1
 80035e8:	3b01      	subs	r3, #1
 80035ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d109      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	085b      	lsrs	r3, r3, #1
 80035fc:	3b01      	subs	r3, #1
 80035fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003600:	429a      	cmp	r2, r3
 8003602:	d071      	beq.n	80036e8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	2b0c      	cmp	r3, #12
 8003608:	d068      	beq.n	80036dc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800360a:	4b35      	ldr	r3, [pc, #212]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003616:	4b32      	ldr	r3, [pc, #200]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e0ba      	b.n	800379c <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003626:	4b2e      	ldr	r3, [pc, #184]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a2d      	ldr	r2, [pc, #180]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800362c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003630:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003632:	f7ff f8df 	bl	80027f4 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363a:	f7ff f8db 	bl	80027f4 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e0a7      	b.n	800379c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800364c:	4b24      	ldr	r3, [pc, #144]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f0      	bne.n	800363a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003658:	4b21      	ldr	r3, [pc, #132]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800365a:	68da      	ldr	r2, [r3, #12]
 800365c:	4b21      	ldr	r3, [pc, #132]	; (80036e4 <HAL_RCC_OscConfig+0x788>)
 800365e:	4013      	ands	r3, r2
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003668:	3a01      	subs	r2, #1
 800366a:	0112      	lsls	r2, r2, #4
 800366c:	4311      	orrs	r1, r2
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003672:	0212      	lsls	r2, r2, #8
 8003674:	4311      	orrs	r1, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800367a:	0852      	lsrs	r2, r2, #1
 800367c:	3a01      	subs	r2, #1
 800367e:	0552      	lsls	r2, r2, #21
 8003680:	4311      	orrs	r1, r2
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003686:	0852      	lsrs	r2, r2, #1
 8003688:	3a01      	subs	r2, #1
 800368a:	0652      	lsls	r2, r2, #25
 800368c:	4311      	orrs	r1, r2
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003692:	06d2      	lsls	r2, r2, #27
 8003694:	430a      	orrs	r2, r1
 8003696:	4912      	ldr	r1, [pc, #72]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003698:	4313      	orrs	r3, r2
 800369a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800369c:	4b10      	ldr	r3, [pc, #64]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0f      	ldr	r2, [pc, #60]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036a8:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	4a0c      	ldr	r2, [pc, #48]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036b4:	f7ff f89e 	bl	80027f4 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036bc:	f7ff f89a 	bl	80027f4 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e066      	b.n	800379c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ce:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036da:	e05e      	b.n	800379a <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e05d      	b.n	800379c <HAL_RCC_OscConfig+0x840>
 80036e0:	40021000 	.word	0x40021000
 80036e4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036e8:	4b2e      	ldr	r3, [pc, #184]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d152      	bne.n	800379a <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036f4:	4b2b      	ldr	r3, [pc, #172]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a2a      	ldr	r2, [pc, #168]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 80036fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003700:	4b28      	ldr	r3, [pc, #160]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4a27      	ldr	r2, [pc, #156]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003706:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800370a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800370c:	f7ff f872 	bl	80027f4 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003714:	f7ff f86e 	bl	80027f4 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e03a      	b.n	800379c <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003726:	4b1f      	ldr	r3, [pc, #124]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x7b8>
 8003732:	e032      	b.n	800379a <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b0c      	cmp	r3, #12
 8003738:	d02d      	beq.n	8003796 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b1a      	ldr	r3, [pc, #104]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a19      	ldr	r2, [pc, #100]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003740:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003744:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003746:	4b17      	ldr	r3, [pc, #92]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d105      	bne.n	800375e <HAL_RCC_OscConfig+0x802>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003752:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	4a13      	ldr	r2, [pc, #76]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003758:	f023 0303 	bic.w	r3, r3, #3
 800375c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800375e:	4b11      	ldr	r3, [pc, #68]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	4a10      	ldr	r2, [pc, #64]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 8003764:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003768:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800376c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376e:	f7ff f841 	bl	80027f4 <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003776:	f7ff f83d 	bl	80027f4 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e009      	b.n	800379c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003788:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <HAL_RCC_OscConfig+0x848>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1f0      	bne.n	8003776 <HAL_RCC_OscConfig+0x81a>
 8003794:	e001      	b.n	800379a <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e000      	b.n	800379c <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3720      	adds	r7, #32
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40021000 	.word	0x40021000

080037a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e10f      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037c0:	4b89      	ldr	r3, [pc, #548]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d910      	bls.n	80037f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b86      	ldr	r3, [pc, #536]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f023 020f 	bic.w	r2, r3, #15
 80037d6:	4984      	ldr	r1, [pc, #528]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	4313      	orrs	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	4b82      	ldr	r3, [pc, #520]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d001      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e0f7      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8089 	beq.w	8003910 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d133      	bne.n	800386e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003806:	4b79      	ldr	r3, [pc, #484]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e0e4      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003816:	f000 fa11 	bl	8003c3c <RCC_GetSysClockFreqFromPLLSource>
 800381a:	4603      	mov	r3, r0
 800381c:	4a74      	ldr	r2, [pc, #464]	; (80039f0 <HAL_RCC_ClockConfig+0x248>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d955      	bls.n	80038ce <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003822:	4b72      	ldr	r3, [pc, #456]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10a      	bne.n	8003844 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800382e:	4b6f      	ldr	r3, [pc, #444]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003836:	4a6d      	ldr	r2, [pc, #436]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800383c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800383e:	2380      	movs	r3, #128	; 0x80
 8003840:	617b      	str	r3, [r7, #20]
 8003842:	e044      	b.n	80038ce <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d03e      	beq.n	80038ce <HAL_RCC_ClockConfig+0x126>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d13a      	bne.n	80038ce <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003858:	4b64      	ldr	r3, [pc, #400]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003860:	4a62      	ldr	r2, [pc, #392]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003866:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003868:	2380      	movs	r3, #128	; 0x80
 800386a:	617b      	str	r3, [r7, #20]
 800386c:	e02f      	b.n	80038ce <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b02      	cmp	r3, #2
 8003874:	d107      	bne.n	8003886 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003876:	4b5d      	ldr	r3, [pc, #372]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d115      	bne.n	80038ae <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e0ac      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d107      	bne.n	800389e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800388e:	4b57      	ldr	r3, [pc, #348]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d109      	bne.n	80038ae <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0a0      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800389e:	4b53      	ldr	r3, [pc, #332]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e098      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80038ae:	f000 f8a7 	bl	8003a00 <HAL_RCC_GetSysClockFreq>
 80038b2:	4603      	mov	r3, r0
 80038b4:	4a4e      	ldr	r2, [pc, #312]	; (80039f0 <HAL_RCC_ClockConfig+0x248>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d909      	bls.n	80038ce <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038ba:	4b4c      	ldr	r3, [pc, #304]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038c2:	4a4a      	ldr	r2, [pc, #296]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80038c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80038ca:	2380      	movs	r3, #128	; 0x80
 80038cc:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038ce:	4b47      	ldr	r3, [pc, #284]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f023 0203 	bic.w	r2, r3, #3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4944      	ldr	r1, [pc, #272]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038e0:	f7fe ff88 	bl	80027f4 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e8:	f7fe ff84 	bl	80027f4 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e070      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fe:	4b3b      	ldr	r3, [pc, #236]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 020c 	and.w	r2, r3, #12
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	429a      	cmp	r2, r3
 800390e:	d1eb      	bne.n	80038e8 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d009      	beq.n	8003930 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800391c:	4b33      	ldr	r3, [pc, #204]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	4930      	ldr	r1, [pc, #192]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 800392a:	4313      	orrs	r3, r2
 800392c:	608b      	str	r3, [r1, #8]
 800392e:	e008      	b.n	8003942 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	2b80      	cmp	r3, #128	; 0x80
 8003934:	d105      	bne.n	8003942 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003936:	4b2d      	ldr	r3, [pc, #180]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	4a2c      	ldr	r2, [pc, #176]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 800393c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003940:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003942:	4b29      	ldr	r3, [pc, #164]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	429a      	cmp	r2, r3
 800394e:	d210      	bcs.n	8003972 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003950:	4b25      	ldr	r3, [pc, #148]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f023 020f 	bic.w	r2, r3, #15
 8003958:	4923      	ldr	r1, [pc, #140]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	4313      	orrs	r3, r2
 800395e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003960:	4b21      	ldr	r3, [pc, #132]	; (80039e8 <HAL_RCC_ClockConfig+0x240>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 030f 	and.w	r3, r3, #15
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d001      	beq.n	8003972 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e036      	b.n	80039e0 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0304 	and.w	r3, r3, #4
 800397a:	2b00      	cmp	r3, #0
 800397c:	d008      	beq.n	8003990 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800397e:	4b1b      	ldr	r3, [pc, #108]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	4918      	ldr	r1, [pc, #96]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 800398c:	4313      	orrs	r3, r2
 800398e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d009      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800399c:	4b13      	ldr	r3, [pc, #76]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	4910      	ldr	r1, [pc, #64]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039b0:	f000 f826 	bl	8003a00 <HAL_RCC_GetSysClockFreq>
 80039b4:	4602      	mov	r2, r0
 80039b6:	4b0d      	ldr	r3, [pc, #52]	; (80039ec <HAL_RCC_ClockConfig+0x244>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	f003 030f 	and.w	r3, r3, #15
 80039c0:	490c      	ldr	r1, [pc, #48]	; (80039f4 <HAL_RCC_ClockConfig+0x24c>)
 80039c2:	5ccb      	ldrb	r3, [r1, r3]
 80039c4:	f003 031f 	and.w	r3, r3, #31
 80039c8:	fa22 f303 	lsr.w	r3, r2, r3
 80039cc:	4a0a      	ldr	r2, [pc, #40]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 80039ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039d0:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fe febd 	bl	8002754 <HAL_InitTick>
 80039da:	4603      	mov	r3, r0
 80039dc:	73fb      	strb	r3, [r7, #15]

  return status;
 80039de:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3718      	adds	r7, #24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40022000 	.word	0x40022000
 80039ec:	40021000 	.word	0x40021000
 80039f0:	04c4b400 	.word	0x04c4b400
 80039f4:	080082b4 	.word	0x080082b4
 80039f8:	20000000 	.word	0x20000000
 80039fc:	20000014 	.word	0x20000014

08003a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b089      	sub	sp, #36	; 0x24
 8003a04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a0e:	4b3e      	ldr	r3, [pc, #248]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 030c 	and.w	r3, r3, #12
 8003a16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a18:	4b3b      	ldr	r3, [pc, #236]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f003 0303 	and.w	r3, r3, #3
 8003a20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_RCC_GetSysClockFreq+0x34>
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	2b0c      	cmp	r3, #12
 8003a2c:	d121      	bne.n	8003a72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d11e      	bne.n	8003a72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a34:	4b34      	ldr	r3, [pc, #208]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d107      	bne.n	8003a50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a40:	4b31      	ldr	r3, [pc, #196]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	f003 030f 	and.w	r3, r3, #15
 8003a4c:	61fb      	str	r3, [r7, #28]
 8003a4e:	e005      	b.n	8003a5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a50:	4b2d      	ldr	r3, [pc, #180]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a5c:	4a2b      	ldr	r2, [pc, #172]	; (8003b0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a70:	e00a      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d102      	bne.n	8003a7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a78:	4b25      	ldr	r3, [pc, #148]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a7a:	61bb      	str	r3, [r7, #24]
 8003a7c:	e004      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d101      	bne.n	8003a88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a84:	4b23      	ldr	r3, [pc, #140]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	2b0c      	cmp	r3, #12
 8003a8c:	d134      	bne.n	8003af8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a8e:	4b1e      	ldr	r3, [pc, #120]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f003 0303 	and.w	r3, r3, #3
 8003a96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d003      	beq.n	8003aa6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d003      	beq.n	8003aac <HAL_RCC_GetSysClockFreq+0xac>
 8003aa4:	e005      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003aa6:	4b1a      	ldr	r3, [pc, #104]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x110>)
 8003aa8:	617b      	str	r3, [r7, #20]
      break;
 8003aaa:	e005      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003aac:	4b19      	ldr	r3, [pc, #100]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x114>)
 8003aae:	617b      	str	r3, [r7, #20]
      break;
 8003ab0:	e002      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	617b      	str	r3, [r7, #20]
      break;
 8003ab6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ab8:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ac6:	4b10      	ldr	r3, [pc, #64]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	0a1b      	lsrs	r3, r3, #8
 8003acc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	fb03 f202 	mul.w	r2, r3, r2
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003adc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ade:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	0e5b      	lsrs	r3, r3, #25
 8003ae4:	f003 0303 	and.w	r3, r3, #3
 8003ae8:	3301      	adds	r3, #1
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003af8:	69bb      	ldr	r3, [r7, #24]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3724      	adds	r7, #36	; 0x24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	080082cc 	.word	0x080082cc
 8003b10:	00f42400 	.word	0x00f42400
 8003b14:	007a1200 	.word	0x007a1200

08003b18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b1c:	4b03      	ldr	r3, [pc, #12]	; (8003b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	20000000 	.word	0x20000000

08003b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b34:	f7ff fff0 	bl	8003b18 <HAL_RCC_GetHCLKFreq>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	4b06      	ldr	r3, [pc, #24]	; (8003b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	0a1b      	lsrs	r3, r3, #8
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	4904      	ldr	r1, [pc, #16]	; (8003b58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b46:	5ccb      	ldrb	r3, [r1, r3]
 8003b48:	f003 031f 	and.w	r3, r3, #31
 8003b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	40021000 	.word	0x40021000
 8003b58:	080082c4 	.word	0x080082c4

08003b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b60:	f7ff ffda 	bl	8003b18 <HAL_RCC_GetHCLKFreq>
 8003b64:	4602      	mov	r2, r0
 8003b66:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	0adb      	lsrs	r3, r3, #11
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	4904      	ldr	r1, [pc, #16]	; (8003b84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b72:	5ccb      	ldrb	r3, [r1, r3]
 8003b74:	f003 031f 	and.w	r3, r3, #31
 8003b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000
 8003b84:	080082c4 	.word	0x080082c4

08003b88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b90:	2300      	movs	r3, #0
 8003b92:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b94:	4b27      	ldr	r3, [pc, #156]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ba0:	f7ff f9bc 	bl	8002f1c <HAL_PWREx_GetVoltageRange>
 8003ba4:	6178      	str	r0, [r7, #20]
 8003ba6:	e014      	b.n	8003bd2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ba8:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bac:	4a21      	ldr	r2, [pc, #132]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	6593      	str	r3, [r2, #88]	; 0x58
 8003bb4:	4b1f      	ldr	r3, [pc, #124]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bc0:	f7ff f9ac 	bl	8002f1c <HAL_PWREx_GetVoltageRange>
 8003bc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bc6:	4b1b      	ldr	r3, [pc, #108]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bca:	4a1a      	ldr	r2, [pc, #104]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bd8:	d10b      	bne.n	8003bf2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b80      	cmp	r3, #128	; 0x80
 8003bde:	d913      	bls.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2ba0      	cmp	r3, #160	; 0xa0
 8003be4:	d902      	bls.n	8003bec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003be6:	2302      	movs	r3, #2
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	e00d      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bec:	2301      	movs	r3, #1
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	e00a      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2b7f      	cmp	r3, #127	; 0x7f
 8003bf6:	d902      	bls.n	8003bfe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	e004      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b70      	cmp	r3, #112	; 0x70
 8003c02:	d101      	bne.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c04:	2301      	movs	r3, #1
 8003c06:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c08:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f023 020f 	bic.w	r2, r3, #15
 8003c10:	4909      	ldr	r1, [pc, #36]	; (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c18:	4b07      	ldr	r3, [pc, #28]	; (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 030f 	and.w	r3, r3, #15
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d001      	beq.n	8003c2a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e000      	b.n	8003c2c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3718      	adds	r7, #24
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40021000 	.word	0x40021000
 8003c38:	40022000 	.word	0x40022000

08003c3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003c46:	4b2d      	ldr	r3, [pc, #180]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d118      	bne.n	8003c84 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c52:	4b2a      	ldr	r3, [pc, #168]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0308 	and.w	r3, r3, #8
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d107      	bne.n	8003c6e <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c5e:	4b27      	ldr	r3, [pc, #156]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c64:	0a1b      	lsrs	r3, r3, #8
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	e005      	b.n	8003c7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c6e:	4b23      	ldr	r3, [pc, #140]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	091b      	lsrs	r3, r3, #4
 8003c74:	f003 030f 	and.w	r3, r3, #15
 8003c78:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c7a:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c82:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c84:	4b1d      	ldr	r3, [pc, #116]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f003 0303 	and.w	r3, r3, #3
 8003c8c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d003      	beq.n	8003c9c <RCC_GetSysClockFreqFromPLLSource+0x60>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b03      	cmp	r3, #3
 8003c98:	d003      	beq.n	8003ca2 <RCC_GetSysClockFreqFromPLLSource+0x66>
 8003c9a:	e005      	b.n	8003ca8 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c9c:	4b19      	ldr	r3, [pc, #100]	; (8003d04 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003c9e:	613b      	str	r3, [r7, #16]
    break;
 8003ca0:	e005      	b.n	8003cae <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003ca2:	4b19      	ldr	r3, [pc, #100]	; (8003d08 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003ca4:	613b      	str	r3, [r7, #16]
    break;
 8003ca6:	e002      	b.n	8003cae <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	613b      	str	r3, [r7, #16]
    break;
 8003cac:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cae:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	091b      	lsrs	r3, r3, #4
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	3301      	adds	r3, #1
 8003cba:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	0a1b      	lsrs	r3, r3, #8
 8003cc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	fb03 f202 	mul.w	r2, r3, r2
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd4:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	0e5b      	lsrs	r3, r3, #25
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	3301      	adds	r3, #1
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cec:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003cee:	683b      	ldr	r3, [r7, #0]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	080082cc 	.word	0x080082cc
 8003d04:	00f42400 	.word	0x00f42400
 8003d08:	007a1200 	.word	0x007a1200

08003d0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e0be      	b.n	8003e9c <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d108      	bne.n	8003d38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d2e:	d009      	beq.n	8003d44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	61da      	str	r2, [r3, #28]
 8003d36:	e005      	b.n	8003d44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d106      	bne.n	8003d5e <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 f8cb 	bl	8003ef4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2202      	movs	r2, #2
 8003d62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d74:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d7e:	d902      	bls.n	8003d86 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d80:	2300      	movs	r3, #0
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	e002      	b.n	8003d8c <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d8a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003d94:	d007      	beq.n	8003da6 <HAL_SPI_Init+0x9a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d9e:	d002      	beq.n	8003da6 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dde:	431a      	orrs	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de8:	ea42 0103 	orr.w	r1, r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e04:	d11b      	bne.n	8003e3e <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10b      	bne.n	8003e26 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e16:	d903      	bls.n	8003e20 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	631a      	str	r2, [r3, #48]	; 0x30
 8003e1e:	e002      	b.n	8003e26 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d107      	bne.n	8003e3e <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e3c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	0c1b      	lsrs	r3, r3, #16
 8003e44:	f003 0204 	and.w	r2, r3, #4
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4c:	f003 0310 	and.w	r3, r3, #16
 8003e50:	431a      	orrs	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003e64:	ea42 0103 	orr.w	r1, r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e7e:	d105      	bne.n	8003e8c <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	b292      	uxth	r2, r2
 8003e8a:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e01a      	b.n	8003eec <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2202      	movs	r2, #2
 8003eba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ecc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f81a 	bl	8003f08 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08a      	sub	sp, #40	; 0x28
 8003f20:	af02      	add	r7, sp, #8
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	603b      	str	r3, [r7, #0]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f30:	2300      	movs	r3, #0
 8003f32:	77fb      	strb	r3, [r7, #31]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f3c:	d112      	bne.n	8003f64 <HAL_SPI_Receive+0x48>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10e      	bne.n	8003f64 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2204      	movs	r2, #4
 8003f4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003f4e:	88fa      	ldrh	r2, [r7, #6]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	4613      	mov	r3, r2
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	68b9      	ldr	r1, [r7, #8]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f9bb 	bl	80042d6 <HAL_SPI_TransmitReceive>
 8003f60:	4603      	mov	r3, r0
 8003f62:	e1b4      	b.n	80042ce <HAL_SPI_Receive+0x3b2>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d101      	bne.n	8003f72 <HAL_SPI_Receive+0x56>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e1ad      	b.n	80042ce <HAL_SPI_Receive+0x3b2>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f7a:	f7fe fc3b 	bl	80027f4 <HAL_GetTick>
 8003f7e:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d002      	beq.n	8003f92 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f90:	e194      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <HAL_SPI_Receive+0x82>
 8003f98:	88fb      	ldrh	r3, [r7, #6]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d102      	bne.n	8003fa4 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fa2:	e18b      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2204      	movs	r2, #4
 8003fa8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	88fa      	ldrh	r2, [r7, #6]
 8003fbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	88fa      	ldrh	r2, [r7, #6]
 8003fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fee:	d118      	bne.n	8004022 <HAL_SPI_Receive+0x106>
  {
    SPI_RESET_CRC(hspi);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800400e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004016:	b29b      	uxth	r3, r3
 8004018:	3b01      	subs	r3, #1
 800401a:	b29a      	uxth	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800402a:	d908      	bls.n	800403e <HAL_SPI_Receive+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800403a:	605a      	str	r2, [r3, #4]
 800403c:	e007      	b.n	800404e <HAL_SPI_Receive+0x132>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800404c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004056:	d10f      	bne.n	8004078 <HAL_SPI_Receive+0x15c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004066:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004076:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004082:	2b40      	cmp	r3, #64	; 0x40
 8004084:	d007      	beq.n	8004096 <HAL_SPI_Receive+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004094:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800409e:	d867      	bhi.n	8004170 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80040a0:	e030      	b.n	8004104 <HAL_SPI_Receive+0x1e8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d117      	bne.n	80040e0 <HAL_SPI_Receive+0x1c4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f103 020c 	add.w	r2, r3, #12
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	7812      	ldrb	r2, [r2, #0]
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	3b01      	subs	r3, #1
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80040de:	e011      	b.n	8004104 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040e0:	f7fe fb88 	bl	80027f4 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d803      	bhi.n	80040f8 <HAL_SPI_Receive+0x1dc>
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040f6:	d102      	bne.n	80040fe <HAL_SPI_Receive+0x1e2>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d102      	bne.n	8004104 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004102:	e0db      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
    while (hspi->RxXferCount > 0U)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1c8      	bne.n	80040a2 <HAL_SPI_Receive+0x186>
 8004110:	e034      	b.n	800417c <HAL_SPI_Receive+0x260>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b01      	cmp	r3, #1
 800411e:	d115      	bne.n	800414c <HAL_SPI_Receive+0x230>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	b292      	uxth	r2, r2
 800412c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	1c9a      	adds	r2, r3, #2
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800413e:	b29b      	uxth	r3, r3
 8004140:	3b01      	subs	r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800414a:	e011      	b.n	8004170 <HAL_SPI_Receive+0x254>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800414c:	f7fe fb52 	bl	80027f4 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	429a      	cmp	r2, r3
 800415a:	d803      	bhi.n	8004164 <HAL_SPI_Receive+0x248>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004162:	d102      	bne.n	800416a <HAL_SPI_Receive+0x24e>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d102      	bne.n	8004170 <HAL_SPI_Receive+0x254>
        {
          errorcode = HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800416e:	e0a5      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
    while (hspi->RxXferCount > 0U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004176:	b29b      	uxth	r3, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1ca      	bne.n	8004112 <HAL_SPI_Receive+0x1f6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004180:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004184:	d175      	bne.n	8004272 <HAL_SPI_Receive+0x356>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004194:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2201      	movs	r2, #1
 800419e:	2101      	movs	r1, #1
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f001 f9af 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_SPI_Receive+0x296>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	77fb      	strb	r3, [r7, #31]
      goto error;
 80041b0:	e084      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041ba:	d907      	bls.n	80041cc <HAL_SPI_Receive+0x2b0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	b292      	uxth	r2, r2
 80041c8:	801a      	strh	r2, [r3, #0]
 80041ca:	e008      	b.n	80041de <HAL_SPI_Receive+0x2c2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f103 020c 	add.w	r2, r3, #12
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	7812      	ldrb	r2, [r2, #0]
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2201      	movs	r2, #1
 80041e6:	2101      	movs	r1, #1
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f001 f98b 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d008      	beq.n	8004206 <HAL_SPI_Receive+0x2ea>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f8:	f043 0202 	orr.w	r2, r3, #2
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	77fb      	strb	r3, [r7, #31]
      goto error;
 8004204:	e05a      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800420e:	d105      	bne.n	800421c <HAL_SPI_Receive+0x300>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	e02a      	b.n	8004272 <HAL_SPI_Receive+0x356>
    }
    else
    {
      /* Read 8bit CRC */
      tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	330c      	adds	r3, #12
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8004228:	697b      	ldr	r3, [r7, #20]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004232:	d11e      	bne.n	8004272 <HAL_SPI_Receive+0x356>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	2b02      	cmp	r3, #2
 800423a:	d11a      	bne.n	8004272 <HAL_SPI_Receive+0x356>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	2201      	movs	r2, #1
 8004244:	2101      	movs	r1, #1
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f001 f95c 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d008      	beq.n	8004264 <HAL_SPI_Receive+0x348>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004256:	f043 0202 	orr.w	r2, r3, #2
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004262:	e02b      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	b2db      	uxtb	r3, r3
 800426e:	617b      	str	r3, [r7, #20]
        /* To avoid GCC warning */
        UNUSED(tmpreg);
 8004270:	697b      	ldr	r3, [r7, #20]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	6839      	ldr	r1, [r7, #0]
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f001 fa5e 	bl	8005738 <SPI_EndRxTransaction>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <HAL_SPI_Receive+0x36c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	661a      	str	r2, [r3, #96]	; 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 0310 	and.w	r3, r3, #16
 8004292:	2b10      	cmp	r3, #16
 8004294:	d10a      	bne.n	80042ac <HAL_SPI_Receive+0x390>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800429a:	f043 0202 	orr.w	r2, r3, #2
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80042aa:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d002      	beq.n	80042ba <HAL_SPI_Receive+0x39e>
  {
    errorcode = HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	77fb      	strb	r3, [r7, #31]
 80042b8:	e000      	b.n	80042bc <HAL_SPI_Receive+0x3a0>
  }

error :
 80042ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80042cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3720      	adds	r7, #32
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	b090      	sub	sp, #64	; 0x40
 80042da:	af02      	add	r7, sp, #8
 80042dc:	60f8      	str	r0, [r7, #12]
 80042de:	60b9      	str	r1, [r7, #8]
 80042e0:	607a      	str	r2, [r7, #4]
 80042e2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80042e8:	2301      	movs	r3, #1
 80042ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d101      	bne.n	8004300 <HAL_SPI_TransmitReceive+0x2a>
 80042fc:	2302      	movs	r3, #2
 80042fe:	e2c8      	b.n	8004892 <HAL_SPI_TransmitReceive+0x5bc>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004308:	f7fe fa74 	bl	80027f4 <HAL_GetTick>
 800430c:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004314:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  tmp_mode            = hspi->Init.Mode;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
  initial_TxXferCount = Size;
 800431e:	887b      	ldrh	r3, [r7, #2]
 8004320:	847b      	strh	r3, [r7, #34]	; 0x22
  initial_RxXferCount = Size;
 8004322:	887b      	ldrh	r3, [r7, #2]
 8004324:	843b      	strh	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	61fb      	str	r3, [r7, #28]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	61bb      	str	r3, [r7, #24]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004336:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800433a:	2b01      	cmp	r3, #1
 800433c:	d00f      	beq.n	800435e <HAL_SPI_TransmitReceive+0x88>
 800433e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004340:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004344:	d107      	bne.n	8004356 <HAL_SPI_TransmitReceive+0x80>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d103      	bne.n	8004356 <HAL_SPI_TransmitReceive+0x80>
 800434e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004352:	2b04      	cmp	r3, #4
 8004354:	d003      	beq.n	800435e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_BUSY;
 8004356:	2302      	movs	r3, #2
 8004358:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    goto error;
 800435c:	e28f      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <HAL_SPI_TransmitReceive+0x9a>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <HAL_SPI_TransmitReceive+0x9a>
 800436a:	887b      	ldrh	r3, [r7, #2]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d103      	bne.n	8004378 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    goto error;
 8004376:	e282      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b04      	cmp	r3, #4
 8004382:	d003      	beq.n	800438c <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2205      	movs	r2, #5
 8004388:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	887a      	ldrh	r2, [r7, #2]
 800439c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	887a      	ldrh	r2, [r7, #2]
 80043b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	887a      	ldrh	r2, [r7, #2]
 80043b8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043ce:	d10f      	bne.n	80043f0 <HAL_SPI_TransmitReceive+0x11a>
  {
    SPI_RESET_CRC(hspi);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043de:	601a      	str	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043ee:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80043f8:	d802      	bhi.n	8004400 <HAL_SPI_TransmitReceive+0x12a>
 80043fa:	8c3b      	ldrh	r3, [r7, #32]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d908      	bls.n	8004412 <HAL_SPI_TransmitReceive+0x13c>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800440e:	605a      	str	r2, [r3, #4]
 8004410:	e007      	b.n	8004422 <HAL_SPI_TransmitReceive+0x14c>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004420:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800442c:	2b40      	cmp	r3, #64	; 0x40
 800442e:	d007      	beq.n	8004440 <HAL_SPI_TransmitReceive+0x16a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800443e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004448:	f240 80a4 	bls.w	8004594 <HAL_SPI_TransmitReceive+0x2be>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_SPI_TransmitReceive+0x186>
 8004454:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004456:	2b01      	cmp	r3, #1
 8004458:	f040 808e 	bne.w	8004578 <HAL_SPI_TransmitReceive+0x2a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004460:	881a      	ldrh	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	1c9a      	adds	r2, r3, #2
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004476:	b29b      	uxth	r3, r3
 8004478:	3b01      	subs	r3, #1
 800447a:	b29a      	uxth	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004480:	e07a      	b.n	8004578 <HAL_SPI_TransmitReceive+0x2a2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b02      	cmp	r3, #2
 800448e:	d13f      	bne.n	8004510 <HAL_SPI_TransmitReceive+0x23a>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d03a      	beq.n	8004510 <HAL_SPI_TransmitReceive+0x23a>
 800449a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449c:	2b01      	cmp	r3, #1
 800449e:	d137      	bne.n	8004510 <HAL_SPI_TransmitReceive+0x23a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a4:	881a      	ldrh	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b0:	1c9a      	adds	r2, r3, #2
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	637b      	str	r3, [r7, #52]	; 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d11e      	bne.n	8004510 <HAL_SPI_TransmitReceive+0x23a>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044da:	d119      	bne.n	8004510 <HAL_SPI_TransmitReceive+0x23a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f003 0304 	and.w	r3, r3, #4
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10c      	bne.n	8004500 <HAL_SPI_TransmitReceive+0x22a>
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <HAL_SPI_TransmitReceive+0x22a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044fe:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800450e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b01      	cmp	r3, #1
 800451c:	d11c      	bne.n	8004558 <HAL_SPI_TransmitReceive+0x282>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004524:	b29b      	uxth	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d016      	beq.n	8004558 <HAL_SPI_TransmitReceive+0x282>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68da      	ldr	r2, [r3, #12]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004534:	b292      	uxth	r2, r2
 8004536:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	1c9a      	adds	r2, r3, #2
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004554:	2301      	movs	r3, #1
 8004556:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004558:	f7fe f94c 	bl	80027f4 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004564:	429a      	cmp	r2, r3
 8004566:	d807      	bhi.n	8004578 <HAL_SPI_TransmitReceive+0x2a2>
 8004568:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800456a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800456e:	d003      	beq.n	8004578 <HAL_SPI_TransmitReceive+0x2a2>
      {
        errorcode = HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        goto error;
 8004576:	e182      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	f47f af7f 	bne.w	8004482 <HAL_SPI_TransmitReceive+0x1ac>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	f47f af78 	bne.w	8004482 <HAL_SPI_TransmitReceive+0x1ac>
 8004592:	e103      	b.n	800479c <HAL_SPI_TransmitReceive+0x4c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0x2ce>
 800459c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800459e:	2b01      	cmp	r3, #1
 80045a0:	f040 80ef 	bne.w	8004782 <HAL_SPI_TransmitReceive+0x4ac>
    {
      if (hspi->TxXferCount > 1U)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d912      	bls.n	80045d4 <HAL_SPI_TransmitReceive+0x2fe>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b2:	881a      	ldrh	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045be:	1c9a      	adds	r2, r3, #2
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b02      	subs	r3, #2
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045d2:	e0d6      	b.n	8004782 <HAL_SPI_TransmitReceive+0x4ac>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	330c      	adds	r3, #12
 80045de:	7812      	ldrb	r2, [r2, #0]
 80045e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045fa:	e0c2      	b.n	8004782 <HAL_SPI_TransmitReceive+0x4ac>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b02      	cmp	r3, #2
 8004608:	d158      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x3e6>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800460e:	b29b      	uxth	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d053      	beq.n	80046bc <HAL_SPI_TransmitReceive+0x3e6>
 8004614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004616:	2b01      	cmp	r3, #1
 8004618:	d150      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x3e6>
      {
        if (hspi->TxXferCount > 1U)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b01      	cmp	r3, #1
 8004622:	d912      	bls.n	800464a <HAL_SPI_TransmitReceive+0x374>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004628:	881a      	ldrh	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004634:	1c9a      	adds	r2, r3, #2
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800463e:	b29b      	uxth	r3, r3
 8004640:	3b02      	subs	r3, #2
 8004642:	b29a      	uxth	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004648:	e012      	b.n	8004670 <HAL_SPI_TransmitReceive+0x39a>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	330c      	adds	r3, #12
 8004654:	7812      	ldrb	r2, [r2, #0]
 8004656:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004666:	b29b      	uxth	r3, r3
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	637b      	str	r3, [r7, #52]	; 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d11e      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x3e6>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004686:	d119      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x3e6>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0304 	and.w	r3, r3, #4
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10c      	bne.n	80046ac <HAL_SPI_TransmitReceive+0x3d6>
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b00      	cmp	r3, #0
 800469a:	d007      	beq.n	80046ac <HAL_SPI_TransmitReceive+0x3d6>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046aa:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80046ba:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d148      	bne.n	800475c <HAL_SPI_TransmitReceive+0x486>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d042      	beq.n	800475c <HAL_SPI_TransmitReceive+0x486>
      {
        if (hspi->RxXferCount > 1U)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046dc:	b29b      	uxth	r3, r3
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d923      	bls.n	800472a <HAL_SPI_TransmitReceive+0x454>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ec:	b292      	uxth	r2, r2
 80046ee:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	1c9a      	adds	r2, r3, #2
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004700:	b29b      	uxth	r3, r3
 8004702:	3b02      	subs	r3, #2
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004712:	b29b      	uxth	r3, r3
 8004714:	2b01      	cmp	r3, #1
 8004716:	d81f      	bhi.n	8004758 <HAL_SPI_TransmitReceive+0x482>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004726:	605a      	str	r2, [r3, #4]
 8004728:	e016      	b.n	8004758 <HAL_SPI_TransmitReceive+0x482>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f103 020c 	add.w	r2, r3, #12
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004736:	7812      	ldrb	r2, [r2, #0]
 8004738:	b2d2      	uxtb	r2, r2
 800473a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800474c:	b29b      	uxth	r3, r3
 800474e:	3b01      	subs	r3, #1
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004758:	2301      	movs	r3, #1
 800475a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800475c:	f7fe f84a 	bl	80027f4 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004768:	429a      	cmp	r2, r3
 800476a:	d803      	bhi.n	8004774 <HAL_SPI_TransmitReceive+0x49e>
 800476c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800476e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004772:	d102      	bne.n	800477a <HAL_SPI_TransmitReceive+0x4a4>
 8004774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <HAL_SPI_TransmitReceive+0x4ac>
      {
        errorcode = HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        goto error;
 8004780:	e07d      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004786:	b29b      	uxth	r3, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	f47f af37 	bne.w	80045fc <HAL_SPI_TransmitReceive+0x326>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	f47f af30 	bne.w	80045fc <HAL_SPI_TransmitReceive+0x326>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047a4:	d146      	bne.n	8004834 <HAL_SPI_TransmitReceive+0x55e>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80047a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047ac:	2201      	movs	r2, #1
 80047ae:	2101      	movs	r1, #1
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 fea7 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d009      	beq.n	80047d0 <HAL_SPI_TransmitReceive+0x4fa>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047c0:	f043 0202 	orr.w	r2, r3, #2
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      goto error;
 80047ce:	e056      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80047d8:	d105      	bne.n	80047e6 <HAL_SPI_TransmitReceive+0x510>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	e026      	b.n	8004834 <HAL_SPI_TransmitReceive+0x55e>
    }
    else
    {
      /* Read 8bit CRC */
      tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	330c      	adds	r3, #12
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80047f2:	697b      	ldr	r3, [r7, #20]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d11b      	bne.n	8004834 <HAL_SPI_TransmitReceive+0x55e>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80047fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fe:	9300      	str	r3, [sp, #0]
 8004800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004802:	2201      	movs	r2, #1
 8004804:	2101      	movs	r1, #1
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f000 fe7c 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d009      	beq.n	8004826 <HAL_SPI_TransmitReceive+0x550>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004816:	f043 0202 	orr.w	r2, r3, #2
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
          goto error;
 8004824:	e02b      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	b2db      	uxtb	r3, r3
 8004830:	617b      	str	r3, [r7, #20]
        /* To avoid GCC warning */
        UNUSED(tmpreg);
 8004832:	697b      	ldr	r3, [r7, #20]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 0310 	and.w	r3, r3, #16
 800483e:	2b10      	cmp	r3, #16
 8004840:	d10d      	bne.n	800485e <HAL_SPI_TransmitReceive+0x588>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004846:	f043 0202 	orr.w	r2, r3, #2
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	661a      	str	r2, [r3, #96]	; 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004856:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800485e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004860:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	f000 ffc0 	bl	80057e8 <SPI_EndRxTxTransaction>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d006      	beq.n	800487c <HAL_SPI_TransmitReceive+0x5a6>
  {
    errorcode = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2220      	movs	r2, #32
 8004878:	661a      	str	r2, [r3, #96]	; 0x60
 800487a:	e000      	b.n	800487e <HAL_SPI_TransmitReceive+0x5a8>
  }

error :
 800487c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800488e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004892:	4618      	mov	r0, r3
 8004894:	3738      	adds	r7, #56	; 0x38
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	4613      	mov	r3, r2
 80048a8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_SPI_Transmit_IT+0x20>
 80048b8:	2302      	movs	r3, #2
 80048ba:	e087      	b.n	80049cc <HAL_SPI_Transmit_IT+0x130>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <HAL_SPI_Transmit_IT+0x34>
 80048ca:	88fb      	ldrh	r3, [r7, #6]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d102      	bne.n	80048d6 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80048d4:	e075      	b.n	80049c2 <HAL_SPI_Transmit_IT+0x126>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d002      	beq.n	80048e8 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80048e2:	2302      	movs	r3, #2
 80048e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80048e6:	e06c      	b.n	80049c2 <HAL_SPI_Transmit_IT+0x126>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2203      	movs	r2, #3
 80048ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	88fa      	ldrh	r2, [r7, #6]
 8004900:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	88fa      	ldrh	r2, [r7, #6]
 8004906:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800492c:	d903      	bls.n	8004936 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	4a29      	ldr	r2, [pc, #164]	; (80049d8 <HAL_SPI_Transmit_IT+0x13c>)
 8004932:	651a      	str	r2, [r3, #80]	; 0x50
 8004934:	e002      	b.n	800493c <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4a28      	ldr	r2, [pc, #160]	; (80049dc <HAL_SPI_Transmit_IT+0x140>)
 800493a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004944:	d10f      	bne.n	8004966 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004954:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004964:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800496e:	d10f      	bne.n	8004990 <HAL_SPI_Transmit_IT+0xf4>
  {
    SPI_RESET_CRC(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800498e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800499e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049aa:	2b40      	cmp	r3, #64	; 0x40
 80049ac:	d008      	beq.n	80049c0 <HAL_SPI_Transmit_IT+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	e000      	b.n	80049c2 <HAL_SPI_Transmit_IT+0x126>
  }

error :
 80049c0:	bf00      	nop
  __HAL_UNLOCK(hspi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80049ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	371c      	adds	r7, #28
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	080054a5 	.word	0x080054a5
 80049dc:	08005445 	.word	0x08005445

080049e0 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b086      	sub	sp, #24
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	4613      	mov	r3, r2
 80049ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049ee:	2300      	movs	r3, #0
 80049f0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d110      	bne.n	8004a1c <HAL_SPI_Receive_IT+0x3c>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a02:	d10b      	bne.n	8004a1c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2204      	movs	r2, #4
 8004a08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8004a0c:	88fb      	ldrh	r3, [r7, #6]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	68b9      	ldr	r1, [r7, #8]
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 f8bc 	bl	8004b90 <HAL_SPI_TransmitReceive_IT>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	e0b1      	b.n	8004b80 <HAL_SPI_Receive_IT+0x1a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d101      	bne.n	8004a2a <HAL_SPI_Receive_IT+0x4a>
 8004a26:	2302      	movs	r3, #2
 8004a28:	e0aa      	b.n	8004b80 <HAL_SPI_Receive_IT+0x1a0>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d002      	beq.n	8004a44 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8004a3e:	2302      	movs	r3, #2
 8004a40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a42:	e098      	b.n	8004b76 <HAL_SPI_Receive_IT+0x196>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <HAL_SPI_Receive_IT+0x70>
 8004a4a:	88fb      	ldrh	r3, [r7, #6]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d102      	bne.n	8004a56 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a54:	e08f      	b.n	8004b76 <HAL_SPI_Receive_IT+0x196>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2204      	movs	r2, #4
 8004a5a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	88fa      	ldrh	r2, [r7, #6]
 8004a6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	88fa      	ldrh	r2, [r7, #6]
 8004a76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a9a:	d90b      	bls.n	8004ab4 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004aaa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4a36      	ldr	r2, [pc, #216]	; (8004b88 <HAL_SPI_Receive_IT+0x1a8>)
 8004ab0:	64da      	str	r2, [r3, #76]	; 0x4c
 8004ab2:	e00a      	b.n	8004aca <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ac2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4a31      	ldr	r2, [pc, #196]	; (8004b8c <HAL_SPI_Receive_IT+0x1ac>)
 8004ac8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad2:	d10f      	bne.n	8004af4 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ae2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004af2:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004afc:	d11f      	bne.n	8004b3e <HAL_SPI_Receive_IT+0x15e>
  {
    hspi->CRCSize = 1U;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2201      	movs	r2, #1
 8004b02:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b0c:	d806      	bhi.n	8004b1c <HAL_SPI_Receive_IT+0x13c>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d102      	bne.n	8004b1c <HAL_SPI_Receive_IT+0x13c>
    {
      hspi->CRCSize = 2U;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2202      	movs	r2, #2
 8004b1a:	649a      	str	r2, [r3, #72]	; 0x48
    }
    SPI_RESET_CRC(hspi);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	e002      	b.n	8004b44 <HAL_SPI_Receive_IT+0x164>
  }
  else
  {
    hspi->CRCSize = 0U;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	649a      	str	r2, [r3, #72]	; 0x48
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8004b52:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b5e:	2b40      	cmp	r3, #64	; 0x40
 8004b60:	d008      	beq.n	8004b74 <HAL_SPI_Receive_IT+0x194>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	e000      	b.n	8004b76 <HAL_SPI_Receive_IT+0x196>
  }

error :
 8004b74:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3718      	adds	r7, #24
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	080053bd 	.word	0x080053bd
 8004b8c:	080052fd 	.word	0x080052fd

08004b90 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_SPI_TransmitReceive_IT+0x20>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e0b9      	b.n	8004d24 <HAL_SPI_TransmitReceive_IT+0x194>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bbe:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004bc6:	7dbb      	ldrb	r3, [r7, #22]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d00d      	beq.n	8004be8 <HAL_SPI_TransmitReceive_IT+0x58>
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bd2:	d106      	bne.n	8004be2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d102      	bne.n	8004be2 <HAL_SPI_TransmitReceive_IT+0x52>
 8004bdc:	7dbb      	ldrb	r3, [r7, #22]
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d002      	beq.n	8004be8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8004be2:	2302      	movs	r3, #2
 8004be4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004be6:	e098      	b.n	8004d1a <HAL_SPI_TransmitReceive_IT+0x18a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d005      	beq.n	8004bfa <HAL_SPI_TransmitReceive_IT+0x6a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d002      	beq.n	8004bfa <HAL_SPI_TransmitReceive_IT+0x6a>
 8004bf4:	887b      	ldrh	r3, [r7, #2]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d102      	bne.n	8004c00 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004bfe:	e08c      	b.n	8004d1a <HAL_SPI_TransmitReceive_IT+0x18a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b04      	cmp	r3, #4
 8004c0a:	d003      	beq.n	8004c14 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2205      	movs	r2, #5
 8004c10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	887a      	ldrh	r2, [r7, #2]
 8004c24:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	887a      	ldrh	r2, [r7, #2]
 8004c2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	887a      	ldrh	r2, [r7, #2]
 8004c36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	887a      	ldrh	r2, [r7, #2]
 8004c3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c4a:	d906      	bls.n	8004c5a <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	4a38      	ldr	r2, [pc, #224]	; (8004d30 <HAL_SPI_TransmitReceive_IT+0x1a0>)
 8004c50:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	4a37      	ldr	r2, [pc, #220]	; (8004d34 <HAL_SPI_TransmitReceive_IT+0x1a4>)
 8004c56:	651a      	str	r2, [r3, #80]	; 0x50
 8004c58:	e005      	b.n	8004c66 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	4a36      	ldr	r2, [pc, #216]	; (8004d38 <HAL_SPI_TransmitReceive_IT+0x1a8>)
 8004c5e:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	4a36      	ldr	r2, [pc, #216]	; (8004d3c <HAL_SPI_TransmitReceive_IT+0x1ac>)
 8004c64:	651a      	str	r2, [r3, #80]	; 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c6e:	d11f      	bne.n	8004cb0 <HAL_SPI_TransmitReceive_IT+0x120>
  {
    hspi->CRCSize = 1U;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2201      	movs	r2, #1
 8004c74:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c7e:	d806      	bhi.n	8004c8e <HAL_SPI_TransmitReceive_IT+0xfe>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d102      	bne.n	8004c8e <HAL_SPI_TransmitReceive_IT+0xfe>
    {
      hspi->CRCSize = 2U;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    SPI_RESET_CRC(hspi);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cac:	601a      	str	r2, [r3, #0]
 8004cae:	e002      	b.n	8004cb6 <HAL_SPI_TransmitReceive_IT+0x126>
  }
  else
  {
    hspi->CRCSize = 0U;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	649a      	str	r2, [r3, #72]	; 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cbe:	d802      	bhi.n	8004cc6 <HAL_SPI_TransmitReceive_IT+0x136>
 8004cc0:	887b      	ldrh	r3, [r7, #2]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d908      	bls.n	8004cd8 <HAL_SPI_TransmitReceive_IT+0x148>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004cd4:	605a      	str	r2, [r3, #4]
 8004cd6:	e007      	b.n	8004ce8 <HAL_SPI_TransmitReceive_IT+0x158>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ce6:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004cf6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d02:	2b40      	cmp	r3, #64	; 0x40
 8004d04:	d008      	beq.n	8004d18 <HAL_SPI_TransmitReceive_IT+0x188>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	e000      	b.n	8004d1a <HAL_SPI_TransmitReceive_IT+0x18a>
  }

error :
 8004d18:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004d22:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	371c      	adds	r7, #28
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr
 8004d30:	08005189 	.word	0x08005189
 8004d34:	08005239 	.word	0x08005239
 8004d38:	08004f95 	.word	0x08004f95
 8004d3c:	080050cd 	.word	0x080050cd

08004d40 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	099b      	lsrs	r3, r3, #6
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10f      	bne.n	8004d84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	099b      	lsrs	r3, r3, #6
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d004      	beq.n	8004d84 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	4798      	blx	r3
    return;
 8004d82:	e0d7      	b.n	8004f34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	f003 0301 	and.w	r3, r3, #1
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00a      	beq.n	8004da6 <HAL_SPI_IRQHandler+0x66>
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	09db      	lsrs	r3, r3, #7
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d004      	beq.n	8004da6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	4798      	blx	r3
    return;
 8004da4:	e0c6      	b.n	8004f34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	095b      	lsrs	r3, r3, #5
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10c      	bne.n	8004dcc <HAL_SPI_IRQHandler+0x8c>
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	099b      	lsrs	r3, r3, #6
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	0a1b      	lsrs	r3, r3, #8
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f000 80b4 	beq.w	8004f34 <HAL_SPI_IRQHandler+0x1f4>
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	095b      	lsrs	r3, r3, #5
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	f000 80ad 	beq.w	8004f34 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	099b      	lsrs	r3, r3, #6
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d023      	beq.n	8004e2e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b03      	cmp	r3, #3
 8004df0:	d011      	beq.n	8004e16 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004df6:	f043 0204 	orr.w	r2, r3, #4
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004dfe:	2300      	movs	r3, #0
 8004e00:	617b      	str	r3, [r7, #20]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	617b      	str	r3, [r7, #20]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	e00b      	b.n	8004e2e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e16:	2300      	movs	r3, #0
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	613b      	str	r3, [r7, #16]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	693b      	ldr	r3, [r7, #16]
        return;
 8004e2c:	e082      	b.n	8004f34 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d014      	beq.n	8004e64 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e3e:	f043 0201 	orr.w	r2, r3, #1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004e46:	2300      	movs	r3, #0
 8004e48:	60fb      	str	r3, [r7, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	0a1b      	lsrs	r3, r3, #8
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00c      	beq.n	8004e8a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e74:	f043 0208 	orr.w	r2, r3, #8
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	60bb      	str	r3, [r7, #8]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	60bb      	str	r3, [r7, #8]
 8004e88:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d04f      	beq.n	8004f32 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ea0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d104      	bne.n	8004ebe <HAL_SPI_IRQHandler+0x17e>
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d034      	beq.n	8004f28 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 0203 	bic.w	r2, r2, #3
 8004ecc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d011      	beq.n	8004efa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eda:	4a18      	ldr	r2, [pc, #96]	; (8004f3c <HAL_SPI_IRQHandler+0x1fc>)
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fd fdc7 	bl	8002a76 <HAL_DMA_Abort_IT>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d005      	beq.n	8004efa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ef2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d016      	beq.n	8004f30 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f06:	4a0d      	ldr	r2, [pc, #52]	; (8004f3c <HAL_SPI_IRQHandler+0x1fc>)
 8004f08:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7fd fdb1 	bl	8002a76 <HAL_DMA_Abort_IT>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00a      	beq.n	8004f30 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004f26:	e003      	b.n	8004f30 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 f813 	bl	8004f54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004f2e:	e000      	b.n	8004f32 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004f30:	bf00      	nop
    return;
 8004f32:	bf00      	nop
  }
}
 8004f34:	3720      	adds	r7, #32
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	08004f69 	.word	0x08004f69

08004f40 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f74:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f7ff ffe5 	bl	8004f54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f8a:	bf00      	nop
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d923      	bls.n	8004ff0 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb2:	b292      	uxth	r2, r2
 8004fb4:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	1c9a      	adds	r2, r3, #2
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	3b02      	subs	r3, #2
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d11f      	bne.n	800501e <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	685a      	ldr	r2, [r3, #4]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004fec:	605a      	str	r2, [r3, #4]
 8004fee:	e016      	b.n	800501e <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f103 020c 	add.w	r2, r3, #12
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffc:	7812      	ldrb	r2, [r2, #0]
 8004ffe:	b2d2      	uxtb	r2, r2
 8005000:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005012:	b29b      	uxth	r3, r3
 8005014:	3b01      	subs	r3, #1
 8005016:	b29a      	uxth	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d120      	bne.n	800506c <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005032:	d10b      	bne.n	800504c <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005042:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a0b      	ldr	r2, [pc, #44]	; (8005074 <SPI_2linesRxISR_8BIT+0xe0>)
 8005048:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 800504a:	e00f      	b.n	800506c <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800505a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005060:	b29b      	uxth	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d102      	bne.n	800506c <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 fc04 	bl	8005874 <SPI_CloseRxTx_ISR>
    }
  }
}
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	08005079 	.word	0x08005079

08005078 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]

  /* Read 8bit CRC to flush Data Register */
  tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	330c      	adds	r3, #12
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	b2db      	uxtb	r3, r3
 800508e:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8005090:	68fb      	ldr	r3, [r7, #12]

  hspi->CRCSize--;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005096:	1e5a      	subs	r2, r3, #1
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	649a      	str	r2, [r3, #72]	; 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10f      	bne.n	80050c4 <SPI_2linesRxISR_8BITCRC+0x4c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050b2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d102      	bne.n	80050c4 <SPI_2linesRxISR_8BITCRC+0x4c>
    {
      SPI_CloseRxTx_ISR(hspi);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fbd8 	bl	8005874 <SPI_CloseRxTx_ISR>
    }
  }
}
 80050c4:	bf00      	nop
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050d8:	b29b      	uxth	r3, r3
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d912      	bls.n	8005104 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e2:	881a      	ldrh	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ee:	1c9a      	adds	r2, r3, #2
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b02      	subs	r3, #2
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005102:	e012      	b.n	800512a <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	330c      	adds	r3, #12
 800510e:	7812      	ldrb	r2, [r2, #0]
 8005110:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005116:	1c5a      	adds	r2, r3, #1
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005120:	b29b      	uxth	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d126      	bne.n	8005182 <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005138:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800513c:	d110      	bne.n	8005160 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800514c:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800515c:	605a      	str	r2, [r3, #4]
      return;
 800515e:	e010      	b.n	8005182 <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800516e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005176:	b29b      	uxth	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	d102      	bne.n	8005182 <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 fb79 	bl	8005874 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	b292      	uxth	r2, r2
 800519c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	1c9a      	adds	r2, r3, #2
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d118      	bne.n	80051f8 <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051ce:	d103      	bne.n	80051d8 <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a0b      	ldr	r2, [pc, #44]	; (8005200 <SPI_2linesRxISR_16BIT+0x78>)
 80051d4:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 80051d6:	e00f      	b.n	80051f8 <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051e6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d102      	bne.n	80051f8 <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 fb3e 	bl	8005874 <SPI_CloseRxTx_ISR>
    }
  }
}
 80051f8:	3708      	adds	r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	08005205 	.word	0x08005205

08005204 <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);  
 8005218:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005228:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 fb22 	bl	8005874 <SPI_CloseRxTx_ISR>
}
 8005230:	bf00      	nop
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005244:	881a      	ldrh	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005250:	1c9a      	adds	r2, r3, #2
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005268:	b29b      	uxth	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d126      	bne.n	80052bc <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005272:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005276:	d110      	bne.n	800529a <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005286:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005296:	605a      	str	r2, [r3, #4]
      return;
 8005298:	e010      	b.n	80052bc <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052a8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d102      	bne.n	80052bc <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fadc 	bl	8005874 <SPI_CloseRxTx_ISR>
    }
  }
}
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 80052c2:	b580      	push	{r7, lr}
 80052c4:	b084      	sub	sp, #16
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Read 8bit CRC to flush Data Register */
  tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	330c      	adds	r3, #12
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80052da:	68fb      	ldr	r3, [r7, #12]

  hspi->CRCSize--;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052e0:	1e5a      	subs	r2, r3, #1
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	649a      	str	r2, [r3, #72]	; 0x48

  if (hspi->CRCSize == 0U)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d102      	bne.n	80052f4 <SPI_RxISR_8BITCRC+0x32>
  {
    SPI_CloseRx_ISR(hspi);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fb1c 	bl	800592c <SPI_CloseRx_ISR>
  }
}
 80052f4:	bf00      	nop
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f103 020c 	add.w	r2, r3, #12
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005310:	7812      	ldrb	r2, [r2, #0]
 8005312:	b2d2      	uxtb	r2, r2
 8005314:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531a:	1c5a      	adds	r2, r3, #1
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b01      	cmp	r3, #1
 800533c:	d10c      	bne.n	8005358 <SPI_RxISR_8BIT+0x5c>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005342:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005346:	d107      	bne.n	8005358 <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005356:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800535e:	b29b      	uxth	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005368:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800536c:	d103      	bne.n	8005376 <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a04      	ldr	r2, [pc, #16]	; (8005384 <SPI_RxISR_8BIT+0x88>)
 8005372:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8005374:	e002      	b.n	800537c <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fad8 	bl	800592c <SPI_CloseRx_ISR>
  }
}
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	080052c3 	.word	0x080052c3

08005388 <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 800539c:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	685a      	ldr	r2, [r3, #4]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80053ac:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 fabc 	bl	800592c <SPI_CloseRx_ISR>
}
 80053b4:	bf00      	nop
 80053b6:	3710      	adds	r7, #16
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	b292      	uxth	r2, r2
 80053d0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	1c9a      	adds	r2, r3, #2
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	3b01      	subs	r3, #1
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d10c      	bne.n	8005414 <SPI_RxISR_16BIT+0x58>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005402:	d107      	bne.n	8005414 <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005412:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800541a:	b29b      	uxth	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10b      	bne.n	8005438 <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005424:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005428:	d103      	bne.n	8005432 <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a04      	ldr	r2, [pc, #16]	; (8005440 <SPI_RxISR_16BIT+0x84>)
 800542e:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8005430:	e002      	b.n	8005438 <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 fa7a 	bl	800592c <SPI_CloseRx_ISR>
  }
}
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	08005389 	.word	0x08005389

08005444 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	330c      	adds	r3, #12
 8005456:	7812      	ldrb	r2, [r2, #0]
 8005458:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005476:	b29b      	uxth	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10f      	bne.n	800549c <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005484:	d107      	bne.n	8005496 <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005494:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fa8e 	bl	80059b8 <SPI_CloseTx_ISR>
  }
}
 800549c:	bf00      	nop
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	881a      	ldrh	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054bc:	1c9a      	adds	r2, r3, #2
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	3b01      	subs	r3, #1
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10f      	bne.n	80054fa <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e2:	d107      	bne.n	80054f4 <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054f2:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 fa5f 	bl	80059b8 <SPI_CloseTx_ISR>
  }
}
 80054fa:	bf00      	nop
 80054fc:	3708      	adds	r7, #8
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b088      	sub	sp, #32
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	603b      	str	r3, [r7, #0]
 8005510:	4613      	mov	r3, r2
 8005512:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005514:	f7fd f96e 	bl	80027f4 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551c:	1a9b      	subs	r3, r3, r2
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	4413      	add	r3, r2
 8005522:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005524:	f7fd f966 	bl	80027f4 <HAL_GetTick>
 8005528:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800552a:	4b39      	ldr	r3, [pc, #228]	; (8005610 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	015b      	lsls	r3, r3, #5
 8005530:	0d1b      	lsrs	r3, r3, #20
 8005532:	69fa      	ldr	r2, [r7, #28]
 8005534:	fb02 f303 	mul.w	r3, r2, r3
 8005538:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800553a:	e054      	b.n	80055e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005542:	d050      	beq.n	80055e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005544:	f7fd f956 	bl	80027f4 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	69fa      	ldr	r2, [r7, #28]
 8005550:	429a      	cmp	r2, r3
 8005552:	d902      	bls.n	800555a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d13d      	bne.n	80055d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005568:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005572:	d111      	bne.n	8005598 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800557c:	d004      	beq.n	8005588 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005586:	d107      	bne.n	8005598 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005596:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055a0:	d10f      	bne.n	80055c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e017      	b.n	8005606 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d101      	bne.n	80055e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	3b01      	subs	r3, #1
 80055e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	4013      	ands	r3, r2
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	bf0c      	ite	eq
 80055f6:	2301      	moveq	r3, #1
 80055f8:	2300      	movne	r3, #0
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	461a      	mov	r2, r3
 80055fe:	79fb      	ldrb	r3, [r7, #7]
 8005600:	429a      	cmp	r2, r3
 8005602:	d19b      	bne.n	800553c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3720      	adds	r7, #32
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20000000 	.word	0x20000000

08005614 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
 8005620:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005622:	f7fd f8e7 	bl	80027f4 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800562a:	1a9b      	subs	r3, r3, r2
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	4413      	add	r3, r2
 8005630:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005632:	f7fd f8df 	bl	80027f4 <HAL_GetTick>
 8005636:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005638:	4b3e      	ldr	r3, [pc, #248]	; (8005734 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4613      	mov	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4413      	add	r3, r2
 8005642:	00da      	lsls	r2, r3, #3
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	0d1b      	lsrs	r3, r3, #20
 8005648:	69fa      	ldr	r2, [r7, #28]
 800564a:	fb02 f303 	mul.w	r3, r2, r3
 800564e:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005650:	e062      	b.n	8005718 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005658:	d109      	bne.n	800566e <SPI_WaitFifoStateUntilTimeout+0x5a>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d106      	bne.n	800566e <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	330c      	adds	r3, #12
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800566c:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005674:	d050      	beq.n	8005718 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005676:	f7fd f8bd 	bl	80027f4 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	429a      	cmp	r2, r3
 8005684:	d902      	bls.n	800568c <SPI_WaitFifoStateUntilTimeout+0x78>
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d13d      	bne.n	8005708 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800569a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056a4:	d111      	bne.n	80056ca <SPI_WaitFifoStateUntilTimeout+0xb6>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056ae:	d004      	beq.n	80056ba <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056b8:	d107      	bne.n	80056ca <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056d2:	d10f      	bne.n	80056f4 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056e2:	601a      	str	r2, [r3, #0]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e010      	b.n	800572a <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800570e:	2300      	movs	r3, #0
 8005710:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	3b01      	subs	r3, #1
 8005716:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689a      	ldr	r2, [r3, #8]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	4013      	ands	r3, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	429a      	cmp	r2, r3
 8005726:	d194      	bne.n	8005652 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3720      	adds	r7, #32
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	20000000 	.word	0x20000000

08005738 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800574c:	d111      	bne.n	8005772 <SPI_EndRxTransaction+0x3a>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005756:	d004      	beq.n	8005762 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005760:	d107      	bne.n	8005772 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005770:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	2200      	movs	r2, #0
 800577a:	2180      	movs	r1, #128	; 0x80
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f7ff fec1 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d007      	beq.n	8005798 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800578c:	f043 0220 	orr.w	r2, r3, #32
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e023      	b.n	80057e0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057a0:	d11d      	bne.n	80057de <SPI_EndRxTransaction+0xa6>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057aa:	d004      	beq.n	80057b6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057b4:	d113      	bne.n	80057de <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2200      	movs	r2, #0
 80057be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f7ff ff26 	bl	8005614 <SPI_WaitFifoStateUntilTimeout>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d007      	beq.n	80057de <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057d2:	f043 0220 	orr.w	r2, r3, #32
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e000      	b.n	80057e0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b086      	sub	sp, #24
 80057ec:	af02      	add	r7, sp, #8
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f7ff ff07 	bl	8005614 <SPI_WaitFifoStateUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d007      	beq.n	800581c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005810:	f043 0220 	orr.w	r2, r3, #32
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e027      	b.n	800586c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2200      	movs	r2, #0
 8005824:	2180      	movs	r1, #128	; 0x80
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f7ff fe6c 	bl	8005504 <SPI_WaitFlagStateUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005836:	f043 0220 	orr.w	r2, r3, #32
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e014      	b.n	800586c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2200      	movs	r2, #0
 800584a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f7ff fee0 	bl	8005614 <SPI_WaitFifoStateUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d007      	beq.n	800586a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800585e:	f043 0220 	orr.w	r2, r3, #32
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e000      	b.n	800586c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800587c:	f7fc ffba 	bl	80027f4 <HAL_GetTick>
 8005880:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0220 	bic.w	r2, r2, #32
 8005890:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	2164      	movs	r1, #100	; 0x64
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff ffa6 	bl	80057e8 <SPI_EndRxTxTransaction>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d005      	beq.n	80058ae <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058a6:	f043 0220 	orr.w	r2, r3, #32
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	661a      	str	r2, [r3, #96]	; 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d112      	bne.n	80058e2 <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058c8:	f043 0202 	orr.w	r2, r3, #2
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80058d8:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7ff fb3a 	bl	8004f54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80058e0:	e020      	b.n	8005924 <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d115      	bne.n	8005916 <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d107      	bne.n	8005906 <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7fc fcee 	bl	80022e0 <HAL_SPI_RxCpltCallback>
}
 8005904:	e00e      	b.n	8005924 <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7ff fb16 	bl	8004f40 <HAL_SPI_TxRxCpltCallback>
}
 8005914:	e006      	b.n	8005924 <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7ff fb18 	bl	8004f54 <HAL_SPI_ErrorCallback>
}
 8005924:	bf00      	nop
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005942:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005944:	f7fc ff56 	bl	80027f4 <HAL_GetTick>
 8005948:	4603      	mov	r3, r0
 800594a:	461a      	mov	r2, r3
 800594c:	2164      	movs	r1, #100	; 0x64
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7ff fef2 	bl	8005738 <SPI_EndRxTransaction>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d005      	beq.n	8005966 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800595e:	f043 0220 	orr.w	r2, r3, #32
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 0310 	and.w	r3, r3, #16
 8005978:	2b10      	cmp	r3, #16
 800597a:	d10e      	bne.n	800599a <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005980:	f043 0202 	orr.w	r2, r3, #2
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005990:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7ff fade 	bl	8004f54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8005998:	e00a      	b.n	80059b0 <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d103      	bne.n	80059aa <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7fc fc9c 	bl	80022e0 <HAL_SPI_RxCpltCallback>
}
 80059a8:	e002      	b.n	80059b0 <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7ff fad2 	bl	8004f54 <HAL_SPI_ErrorCallback>
}
 80059b0:	bf00      	nop
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059c0:	f7fc ff18 	bl	80027f4 <HAL_GetTick>
 80059c4:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80059d4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	2164      	movs	r1, #100	; 0x64
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7ff ff04 	bl	80057e8 <SPI_EndRxTxTransaction>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ea:	f043 0220 	orr.w	r2, r3, #32
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10a      	bne.n	8005a10 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059fa:	2300      	movs	r3, #0
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	60bb      	str	r3, [r7, #8]
 8005a0e:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7ff fa97 	bl	8004f54 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005a26:	e002      	b.n	8005a2e <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f7fc fc6d 	bl	8002308 <HAL_SPI_TxCpltCallback>
}
 8005a2e:	bf00      	nop
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}

08005a36 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a36:	b580      	push	{r7, lr}
 8005a38:	b082      	sub	sp, #8
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d101      	bne.n	8005a48 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e042      	b.n	8005ace <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d106      	bne.n	8005a60 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f83b 	bl	8005ad6 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2224      	movs	r2, #36	; 0x24
 8005a64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f022 0201 	bic.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 f8cd 	bl	8005c18 <UART_SetConfig>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d101      	bne.n	8005a88 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e022      	b.n	8005ace <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 fbbd 	bl	8006210 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005aa4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ab4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f042 0201 	orr.w	r2, r2, #1
 8005ac4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 fc44 	bl	8006354 <UART_CheckIdleState>
 8005acc:	4603      	mov	r3, r0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b08a      	sub	sp, #40	; 0x28
 8005aee:	af02      	add	r7, sp, #8
 8005af0:	60f8      	str	r0, [r7, #12]
 8005af2:	60b9      	str	r1, [r7, #8]
 8005af4:	603b      	str	r3, [r7, #0]
 8005af6:	4613      	mov	r3, r2
 8005af8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b00:	2b20      	cmp	r3, #32
 8005b02:	f040 8084 	bne.w	8005c0e <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <HAL_UART_Transmit+0x28>
 8005b0c:	88fb      	ldrh	r3, [r7, #6]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e07c      	b.n	8005c10 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d101      	bne.n	8005b24 <HAL_UART_Transmit+0x3a>
 8005b20:	2302      	movs	r3, #2
 8005b22:	e075      	b.n	8005c10 <HAL_UART_Transmit+0x126>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2221      	movs	r2, #33	; 0x21
 8005b38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b3c:	f7fc fe5a 	bl	80027f4 <HAL_GetTick>
 8005b40:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	88fa      	ldrh	r2, [r7, #6]
 8005b46:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	88fa      	ldrh	r2, [r7, #6]
 8005b4e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b5a:	d108      	bne.n	8005b6e <HAL_UART_Transmit+0x84>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d104      	bne.n	8005b6e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	61bb      	str	r3, [r7, #24]
 8005b6c:	e003      	b.n	8005b76 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b72:	2300      	movs	r3, #0
 8005b74:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005b7e:	e02d      	b.n	8005bdc <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2200      	movs	r2, #0
 8005b88:	2180      	movs	r1, #128	; 0x80
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 fc2d 	bl	80063ea <UART_WaitOnFlagUntilTimeout>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e03a      	b.n	8005c10 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10b      	bne.n	8005bb8 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	881a      	ldrh	r2, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bac:	b292      	uxth	r2, r2
 8005bae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	3302      	adds	r3, #2
 8005bb4:	61bb      	str	r3, [r7, #24]
 8005bb6:	e008      	b.n	8005bca <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	781a      	ldrb	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	b292      	uxth	r2, r2
 8005bc2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1cb      	bne.n	8005b80 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2140      	movs	r1, #64	; 0x40
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 fbf9 	bl	80063ea <UART_WaitOnFlagUntilTimeout>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e006      	b.n	8005c10 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	e000      	b.n	8005c10 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005c0e:	2302      	movs	r3, #2
  }
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3720      	adds	r7, #32
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c1c:	b08c      	sub	sp, #48	; 0x30
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c22:	2300      	movs	r3, #0
 8005c24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	431a      	orrs	r2, r3
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	431a      	orrs	r2, r3
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	69db      	ldr	r3, [r3, #28]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	4baa      	ldr	r3, [pc, #680]	; (8005ef0 <UART_SetConfig+0x2d8>)
 8005c48:	4013      	ands	r3, r2
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	6812      	ldr	r2, [r2, #0]
 8005c4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c50:	430b      	orrs	r3, r1
 8005c52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a9f      	ldr	r2, [pc, #636]	; (8005ef4 <UART_SetConfig+0x2dc>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c80:	4313      	orrs	r3, r2
 8005c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005c8e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	6812      	ldr	r2, [r2, #0]
 8005c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c98:	430b      	orrs	r3, r1
 8005c9a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca2:	f023 010f 	bic.w	r1, r3, #15
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a90      	ldr	r2, [pc, #576]	; (8005ef8 <UART_SetConfig+0x2e0>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d125      	bne.n	8005d08 <UART_SetConfig+0xf0>
 8005cbc:	4b8f      	ldr	r3, [pc, #572]	; (8005efc <UART_SetConfig+0x2e4>)
 8005cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc2:	f003 0303 	and.w	r3, r3, #3
 8005cc6:	2b03      	cmp	r3, #3
 8005cc8:	d81a      	bhi.n	8005d00 <UART_SetConfig+0xe8>
 8005cca:	a201      	add	r2, pc, #4	; (adr r2, 8005cd0 <UART_SetConfig+0xb8>)
 8005ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd0:	08005ce1 	.word	0x08005ce1
 8005cd4:	08005cf1 	.word	0x08005cf1
 8005cd8:	08005ce9 	.word	0x08005ce9
 8005cdc:	08005cf9 	.word	0x08005cf9
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ce6:	e116      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cee:	e112      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005cf0:	2304      	movs	r3, #4
 8005cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cf6:	e10e      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005cf8:	2308      	movs	r3, #8
 8005cfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cfe:	e10a      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d00:	2310      	movs	r3, #16
 8005d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d06:	e106      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a7c      	ldr	r2, [pc, #496]	; (8005f00 <UART_SetConfig+0x2e8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d138      	bne.n	8005d84 <UART_SetConfig+0x16c>
 8005d12:	4b7a      	ldr	r3, [pc, #488]	; (8005efc <UART_SetConfig+0x2e4>)
 8005d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d18:	f003 030c 	and.w	r3, r3, #12
 8005d1c:	2b0c      	cmp	r3, #12
 8005d1e:	d82d      	bhi.n	8005d7c <UART_SetConfig+0x164>
 8005d20:	a201      	add	r2, pc, #4	; (adr r2, 8005d28 <UART_SetConfig+0x110>)
 8005d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d26:	bf00      	nop
 8005d28:	08005d5d 	.word	0x08005d5d
 8005d2c:	08005d7d 	.word	0x08005d7d
 8005d30:	08005d7d 	.word	0x08005d7d
 8005d34:	08005d7d 	.word	0x08005d7d
 8005d38:	08005d6d 	.word	0x08005d6d
 8005d3c:	08005d7d 	.word	0x08005d7d
 8005d40:	08005d7d 	.word	0x08005d7d
 8005d44:	08005d7d 	.word	0x08005d7d
 8005d48:	08005d65 	.word	0x08005d65
 8005d4c:	08005d7d 	.word	0x08005d7d
 8005d50:	08005d7d 	.word	0x08005d7d
 8005d54:	08005d7d 	.word	0x08005d7d
 8005d58:	08005d75 	.word	0x08005d75
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d62:	e0d8      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d64:	2302      	movs	r3, #2
 8005d66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d6a:	e0d4      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d6c:	2304      	movs	r3, #4
 8005d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d72:	e0d0      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d74:	2308      	movs	r3, #8
 8005d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d7a:	e0cc      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d7c:	2310      	movs	r3, #16
 8005d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d82:	e0c8      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a5e      	ldr	r2, [pc, #376]	; (8005f04 <UART_SetConfig+0x2ec>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d125      	bne.n	8005dda <UART_SetConfig+0x1c2>
 8005d8e:	4b5b      	ldr	r3, [pc, #364]	; (8005efc <UART_SetConfig+0x2e4>)
 8005d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d94:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d98:	2b30      	cmp	r3, #48	; 0x30
 8005d9a:	d016      	beq.n	8005dca <UART_SetConfig+0x1b2>
 8005d9c:	2b30      	cmp	r3, #48	; 0x30
 8005d9e:	d818      	bhi.n	8005dd2 <UART_SetConfig+0x1ba>
 8005da0:	2b20      	cmp	r3, #32
 8005da2:	d00a      	beq.n	8005dba <UART_SetConfig+0x1a2>
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d814      	bhi.n	8005dd2 <UART_SetConfig+0x1ba>
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <UART_SetConfig+0x19a>
 8005dac:	2b10      	cmp	r3, #16
 8005dae:	d008      	beq.n	8005dc2 <UART_SetConfig+0x1aa>
 8005db0:	e00f      	b.n	8005dd2 <UART_SetConfig+0x1ba>
 8005db2:	2300      	movs	r3, #0
 8005db4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005db8:	e0ad      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005dba:	2302      	movs	r3, #2
 8005dbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005dc0:	e0a9      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005dc2:	2304      	movs	r3, #4
 8005dc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005dc8:	e0a5      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005dca:	2308      	movs	r3, #8
 8005dcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005dd0:	e0a1      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005dd2:	2310      	movs	r3, #16
 8005dd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005dd8:	e09d      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a4a      	ldr	r2, [pc, #296]	; (8005f08 <UART_SetConfig+0x2f0>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d125      	bne.n	8005e30 <UART_SetConfig+0x218>
 8005de4:	4b45      	ldr	r3, [pc, #276]	; (8005efc <UART_SetConfig+0x2e4>)
 8005de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005dee:	2bc0      	cmp	r3, #192	; 0xc0
 8005df0:	d016      	beq.n	8005e20 <UART_SetConfig+0x208>
 8005df2:	2bc0      	cmp	r3, #192	; 0xc0
 8005df4:	d818      	bhi.n	8005e28 <UART_SetConfig+0x210>
 8005df6:	2b80      	cmp	r3, #128	; 0x80
 8005df8:	d00a      	beq.n	8005e10 <UART_SetConfig+0x1f8>
 8005dfa:	2b80      	cmp	r3, #128	; 0x80
 8005dfc:	d814      	bhi.n	8005e28 <UART_SetConfig+0x210>
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <UART_SetConfig+0x1f0>
 8005e02:	2b40      	cmp	r3, #64	; 0x40
 8005e04:	d008      	beq.n	8005e18 <UART_SetConfig+0x200>
 8005e06:	e00f      	b.n	8005e28 <UART_SetConfig+0x210>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e0e:	e082      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e10:	2302      	movs	r3, #2
 8005e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e16:	e07e      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e18:	2304      	movs	r3, #4
 8005e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e1e:	e07a      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e20:	2308      	movs	r3, #8
 8005e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e26:	e076      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e28:	2310      	movs	r3, #16
 8005e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e2e:	e072      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a35      	ldr	r2, [pc, #212]	; (8005f0c <UART_SetConfig+0x2f4>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d12a      	bne.n	8005e90 <UART_SetConfig+0x278>
 8005e3a:	4b30      	ldr	r3, [pc, #192]	; (8005efc <UART_SetConfig+0x2e4>)
 8005e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e48:	d01a      	beq.n	8005e80 <UART_SetConfig+0x268>
 8005e4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e4e:	d81b      	bhi.n	8005e88 <UART_SetConfig+0x270>
 8005e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e54:	d00c      	beq.n	8005e70 <UART_SetConfig+0x258>
 8005e56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e5a:	d815      	bhi.n	8005e88 <UART_SetConfig+0x270>
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <UART_SetConfig+0x250>
 8005e60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e64:	d008      	beq.n	8005e78 <UART_SetConfig+0x260>
 8005e66:	e00f      	b.n	8005e88 <UART_SetConfig+0x270>
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e6e:	e052      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e70:	2302      	movs	r3, #2
 8005e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e76:	e04e      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e78:	2304      	movs	r3, #4
 8005e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e7e:	e04a      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e80:	2308      	movs	r3, #8
 8005e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e86:	e046      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e88:	2310      	movs	r3, #16
 8005e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e8e:	e042      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a17      	ldr	r2, [pc, #92]	; (8005ef4 <UART_SetConfig+0x2dc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d13a      	bne.n	8005f10 <UART_SetConfig+0x2f8>
 8005e9a:	4b18      	ldr	r3, [pc, #96]	; (8005efc <UART_SetConfig+0x2e4>)
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ea0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ea4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ea8:	d01a      	beq.n	8005ee0 <UART_SetConfig+0x2c8>
 8005eaa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005eae:	d81b      	bhi.n	8005ee8 <UART_SetConfig+0x2d0>
 8005eb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eb4:	d00c      	beq.n	8005ed0 <UART_SetConfig+0x2b8>
 8005eb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eba:	d815      	bhi.n	8005ee8 <UART_SetConfig+0x2d0>
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d003      	beq.n	8005ec8 <UART_SetConfig+0x2b0>
 8005ec0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ec4:	d008      	beq.n	8005ed8 <UART_SetConfig+0x2c0>
 8005ec6:	e00f      	b.n	8005ee8 <UART_SetConfig+0x2d0>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ece:	e022      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ed6:	e01e      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005ed8:	2304      	movs	r3, #4
 8005eda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ede:	e01a      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005ee0:	2308      	movs	r3, #8
 8005ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ee6:	e016      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005ee8:	2310      	movs	r3, #16
 8005eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eee:	e012      	b.n	8005f16 <UART_SetConfig+0x2fe>
 8005ef0:	cfff69f3 	.word	0xcfff69f3
 8005ef4:	40008000 	.word	0x40008000
 8005ef8:	40013800 	.word	0x40013800
 8005efc:	40021000 	.word	0x40021000
 8005f00:	40004400 	.word	0x40004400
 8005f04:	40004800 	.word	0x40004800
 8005f08:	40004c00 	.word	0x40004c00
 8005f0c:	40005000 	.word	0x40005000
 8005f10:	2310      	movs	r3, #16
 8005f12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4aae      	ldr	r2, [pc, #696]	; (80061d4 <UART_SetConfig+0x5bc>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	f040 8097 	bne.w	8006050 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005f26:	2b08      	cmp	r3, #8
 8005f28:	d823      	bhi.n	8005f72 <UART_SetConfig+0x35a>
 8005f2a:	a201      	add	r2, pc, #4	; (adr r2, 8005f30 <UART_SetConfig+0x318>)
 8005f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f30:	08005f55 	.word	0x08005f55
 8005f34:	08005f73 	.word	0x08005f73
 8005f38:	08005f5d 	.word	0x08005f5d
 8005f3c:	08005f73 	.word	0x08005f73
 8005f40:	08005f63 	.word	0x08005f63
 8005f44:	08005f73 	.word	0x08005f73
 8005f48:	08005f73 	.word	0x08005f73
 8005f4c:	08005f73 	.word	0x08005f73
 8005f50:	08005f6b 	.word	0x08005f6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f54:	f7fd fdec 	bl	8003b30 <HAL_RCC_GetPCLK1Freq>
 8005f58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f5a:	e010      	b.n	8005f7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f5c:	4b9e      	ldr	r3, [pc, #632]	; (80061d8 <UART_SetConfig+0x5c0>)
 8005f5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005f60:	e00d      	b.n	8005f7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f62:	f7fd fd4d 	bl	8003a00 <HAL_RCC_GetSysClockFreq>
 8005f66:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f68:	e009      	b.n	8005f7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005f70:	e005      	b.n	8005f7e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005f7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 8130 	beq.w	80061e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8a:	4a94      	ldr	r2, [pc, #592]	; (80061dc <UART_SetConfig+0x5c4>)
 8005f8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f90:	461a      	mov	r2, r3
 8005f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f94:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	4413      	add	r3, r2
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d305      	bcc.n	8005fb6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d903      	bls.n	8005fbe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005fbc:	e113      	b.n	80061e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	60bb      	str	r3, [r7, #8]
 8005fc4:	60fa      	str	r2, [r7, #12]
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fca:	4a84      	ldr	r2, [pc, #528]	; (80061dc <UART_SetConfig+0x5c4>)
 8005fcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	603b      	str	r3, [r7, #0]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fdc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005fe0:	f7fa f966 	bl	80002b0 <__aeabi_uldivmod>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	4610      	mov	r0, r2
 8005fea:	4619      	mov	r1, r3
 8005fec:	f04f 0200 	mov.w	r2, #0
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	020b      	lsls	r3, r1, #8
 8005ff6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005ffa:	0202      	lsls	r2, r0, #8
 8005ffc:	6979      	ldr	r1, [r7, #20]
 8005ffe:	6849      	ldr	r1, [r1, #4]
 8006000:	0849      	lsrs	r1, r1, #1
 8006002:	2000      	movs	r0, #0
 8006004:	460c      	mov	r4, r1
 8006006:	4605      	mov	r5, r0
 8006008:	eb12 0804 	adds.w	r8, r2, r4
 800600c:	eb43 0905 	adc.w	r9, r3, r5
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	469a      	mov	sl, r3
 8006018:	4693      	mov	fp, r2
 800601a:	4652      	mov	r2, sl
 800601c:	465b      	mov	r3, fp
 800601e:	4640      	mov	r0, r8
 8006020:	4649      	mov	r1, r9
 8006022:	f7fa f945 	bl	80002b0 <__aeabi_uldivmod>
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4613      	mov	r3, r2
 800602c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006034:	d308      	bcc.n	8006048 <UART_SetConfig+0x430>
 8006036:	6a3b      	ldr	r3, [r7, #32]
 8006038:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800603c:	d204      	bcs.n	8006048 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6a3a      	ldr	r2, [r7, #32]
 8006044:	60da      	str	r2, [r3, #12]
 8006046:	e0ce      	b.n	80061e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800604e:	e0ca      	b.n	80061e6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006058:	d167      	bne.n	800612a <UART_SetConfig+0x512>
  {
    switch (clocksource)
 800605a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800605e:	2b08      	cmp	r3, #8
 8006060:	d827      	bhi.n	80060b2 <UART_SetConfig+0x49a>
 8006062:	a201      	add	r2, pc, #4	; (adr r2, 8006068 <UART_SetConfig+0x450>)
 8006064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006068:	0800608d 	.word	0x0800608d
 800606c:	08006095 	.word	0x08006095
 8006070:	0800609d 	.word	0x0800609d
 8006074:	080060b3 	.word	0x080060b3
 8006078:	080060a3 	.word	0x080060a3
 800607c:	080060b3 	.word	0x080060b3
 8006080:	080060b3 	.word	0x080060b3
 8006084:	080060b3 	.word	0x080060b3
 8006088:	080060ab 	.word	0x080060ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800608c:	f7fd fd50 	bl	8003b30 <HAL_RCC_GetPCLK1Freq>
 8006090:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006092:	e014      	b.n	80060be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006094:	f7fd fd62 	bl	8003b5c <HAL_RCC_GetPCLK2Freq>
 8006098:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800609a:	e010      	b.n	80060be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800609c:	4b4e      	ldr	r3, [pc, #312]	; (80061d8 <UART_SetConfig+0x5c0>)
 800609e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80060a0:	e00d      	b.n	80060be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060a2:	f7fd fcad 	bl	8003a00 <HAL_RCC_GetSysClockFreq>
 80060a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80060a8:	e009      	b.n	80060be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80060b0:	e005      	b.n	80060be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80060bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 8090 	beq.w	80061e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ca:	4a44      	ldr	r2, [pc, #272]	; (80061dc <UART_SetConfig+0x5c4>)
 80060cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060d0:	461a      	mov	r2, r3
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80060d8:	005a      	lsls	r2, r3, #1
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	441a      	add	r2, r3
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ee:	6a3b      	ldr	r3, [r7, #32]
 80060f0:	2b0f      	cmp	r3, #15
 80060f2:	d916      	bls.n	8006122 <UART_SetConfig+0x50a>
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060fa:	d212      	bcs.n	8006122 <UART_SetConfig+0x50a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	b29b      	uxth	r3, r3
 8006100:	f023 030f 	bic.w	r3, r3, #15
 8006104:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	085b      	lsrs	r3, r3, #1
 800610a:	b29b      	uxth	r3, r3
 800610c:	f003 0307 	and.w	r3, r3, #7
 8006110:	b29a      	uxth	r2, r3
 8006112:	8bfb      	ldrh	r3, [r7, #30]
 8006114:	4313      	orrs	r3, r2
 8006116:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	8bfa      	ldrh	r2, [r7, #30]
 800611e:	60da      	str	r2, [r3, #12]
 8006120:	e061      	b.n	80061e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006128:	e05d      	b.n	80061e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800612a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800612e:	2b08      	cmp	r3, #8
 8006130:	d827      	bhi.n	8006182 <UART_SetConfig+0x56a>
 8006132:	a201      	add	r2, pc, #4	; (adr r2, 8006138 <UART_SetConfig+0x520>)
 8006134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006138:	0800615d 	.word	0x0800615d
 800613c:	08006165 	.word	0x08006165
 8006140:	0800616d 	.word	0x0800616d
 8006144:	08006183 	.word	0x08006183
 8006148:	08006173 	.word	0x08006173
 800614c:	08006183 	.word	0x08006183
 8006150:	08006183 	.word	0x08006183
 8006154:	08006183 	.word	0x08006183
 8006158:	0800617b 	.word	0x0800617b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800615c:	f7fd fce8 	bl	8003b30 <HAL_RCC_GetPCLK1Freq>
 8006160:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006162:	e014      	b.n	800618e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006164:	f7fd fcfa 	bl	8003b5c <HAL_RCC_GetPCLK2Freq>
 8006168:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800616a:	e010      	b.n	800618e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800616c:	4b1a      	ldr	r3, [pc, #104]	; (80061d8 <UART_SetConfig+0x5c0>)
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006170:	e00d      	b.n	800618e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006172:	f7fd fc45 	bl	8003a00 <HAL_RCC_GetSysClockFreq>
 8006176:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006178:	e009      	b.n	800618e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800617e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006180:	e005      	b.n	800618e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800618c:	bf00      	nop
    }

    if (pclk != 0U)
 800618e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006190:	2b00      	cmp	r3, #0
 8006192:	d028      	beq.n	80061e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	4a10      	ldr	r2, [pc, #64]	; (80061dc <UART_SetConfig+0x5c4>)
 800619a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800619e:	461a      	mov	r2, r3
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	085b      	lsrs	r3, r3, #1
 80061ac:	441a      	add	r2, r3
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	2b0f      	cmp	r3, #15
 80061be:	d90f      	bls.n	80061e0 <UART_SetConfig+0x5c8>
 80061c0:	6a3b      	ldr	r3, [r7, #32]
 80061c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061c6:	d20b      	bcs.n	80061e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = usartdiv;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6a3a      	ldr	r2, [r7, #32]
 80061ce:	60da      	str	r2, [r3, #12]
 80061d0:	e009      	b.n	80061e6 <UART_SetConfig+0x5ce>
 80061d2:	bf00      	nop
 80061d4:	40008000 	.word	0x40008000
 80061d8:	00f42400 	.word	0x00f42400
 80061dc:	080082fc 	.word	0x080082fc
      }
      else
      {
        ret = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2200      	movs	r2, #0
 80061fa:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	2200      	movs	r2, #0
 8006200:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006202:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006206:	4618      	mov	r0, r3
 8006208:	3730      	adds	r7, #48	; 0x30
 800620a:	46bd      	mov	sp, r7
 800620c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006210 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621c:	f003 0301 	and.w	r3, r3, #1
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00a      	beq.n	800623a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800623e:	f003 0302 	and.w	r3, r3, #2
 8006242:	2b00      	cmp	r3, #0
 8006244:	d00a      	beq.n	800625c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	430a      	orrs	r2, r1
 800625a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00a      	beq.n	800627e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	430a      	orrs	r2, r1
 800627c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006282:	f003 0308 	and.w	r3, r3, #8
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00a      	beq.n	80062a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	430a      	orrs	r2, r1
 800629e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a4:	f003 0310 	and.w	r3, r3, #16
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00a      	beq.n	80062c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	430a      	orrs	r2, r1
 80062c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c6:	f003 0320 	and.w	r3, r3, #32
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00a      	beq.n	80062e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	430a      	orrs	r2, r1
 80062e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d01a      	beq.n	8006326 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	430a      	orrs	r2, r1
 8006304:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800630a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800630e:	d10a      	bne.n	8006326 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	430a      	orrs	r2, r1
 8006324:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800632a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	430a      	orrs	r2, r1
 8006346:	605a      	str	r2, [r3, #4]
  }
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af02      	add	r7, sp, #8
 800635a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006364:	f7fc fa46 	bl	80027f4 <HAL_GetTick>
 8006368:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0308 	and.w	r3, r3, #8
 8006374:	2b08      	cmp	r3, #8
 8006376:	d10e      	bne.n	8006396 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006378:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f82f 	bl	80063ea <UART_WaitOnFlagUntilTimeout>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d001      	beq.n	8006396 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e025      	b.n	80063e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d10e      	bne.n	80063c2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f819 	bl	80063ea <UART_WaitOnFlagUntilTimeout>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d001      	beq.n	80063c2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e00f      	b.n	80063e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}

080063ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b084      	sub	sp, #16
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	60f8      	str	r0, [r7, #12]
 80063f2:	60b9      	str	r1, [r7, #8]
 80063f4:	603b      	str	r3, [r7, #0]
 80063f6:	4613      	mov	r3, r2
 80063f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063fa:	e062      	b.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006402:	d05e      	beq.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006404:	f7fc f9f6 	bl	80027f4 <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	69ba      	ldr	r2, [r7, #24]
 8006410:	429a      	cmp	r2, r3
 8006412:	d302      	bcc.n	800641a <UART_WaitOnFlagUntilTimeout+0x30>
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d11d      	bne.n	8006456 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006428:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 0201 	bic.w	r2, r2, #1
 8006438:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2220      	movs	r2, #32
 800643e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2220      	movs	r2, #32
 8006446:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e045      	b.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0304 	and.w	r3, r3, #4
 8006460:	2b00      	cmp	r3, #0
 8006462:	d02e      	beq.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800646e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006472:	d126      	bne.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800647c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800648c:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	689a      	ldr	r2, [r3, #8]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f022 0201 	bic.w	r2, r2, #1
 800649c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2220      	movs	r2, #32
 80064a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2220      	movs	r2, #32
 80064aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2220      	movs	r2, #32
 80064b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e00f      	b.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	69da      	ldr	r2, [r3, #28]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	4013      	ands	r3, r2
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	bf0c      	ite	eq
 80064d2:	2301      	moveq	r3, #1
 80064d4:	2300      	movne	r3, #0
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	461a      	mov	r2, r3
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d08d      	beq.n	80063fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
	...

080064ec <__errno>:
 80064ec:	4b01      	ldr	r3, [pc, #4]	; (80064f4 <__errno+0x8>)
 80064ee:	6818      	ldr	r0, [r3, #0]
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	2000001c 	.word	0x2000001c

080064f8 <__libc_init_array>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	4d0d      	ldr	r5, [pc, #52]	; (8006530 <__libc_init_array+0x38>)
 80064fc:	4c0d      	ldr	r4, [pc, #52]	; (8006534 <__libc_init_array+0x3c>)
 80064fe:	1b64      	subs	r4, r4, r5
 8006500:	10a4      	asrs	r4, r4, #2
 8006502:	2600      	movs	r6, #0
 8006504:	42a6      	cmp	r6, r4
 8006506:	d109      	bne.n	800651c <__libc_init_array+0x24>
 8006508:	4d0b      	ldr	r5, [pc, #44]	; (8006538 <__libc_init_array+0x40>)
 800650a:	4c0c      	ldr	r4, [pc, #48]	; (800653c <__libc_init_array+0x44>)
 800650c:	f001 fb78 	bl	8007c00 <_init>
 8006510:	1b64      	subs	r4, r4, r5
 8006512:	10a4      	asrs	r4, r4, #2
 8006514:	2600      	movs	r6, #0
 8006516:	42a6      	cmp	r6, r4
 8006518:	d105      	bne.n	8006526 <__libc_init_array+0x2e>
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006520:	4798      	blx	r3
 8006522:	3601      	adds	r6, #1
 8006524:	e7ee      	b.n	8006504 <__libc_init_array+0xc>
 8006526:	f855 3b04 	ldr.w	r3, [r5], #4
 800652a:	4798      	blx	r3
 800652c:	3601      	adds	r6, #1
 800652e:	e7f2      	b.n	8006516 <__libc_init_array+0x1e>
 8006530:	08008464 	.word	0x08008464
 8006534:	08008464 	.word	0x08008464
 8006538:	08008464 	.word	0x08008464
 800653c:	08008468 	.word	0x08008468

08006540 <malloc>:
 8006540:	4b02      	ldr	r3, [pc, #8]	; (800654c <malloc+0xc>)
 8006542:	4601      	mov	r1, r0
 8006544:	6818      	ldr	r0, [r3, #0]
 8006546:	f000 b895 	b.w	8006674 <_malloc_r>
 800654a:	bf00      	nop
 800654c:	2000001c 	.word	0x2000001c

08006550 <memcmp>:
 8006550:	b510      	push	{r4, lr}
 8006552:	3901      	subs	r1, #1
 8006554:	4402      	add	r2, r0
 8006556:	4290      	cmp	r0, r2
 8006558:	d101      	bne.n	800655e <memcmp+0xe>
 800655a:	2000      	movs	r0, #0
 800655c:	e005      	b.n	800656a <memcmp+0x1a>
 800655e:	7803      	ldrb	r3, [r0, #0]
 8006560:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006564:	42a3      	cmp	r3, r4
 8006566:	d001      	beq.n	800656c <memcmp+0x1c>
 8006568:	1b18      	subs	r0, r3, r4
 800656a:	bd10      	pop	{r4, pc}
 800656c:	3001      	adds	r0, #1
 800656e:	e7f2      	b.n	8006556 <memcmp+0x6>

08006570 <memcpy>:
 8006570:	440a      	add	r2, r1
 8006572:	4291      	cmp	r1, r2
 8006574:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006578:	d100      	bne.n	800657c <memcpy+0xc>
 800657a:	4770      	bx	lr
 800657c:	b510      	push	{r4, lr}
 800657e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006586:	4291      	cmp	r1, r2
 8006588:	d1f9      	bne.n	800657e <memcpy+0xe>
 800658a:	bd10      	pop	{r4, pc}

0800658c <memset>:
 800658c:	4402      	add	r2, r0
 800658e:	4603      	mov	r3, r0
 8006590:	4293      	cmp	r3, r2
 8006592:	d100      	bne.n	8006596 <memset+0xa>
 8006594:	4770      	bx	lr
 8006596:	f803 1b01 	strb.w	r1, [r3], #1
 800659a:	e7f9      	b.n	8006590 <memset+0x4>

0800659c <_free_r>:
 800659c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800659e:	2900      	cmp	r1, #0
 80065a0:	d044      	beq.n	800662c <_free_r+0x90>
 80065a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065a6:	9001      	str	r0, [sp, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f1a1 0404 	sub.w	r4, r1, #4
 80065ae:	bfb8      	it	lt
 80065b0:	18e4      	addlt	r4, r4, r3
 80065b2:	f000 fd3d 	bl	8007030 <__malloc_lock>
 80065b6:	4a1e      	ldr	r2, [pc, #120]	; (8006630 <_free_r+0x94>)
 80065b8:	9801      	ldr	r0, [sp, #4]
 80065ba:	6813      	ldr	r3, [r2, #0]
 80065bc:	b933      	cbnz	r3, 80065cc <_free_r+0x30>
 80065be:	6063      	str	r3, [r4, #4]
 80065c0:	6014      	str	r4, [r2, #0]
 80065c2:	b003      	add	sp, #12
 80065c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065c8:	f000 bd38 	b.w	800703c <__malloc_unlock>
 80065cc:	42a3      	cmp	r3, r4
 80065ce:	d908      	bls.n	80065e2 <_free_r+0x46>
 80065d0:	6825      	ldr	r5, [r4, #0]
 80065d2:	1961      	adds	r1, r4, r5
 80065d4:	428b      	cmp	r3, r1
 80065d6:	bf01      	itttt	eq
 80065d8:	6819      	ldreq	r1, [r3, #0]
 80065da:	685b      	ldreq	r3, [r3, #4]
 80065dc:	1949      	addeq	r1, r1, r5
 80065de:	6021      	streq	r1, [r4, #0]
 80065e0:	e7ed      	b.n	80065be <_free_r+0x22>
 80065e2:	461a      	mov	r2, r3
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	b10b      	cbz	r3, 80065ec <_free_r+0x50>
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	d9fa      	bls.n	80065e2 <_free_r+0x46>
 80065ec:	6811      	ldr	r1, [r2, #0]
 80065ee:	1855      	adds	r5, r2, r1
 80065f0:	42a5      	cmp	r5, r4
 80065f2:	d10b      	bne.n	800660c <_free_r+0x70>
 80065f4:	6824      	ldr	r4, [r4, #0]
 80065f6:	4421      	add	r1, r4
 80065f8:	1854      	adds	r4, r2, r1
 80065fa:	42a3      	cmp	r3, r4
 80065fc:	6011      	str	r1, [r2, #0]
 80065fe:	d1e0      	bne.n	80065c2 <_free_r+0x26>
 8006600:	681c      	ldr	r4, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	6053      	str	r3, [r2, #4]
 8006606:	4421      	add	r1, r4
 8006608:	6011      	str	r1, [r2, #0]
 800660a:	e7da      	b.n	80065c2 <_free_r+0x26>
 800660c:	d902      	bls.n	8006614 <_free_r+0x78>
 800660e:	230c      	movs	r3, #12
 8006610:	6003      	str	r3, [r0, #0]
 8006612:	e7d6      	b.n	80065c2 <_free_r+0x26>
 8006614:	6825      	ldr	r5, [r4, #0]
 8006616:	1961      	adds	r1, r4, r5
 8006618:	428b      	cmp	r3, r1
 800661a:	bf04      	itt	eq
 800661c:	6819      	ldreq	r1, [r3, #0]
 800661e:	685b      	ldreq	r3, [r3, #4]
 8006620:	6063      	str	r3, [r4, #4]
 8006622:	bf04      	itt	eq
 8006624:	1949      	addeq	r1, r1, r5
 8006626:	6021      	streq	r1, [r4, #0]
 8006628:	6054      	str	r4, [r2, #4]
 800662a:	e7ca      	b.n	80065c2 <_free_r+0x26>
 800662c:	b003      	add	sp, #12
 800662e:	bd30      	pop	{r4, r5, pc}
 8006630:	20001cac 	.word	0x20001cac

08006634 <sbrk_aligned>:
 8006634:	b570      	push	{r4, r5, r6, lr}
 8006636:	4e0e      	ldr	r6, [pc, #56]	; (8006670 <sbrk_aligned+0x3c>)
 8006638:	460c      	mov	r4, r1
 800663a:	6831      	ldr	r1, [r6, #0]
 800663c:	4605      	mov	r5, r0
 800663e:	b911      	cbnz	r1, 8006646 <sbrk_aligned+0x12>
 8006640:	f000 f930 	bl	80068a4 <_sbrk_r>
 8006644:	6030      	str	r0, [r6, #0]
 8006646:	4621      	mov	r1, r4
 8006648:	4628      	mov	r0, r5
 800664a:	f000 f92b 	bl	80068a4 <_sbrk_r>
 800664e:	1c43      	adds	r3, r0, #1
 8006650:	d00a      	beq.n	8006668 <sbrk_aligned+0x34>
 8006652:	1cc4      	adds	r4, r0, #3
 8006654:	f024 0403 	bic.w	r4, r4, #3
 8006658:	42a0      	cmp	r0, r4
 800665a:	d007      	beq.n	800666c <sbrk_aligned+0x38>
 800665c:	1a21      	subs	r1, r4, r0
 800665e:	4628      	mov	r0, r5
 8006660:	f000 f920 	bl	80068a4 <_sbrk_r>
 8006664:	3001      	adds	r0, #1
 8006666:	d101      	bne.n	800666c <sbrk_aligned+0x38>
 8006668:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800666c:	4620      	mov	r0, r4
 800666e:	bd70      	pop	{r4, r5, r6, pc}
 8006670:	20001cb0 	.word	0x20001cb0

08006674 <_malloc_r>:
 8006674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006678:	1ccd      	adds	r5, r1, #3
 800667a:	f025 0503 	bic.w	r5, r5, #3
 800667e:	3508      	adds	r5, #8
 8006680:	2d0c      	cmp	r5, #12
 8006682:	bf38      	it	cc
 8006684:	250c      	movcc	r5, #12
 8006686:	2d00      	cmp	r5, #0
 8006688:	4607      	mov	r7, r0
 800668a:	db01      	blt.n	8006690 <_malloc_r+0x1c>
 800668c:	42a9      	cmp	r1, r5
 800668e:	d905      	bls.n	800669c <_malloc_r+0x28>
 8006690:	230c      	movs	r3, #12
 8006692:	603b      	str	r3, [r7, #0]
 8006694:	2600      	movs	r6, #0
 8006696:	4630      	mov	r0, r6
 8006698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800669c:	4e2e      	ldr	r6, [pc, #184]	; (8006758 <_malloc_r+0xe4>)
 800669e:	f000 fcc7 	bl	8007030 <__malloc_lock>
 80066a2:	6833      	ldr	r3, [r6, #0]
 80066a4:	461c      	mov	r4, r3
 80066a6:	bb34      	cbnz	r4, 80066f6 <_malloc_r+0x82>
 80066a8:	4629      	mov	r1, r5
 80066aa:	4638      	mov	r0, r7
 80066ac:	f7ff ffc2 	bl	8006634 <sbrk_aligned>
 80066b0:	1c43      	adds	r3, r0, #1
 80066b2:	4604      	mov	r4, r0
 80066b4:	d14d      	bne.n	8006752 <_malloc_r+0xde>
 80066b6:	6834      	ldr	r4, [r6, #0]
 80066b8:	4626      	mov	r6, r4
 80066ba:	2e00      	cmp	r6, #0
 80066bc:	d140      	bne.n	8006740 <_malloc_r+0xcc>
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	4631      	mov	r1, r6
 80066c2:	4638      	mov	r0, r7
 80066c4:	eb04 0803 	add.w	r8, r4, r3
 80066c8:	f000 f8ec 	bl	80068a4 <_sbrk_r>
 80066cc:	4580      	cmp	r8, r0
 80066ce:	d13a      	bne.n	8006746 <_malloc_r+0xd2>
 80066d0:	6821      	ldr	r1, [r4, #0]
 80066d2:	3503      	adds	r5, #3
 80066d4:	1a6d      	subs	r5, r5, r1
 80066d6:	f025 0503 	bic.w	r5, r5, #3
 80066da:	3508      	adds	r5, #8
 80066dc:	2d0c      	cmp	r5, #12
 80066de:	bf38      	it	cc
 80066e0:	250c      	movcc	r5, #12
 80066e2:	4629      	mov	r1, r5
 80066e4:	4638      	mov	r0, r7
 80066e6:	f7ff ffa5 	bl	8006634 <sbrk_aligned>
 80066ea:	3001      	adds	r0, #1
 80066ec:	d02b      	beq.n	8006746 <_malloc_r+0xd2>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	442b      	add	r3, r5
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	e00e      	b.n	8006714 <_malloc_r+0xa0>
 80066f6:	6822      	ldr	r2, [r4, #0]
 80066f8:	1b52      	subs	r2, r2, r5
 80066fa:	d41e      	bmi.n	800673a <_malloc_r+0xc6>
 80066fc:	2a0b      	cmp	r2, #11
 80066fe:	d916      	bls.n	800672e <_malloc_r+0xba>
 8006700:	1961      	adds	r1, r4, r5
 8006702:	42a3      	cmp	r3, r4
 8006704:	6025      	str	r5, [r4, #0]
 8006706:	bf18      	it	ne
 8006708:	6059      	strne	r1, [r3, #4]
 800670a:	6863      	ldr	r3, [r4, #4]
 800670c:	bf08      	it	eq
 800670e:	6031      	streq	r1, [r6, #0]
 8006710:	5162      	str	r2, [r4, r5]
 8006712:	604b      	str	r3, [r1, #4]
 8006714:	4638      	mov	r0, r7
 8006716:	f104 060b 	add.w	r6, r4, #11
 800671a:	f000 fc8f 	bl	800703c <__malloc_unlock>
 800671e:	f026 0607 	bic.w	r6, r6, #7
 8006722:	1d23      	adds	r3, r4, #4
 8006724:	1af2      	subs	r2, r6, r3
 8006726:	d0b6      	beq.n	8006696 <_malloc_r+0x22>
 8006728:	1b9b      	subs	r3, r3, r6
 800672a:	50a3      	str	r3, [r4, r2]
 800672c:	e7b3      	b.n	8006696 <_malloc_r+0x22>
 800672e:	6862      	ldr	r2, [r4, #4]
 8006730:	42a3      	cmp	r3, r4
 8006732:	bf0c      	ite	eq
 8006734:	6032      	streq	r2, [r6, #0]
 8006736:	605a      	strne	r2, [r3, #4]
 8006738:	e7ec      	b.n	8006714 <_malloc_r+0xa0>
 800673a:	4623      	mov	r3, r4
 800673c:	6864      	ldr	r4, [r4, #4]
 800673e:	e7b2      	b.n	80066a6 <_malloc_r+0x32>
 8006740:	4634      	mov	r4, r6
 8006742:	6876      	ldr	r6, [r6, #4]
 8006744:	e7b9      	b.n	80066ba <_malloc_r+0x46>
 8006746:	230c      	movs	r3, #12
 8006748:	603b      	str	r3, [r7, #0]
 800674a:	4638      	mov	r0, r7
 800674c:	f000 fc76 	bl	800703c <__malloc_unlock>
 8006750:	e7a1      	b.n	8006696 <_malloc_r+0x22>
 8006752:	6025      	str	r5, [r4, #0]
 8006754:	e7de      	b.n	8006714 <_malloc_r+0xa0>
 8006756:	bf00      	nop
 8006758:	20001cac 	.word	0x20001cac

0800675c <iprintf>:
 800675c:	b40f      	push	{r0, r1, r2, r3}
 800675e:	4b0a      	ldr	r3, [pc, #40]	; (8006788 <iprintf+0x2c>)
 8006760:	b513      	push	{r0, r1, r4, lr}
 8006762:	681c      	ldr	r4, [r3, #0]
 8006764:	b124      	cbz	r4, 8006770 <iprintf+0x14>
 8006766:	69a3      	ldr	r3, [r4, #24]
 8006768:	b913      	cbnz	r3, 8006770 <iprintf+0x14>
 800676a:	4620      	mov	r0, r4
 800676c:	f000 fb48 	bl	8006e00 <__sinit>
 8006770:	ab05      	add	r3, sp, #20
 8006772:	9a04      	ldr	r2, [sp, #16]
 8006774:	68a1      	ldr	r1, [r4, #8]
 8006776:	9301      	str	r3, [sp, #4]
 8006778:	4620      	mov	r0, r4
 800677a:	f000 fdeb 	bl	8007354 <_vfiprintf_r>
 800677e:	b002      	add	sp, #8
 8006780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006784:	b004      	add	sp, #16
 8006786:	4770      	bx	lr
 8006788:	2000001c 	.word	0x2000001c

0800678c <putchar>:
 800678c:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <putchar+0x28>)
 800678e:	b513      	push	{r0, r1, r4, lr}
 8006790:	681c      	ldr	r4, [r3, #0]
 8006792:	4601      	mov	r1, r0
 8006794:	b134      	cbz	r4, 80067a4 <putchar+0x18>
 8006796:	69a3      	ldr	r3, [r4, #24]
 8006798:	b923      	cbnz	r3, 80067a4 <putchar+0x18>
 800679a:	9001      	str	r0, [sp, #4]
 800679c:	4620      	mov	r0, r4
 800679e:	f000 fb2f 	bl	8006e00 <__sinit>
 80067a2:	9901      	ldr	r1, [sp, #4]
 80067a4:	68a2      	ldr	r2, [r4, #8]
 80067a6:	4620      	mov	r0, r4
 80067a8:	b002      	add	sp, #8
 80067aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ae:	f001 b895 	b.w	80078dc <_putc_r>
 80067b2:	bf00      	nop
 80067b4:	2000001c 	.word	0x2000001c

080067b8 <_puts_r>:
 80067b8:	b570      	push	{r4, r5, r6, lr}
 80067ba:	460e      	mov	r6, r1
 80067bc:	4605      	mov	r5, r0
 80067be:	b118      	cbz	r0, 80067c8 <_puts_r+0x10>
 80067c0:	6983      	ldr	r3, [r0, #24]
 80067c2:	b90b      	cbnz	r3, 80067c8 <_puts_r+0x10>
 80067c4:	f000 fb1c 	bl	8006e00 <__sinit>
 80067c8:	69ab      	ldr	r3, [r5, #24]
 80067ca:	68ac      	ldr	r4, [r5, #8]
 80067cc:	b913      	cbnz	r3, 80067d4 <_puts_r+0x1c>
 80067ce:	4628      	mov	r0, r5
 80067d0:	f000 fb16 	bl	8006e00 <__sinit>
 80067d4:	4b2c      	ldr	r3, [pc, #176]	; (8006888 <_puts_r+0xd0>)
 80067d6:	429c      	cmp	r4, r3
 80067d8:	d120      	bne.n	800681c <_puts_r+0x64>
 80067da:	686c      	ldr	r4, [r5, #4]
 80067dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067de:	07db      	lsls	r3, r3, #31
 80067e0:	d405      	bmi.n	80067ee <_puts_r+0x36>
 80067e2:	89a3      	ldrh	r3, [r4, #12]
 80067e4:	0598      	lsls	r0, r3, #22
 80067e6:	d402      	bmi.n	80067ee <_puts_r+0x36>
 80067e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067ea:	f000 fbb9 	bl	8006f60 <__retarget_lock_acquire_recursive>
 80067ee:	89a3      	ldrh	r3, [r4, #12]
 80067f0:	0719      	lsls	r1, r3, #28
 80067f2:	d51d      	bpl.n	8006830 <_puts_r+0x78>
 80067f4:	6923      	ldr	r3, [r4, #16]
 80067f6:	b1db      	cbz	r3, 8006830 <_puts_r+0x78>
 80067f8:	3e01      	subs	r6, #1
 80067fa:	68a3      	ldr	r3, [r4, #8]
 80067fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006800:	3b01      	subs	r3, #1
 8006802:	60a3      	str	r3, [r4, #8]
 8006804:	bb39      	cbnz	r1, 8006856 <_puts_r+0x9e>
 8006806:	2b00      	cmp	r3, #0
 8006808:	da38      	bge.n	800687c <_puts_r+0xc4>
 800680a:	4622      	mov	r2, r4
 800680c:	210a      	movs	r1, #10
 800680e:	4628      	mov	r0, r5
 8006810:	f000 f8fe 	bl	8006a10 <__swbuf_r>
 8006814:	3001      	adds	r0, #1
 8006816:	d011      	beq.n	800683c <_puts_r+0x84>
 8006818:	250a      	movs	r5, #10
 800681a:	e011      	b.n	8006840 <_puts_r+0x88>
 800681c:	4b1b      	ldr	r3, [pc, #108]	; (800688c <_puts_r+0xd4>)
 800681e:	429c      	cmp	r4, r3
 8006820:	d101      	bne.n	8006826 <_puts_r+0x6e>
 8006822:	68ac      	ldr	r4, [r5, #8]
 8006824:	e7da      	b.n	80067dc <_puts_r+0x24>
 8006826:	4b1a      	ldr	r3, [pc, #104]	; (8006890 <_puts_r+0xd8>)
 8006828:	429c      	cmp	r4, r3
 800682a:	bf08      	it	eq
 800682c:	68ec      	ldreq	r4, [r5, #12]
 800682e:	e7d5      	b.n	80067dc <_puts_r+0x24>
 8006830:	4621      	mov	r1, r4
 8006832:	4628      	mov	r0, r5
 8006834:	f000 f93e 	bl	8006ab4 <__swsetup_r>
 8006838:	2800      	cmp	r0, #0
 800683a:	d0dd      	beq.n	80067f8 <_puts_r+0x40>
 800683c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006840:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006842:	07da      	lsls	r2, r3, #31
 8006844:	d405      	bmi.n	8006852 <_puts_r+0x9a>
 8006846:	89a3      	ldrh	r3, [r4, #12]
 8006848:	059b      	lsls	r3, r3, #22
 800684a:	d402      	bmi.n	8006852 <_puts_r+0x9a>
 800684c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800684e:	f000 fb88 	bl	8006f62 <__retarget_lock_release_recursive>
 8006852:	4628      	mov	r0, r5
 8006854:	bd70      	pop	{r4, r5, r6, pc}
 8006856:	2b00      	cmp	r3, #0
 8006858:	da04      	bge.n	8006864 <_puts_r+0xac>
 800685a:	69a2      	ldr	r2, [r4, #24]
 800685c:	429a      	cmp	r2, r3
 800685e:	dc06      	bgt.n	800686e <_puts_r+0xb6>
 8006860:	290a      	cmp	r1, #10
 8006862:	d004      	beq.n	800686e <_puts_r+0xb6>
 8006864:	6823      	ldr	r3, [r4, #0]
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	6022      	str	r2, [r4, #0]
 800686a:	7019      	strb	r1, [r3, #0]
 800686c:	e7c5      	b.n	80067fa <_puts_r+0x42>
 800686e:	4622      	mov	r2, r4
 8006870:	4628      	mov	r0, r5
 8006872:	f000 f8cd 	bl	8006a10 <__swbuf_r>
 8006876:	3001      	adds	r0, #1
 8006878:	d1bf      	bne.n	80067fa <_puts_r+0x42>
 800687a:	e7df      	b.n	800683c <_puts_r+0x84>
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	250a      	movs	r5, #10
 8006880:	1c5a      	adds	r2, r3, #1
 8006882:	6022      	str	r2, [r4, #0]
 8006884:	701d      	strb	r5, [r3, #0]
 8006886:	e7db      	b.n	8006840 <_puts_r+0x88>
 8006888:	080083e8 	.word	0x080083e8
 800688c:	08008408 	.word	0x08008408
 8006890:	080083c8 	.word	0x080083c8

08006894 <puts>:
 8006894:	4b02      	ldr	r3, [pc, #8]	; (80068a0 <puts+0xc>)
 8006896:	4601      	mov	r1, r0
 8006898:	6818      	ldr	r0, [r3, #0]
 800689a:	f7ff bf8d 	b.w	80067b8 <_puts_r>
 800689e:	bf00      	nop
 80068a0:	2000001c 	.word	0x2000001c

080068a4 <_sbrk_r>:
 80068a4:	b538      	push	{r3, r4, r5, lr}
 80068a6:	4d06      	ldr	r5, [pc, #24]	; (80068c0 <_sbrk_r+0x1c>)
 80068a8:	2300      	movs	r3, #0
 80068aa:	4604      	mov	r4, r0
 80068ac:	4608      	mov	r0, r1
 80068ae:	602b      	str	r3, [r5, #0]
 80068b0:	f7fa f9ea 	bl	8000c88 <_sbrk>
 80068b4:	1c43      	adds	r3, r0, #1
 80068b6:	d102      	bne.n	80068be <_sbrk_r+0x1a>
 80068b8:	682b      	ldr	r3, [r5, #0]
 80068ba:	b103      	cbz	r3, 80068be <_sbrk_r+0x1a>
 80068bc:	6023      	str	r3, [r4, #0]
 80068be:	bd38      	pop	{r3, r4, r5, pc}
 80068c0:	20001cb8 	.word	0x20001cb8

080068c4 <siprintf>:
 80068c4:	b40e      	push	{r1, r2, r3}
 80068c6:	b500      	push	{lr}
 80068c8:	b09c      	sub	sp, #112	; 0x70
 80068ca:	ab1d      	add	r3, sp, #116	; 0x74
 80068cc:	9002      	str	r0, [sp, #8]
 80068ce:	9006      	str	r0, [sp, #24]
 80068d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068d4:	4809      	ldr	r0, [pc, #36]	; (80068fc <siprintf+0x38>)
 80068d6:	9107      	str	r1, [sp, #28]
 80068d8:	9104      	str	r1, [sp, #16]
 80068da:	4909      	ldr	r1, [pc, #36]	; (8006900 <siprintf+0x3c>)
 80068dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80068e0:	9105      	str	r1, [sp, #20]
 80068e2:	6800      	ldr	r0, [r0, #0]
 80068e4:	9301      	str	r3, [sp, #4]
 80068e6:	a902      	add	r1, sp, #8
 80068e8:	f000 fc0a 	bl	8007100 <_svfiprintf_r>
 80068ec:	9b02      	ldr	r3, [sp, #8]
 80068ee:	2200      	movs	r2, #0
 80068f0:	701a      	strb	r2, [r3, #0]
 80068f2:	b01c      	add	sp, #112	; 0x70
 80068f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80068f8:	b003      	add	sp, #12
 80068fa:	4770      	bx	lr
 80068fc:	2000001c 	.word	0x2000001c
 8006900:	ffff0208 	.word	0xffff0208

08006904 <strncpy>:
 8006904:	b510      	push	{r4, lr}
 8006906:	3901      	subs	r1, #1
 8006908:	4603      	mov	r3, r0
 800690a:	b132      	cbz	r2, 800691a <strncpy+0x16>
 800690c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006910:	f803 4b01 	strb.w	r4, [r3], #1
 8006914:	3a01      	subs	r2, #1
 8006916:	2c00      	cmp	r4, #0
 8006918:	d1f7      	bne.n	800690a <strncpy+0x6>
 800691a:	441a      	add	r2, r3
 800691c:	2100      	movs	r1, #0
 800691e:	4293      	cmp	r3, r2
 8006920:	d100      	bne.n	8006924 <strncpy+0x20>
 8006922:	bd10      	pop	{r4, pc}
 8006924:	f803 1b01 	strb.w	r1, [r3], #1
 8006928:	e7f9      	b.n	800691e <strncpy+0x1a>

0800692a <strstr>:
 800692a:	780a      	ldrb	r2, [r1, #0]
 800692c:	b570      	push	{r4, r5, r6, lr}
 800692e:	b96a      	cbnz	r2, 800694c <strstr+0x22>
 8006930:	bd70      	pop	{r4, r5, r6, pc}
 8006932:	429a      	cmp	r2, r3
 8006934:	d109      	bne.n	800694a <strstr+0x20>
 8006936:	460c      	mov	r4, r1
 8006938:	4605      	mov	r5, r0
 800693a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800693e:	2b00      	cmp	r3, #0
 8006940:	d0f6      	beq.n	8006930 <strstr+0x6>
 8006942:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006946:	429e      	cmp	r6, r3
 8006948:	d0f7      	beq.n	800693a <strstr+0x10>
 800694a:	3001      	adds	r0, #1
 800694c:	7803      	ldrb	r3, [r0, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1ef      	bne.n	8006932 <strstr+0x8>
 8006952:	4618      	mov	r0, r3
 8006954:	e7ec      	b.n	8006930 <strstr+0x6>
	...

08006958 <strtok>:
 8006958:	4b16      	ldr	r3, [pc, #88]	; (80069b4 <strtok+0x5c>)
 800695a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800695c:	681e      	ldr	r6, [r3, #0]
 800695e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8006960:	4605      	mov	r5, r0
 8006962:	b9fc      	cbnz	r4, 80069a4 <strtok+0x4c>
 8006964:	2050      	movs	r0, #80	; 0x50
 8006966:	9101      	str	r1, [sp, #4]
 8006968:	f7ff fdea 	bl	8006540 <malloc>
 800696c:	9901      	ldr	r1, [sp, #4]
 800696e:	65b0      	str	r0, [r6, #88]	; 0x58
 8006970:	4602      	mov	r2, r0
 8006972:	b920      	cbnz	r0, 800697e <strtok+0x26>
 8006974:	4b10      	ldr	r3, [pc, #64]	; (80069b8 <strtok+0x60>)
 8006976:	4811      	ldr	r0, [pc, #68]	; (80069bc <strtok+0x64>)
 8006978:	2157      	movs	r1, #87	; 0x57
 800697a:	f000 f909 	bl	8006b90 <__assert_func>
 800697e:	e9c0 4400 	strd	r4, r4, [r0]
 8006982:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006986:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800698a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800698e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006992:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006996:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800699a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800699e:	6184      	str	r4, [r0, #24]
 80069a0:	7704      	strb	r4, [r0, #28]
 80069a2:	6244      	str	r4, [r0, #36]	; 0x24
 80069a4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80069a6:	2301      	movs	r3, #1
 80069a8:	4628      	mov	r0, r5
 80069aa:	b002      	add	sp, #8
 80069ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80069b0:	f000 b806 	b.w	80069c0 <__strtok_r>
 80069b4:	2000001c 	.word	0x2000001c
 80069b8:	08008318 	.word	0x08008318
 80069bc:	0800832f 	.word	0x0800832f

080069c0 <__strtok_r>:
 80069c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069c2:	b908      	cbnz	r0, 80069c8 <__strtok_r+0x8>
 80069c4:	6810      	ldr	r0, [r2, #0]
 80069c6:	b188      	cbz	r0, 80069ec <__strtok_r+0x2c>
 80069c8:	4604      	mov	r4, r0
 80069ca:	4620      	mov	r0, r4
 80069cc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80069d0:	460f      	mov	r7, r1
 80069d2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80069d6:	b91e      	cbnz	r6, 80069e0 <__strtok_r+0x20>
 80069d8:	b965      	cbnz	r5, 80069f4 <__strtok_r+0x34>
 80069da:	6015      	str	r5, [r2, #0]
 80069dc:	4628      	mov	r0, r5
 80069de:	e005      	b.n	80069ec <__strtok_r+0x2c>
 80069e0:	42b5      	cmp	r5, r6
 80069e2:	d1f6      	bne.n	80069d2 <__strtok_r+0x12>
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d1f0      	bne.n	80069ca <__strtok_r+0xa>
 80069e8:	6014      	str	r4, [r2, #0]
 80069ea:	7003      	strb	r3, [r0, #0]
 80069ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ee:	461c      	mov	r4, r3
 80069f0:	e00c      	b.n	8006a0c <__strtok_r+0x4c>
 80069f2:	b915      	cbnz	r5, 80069fa <__strtok_r+0x3a>
 80069f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80069f8:	460e      	mov	r6, r1
 80069fa:	f816 5b01 	ldrb.w	r5, [r6], #1
 80069fe:	42ab      	cmp	r3, r5
 8006a00:	d1f7      	bne.n	80069f2 <__strtok_r+0x32>
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0f3      	beq.n	80069ee <__strtok_r+0x2e>
 8006a06:	2300      	movs	r3, #0
 8006a08:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006a0c:	6014      	str	r4, [r2, #0]
 8006a0e:	e7ed      	b.n	80069ec <__strtok_r+0x2c>

08006a10 <__swbuf_r>:
 8006a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a12:	460e      	mov	r6, r1
 8006a14:	4614      	mov	r4, r2
 8006a16:	4605      	mov	r5, r0
 8006a18:	b118      	cbz	r0, 8006a22 <__swbuf_r+0x12>
 8006a1a:	6983      	ldr	r3, [r0, #24]
 8006a1c:	b90b      	cbnz	r3, 8006a22 <__swbuf_r+0x12>
 8006a1e:	f000 f9ef 	bl	8006e00 <__sinit>
 8006a22:	4b21      	ldr	r3, [pc, #132]	; (8006aa8 <__swbuf_r+0x98>)
 8006a24:	429c      	cmp	r4, r3
 8006a26:	d12b      	bne.n	8006a80 <__swbuf_r+0x70>
 8006a28:	686c      	ldr	r4, [r5, #4]
 8006a2a:	69a3      	ldr	r3, [r4, #24]
 8006a2c:	60a3      	str	r3, [r4, #8]
 8006a2e:	89a3      	ldrh	r3, [r4, #12]
 8006a30:	071a      	lsls	r2, r3, #28
 8006a32:	d52f      	bpl.n	8006a94 <__swbuf_r+0x84>
 8006a34:	6923      	ldr	r3, [r4, #16]
 8006a36:	b36b      	cbz	r3, 8006a94 <__swbuf_r+0x84>
 8006a38:	6923      	ldr	r3, [r4, #16]
 8006a3a:	6820      	ldr	r0, [r4, #0]
 8006a3c:	1ac0      	subs	r0, r0, r3
 8006a3e:	6963      	ldr	r3, [r4, #20]
 8006a40:	b2f6      	uxtb	r6, r6
 8006a42:	4283      	cmp	r3, r0
 8006a44:	4637      	mov	r7, r6
 8006a46:	dc04      	bgt.n	8006a52 <__swbuf_r+0x42>
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	f000 f944 	bl	8006cd8 <_fflush_r>
 8006a50:	bb30      	cbnz	r0, 8006aa0 <__swbuf_r+0x90>
 8006a52:	68a3      	ldr	r3, [r4, #8]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	60a3      	str	r3, [r4, #8]
 8006a58:	6823      	ldr	r3, [r4, #0]
 8006a5a:	1c5a      	adds	r2, r3, #1
 8006a5c:	6022      	str	r2, [r4, #0]
 8006a5e:	701e      	strb	r6, [r3, #0]
 8006a60:	6963      	ldr	r3, [r4, #20]
 8006a62:	3001      	adds	r0, #1
 8006a64:	4283      	cmp	r3, r0
 8006a66:	d004      	beq.n	8006a72 <__swbuf_r+0x62>
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	07db      	lsls	r3, r3, #31
 8006a6c:	d506      	bpl.n	8006a7c <__swbuf_r+0x6c>
 8006a6e:	2e0a      	cmp	r6, #10
 8006a70:	d104      	bne.n	8006a7c <__swbuf_r+0x6c>
 8006a72:	4621      	mov	r1, r4
 8006a74:	4628      	mov	r0, r5
 8006a76:	f000 f92f 	bl	8006cd8 <_fflush_r>
 8006a7a:	b988      	cbnz	r0, 8006aa0 <__swbuf_r+0x90>
 8006a7c:	4638      	mov	r0, r7
 8006a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a80:	4b0a      	ldr	r3, [pc, #40]	; (8006aac <__swbuf_r+0x9c>)
 8006a82:	429c      	cmp	r4, r3
 8006a84:	d101      	bne.n	8006a8a <__swbuf_r+0x7a>
 8006a86:	68ac      	ldr	r4, [r5, #8]
 8006a88:	e7cf      	b.n	8006a2a <__swbuf_r+0x1a>
 8006a8a:	4b09      	ldr	r3, [pc, #36]	; (8006ab0 <__swbuf_r+0xa0>)
 8006a8c:	429c      	cmp	r4, r3
 8006a8e:	bf08      	it	eq
 8006a90:	68ec      	ldreq	r4, [r5, #12]
 8006a92:	e7ca      	b.n	8006a2a <__swbuf_r+0x1a>
 8006a94:	4621      	mov	r1, r4
 8006a96:	4628      	mov	r0, r5
 8006a98:	f000 f80c 	bl	8006ab4 <__swsetup_r>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	d0cb      	beq.n	8006a38 <__swbuf_r+0x28>
 8006aa0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006aa4:	e7ea      	b.n	8006a7c <__swbuf_r+0x6c>
 8006aa6:	bf00      	nop
 8006aa8:	080083e8 	.word	0x080083e8
 8006aac:	08008408 	.word	0x08008408
 8006ab0:	080083c8 	.word	0x080083c8

08006ab4 <__swsetup_r>:
 8006ab4:	4b32      	ldr	r3, [pc, #200]	; (8006b80 <__swsetup_r+0xcc>)
 8006ab6:	b570      	push	{r4, r5, r6, lr}
 8006ab8:	681d      	ldr	r5, [r3, #0]
 8006aba:	4606      	mov	r6, r0
 8006abc:	460c      	mov	r4, r1
 8006abe:	b125      	cbz	r5, 8006aca <__swsetup_r+0x16>
 8006ac0:	69ab      	ldr	r3, [r5, #24]
 8006ac2:	b913      	cbnz	r3, 8006aca <__swsetup_r+0x16>
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	f000 f99b 	bl	8006e00 <__sinit>
 8006aca:	4b2e      	ldr	r3, [pc, #184]	; (8006b84 <__swsetup_r+0xd0>)
 8006acc:	429c      	cmp	r4, r3
 8006ace:	d10f      	bne.n	8006af0 <__swsetup_r+0x3c>
 8006ad0:	686c      	ldr	r4, [r5, #4]
 8006ad2:	89a3      	ldrh	r3, [r4, #12]
 8006ad4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ad8:	0719      	lsls	r1, r3, #28
 8006ada:	d42c      	bmi.n	8006b36 <__swsetup_r+0x82>
 8006adc:	06dd      	lsls	r5, r3, #27
 8006ade:	d411      	bmi.n	8006b04 <__swsetup_r+0x50>
 8006ae0:	2309      	movs	r3, #9
 8006ae2:	6033      	str	r3, [r6, #0]
 8006ae4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ae8:	81a3      	strh	r3, [r4, #12]
 8006aea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006aee:	e03e      	b.n	8006b6e <__swsetup_r+0xba>
 8006af0:	4b25      	ldr	r3, [pc, #148]	; (8006b88 <__swsetup_r+0xd4>)
 8006af2:	429c      	cmp	r4, r3
 8006af4:	d101      	bne.n	8006afa <__swsetup_r+0x46>
 8006af6:	68ac      	ldr	r4, [r5, #8]
 8006af8:	e7eb      	b.n	8006ad2 <__swsetup_r+0x1e>
 8006afa:	4b24      	ldr	r3, [pc, #144]	; (8006b8c <__swsetup_r+0xd8>)
 8006afc:	429c      	cmp	r4, r3
 8006afe:	bf08      	it	eq
 8006b00:	68ec      	ldreq	r4, [r5, #12]
 8006b02:	e7e6      	b.n	8006ad2 <__swsetup_r+0x1e>
 8006b04:	0758      	lsls	r0, r3, #29
 8006b06:	d512      	bpl.n	8006b2e <__swsetup_r+0x7a>
 8006b08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b0a:	b141      	cbz	r1, 8006b1e <__swsetup_r+0x6a>
 8006b0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b10:	4299      	cmp	r1, r3
 8006b12:	d002      	beq.n	8006b1a <__swsetup_r+0x66>
 8006b14:	4630      	mov	r0, r6
 8006b16:	f7ff fd41 	bl	800659c <_free_r>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	6363      	str	r3, [r4, #52]	; 0x34
 8006b1e:	89a3      	ldrh	r3, [r4, #12]
 8006b20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b24:	81a3      	strh	r3, [r4, #12]
 8006b26:	2300      	movs	r3, #0
 8006b28:	6063      	str	r3, [r4, #4]
 8006b2a:	6923      	ldr	r3, [r4, #16]
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	89a3      	ldrh	r3, [r4, #12]
 8006b30:	f043 0308 	orr.w	r3, r3, #8
 8006b34:	81a3      	strh	r3, [r4, #12]
 8006b36:	6923      	ldr	r3, [r4, #16]
 8006b38:	b94b      	cbnz	r3, 8006b4e <__swsetup_r+0x9a>
 8006b3a:	89a3      	ldrh	r3, [r4, #12]
 8006b3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b44:	d003      	beq.n	8006b4e <__swsetup_r+0x9a>
 8006b46:	4621      	mov	r1, r4
 8006b48:	4630      	mov	r0, r6
 8006b4a:	f000 fa31 	bl	8006fb0 <__smakebuf_r>
 8006b4e:	89a0      	ldrh	r0, [r4, #12]
 8006b50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b54:	f010 0301 	ands.w	r3, r0, #1
 8006b58:	d00a      	beq.n	8006b70 <__swsetup_r+0xbc>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	60a3      	str	r3, [r4, #8]
 8006b5e:	6963      	ldr	r3, [r4, #20]
 8006b60:	425b      	negs	r3, r3
 8006b62:	61a3      	str	r3, [r4, #24]
 8006b64:	6923      	ldr	r3, [r4, #16]
 8006b66:	b943      	cbnz	r3, 8006b7a <__swsetup_r+0xc6>
 8006b68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b6c:	d1ba      	bne.n	8006ae4 <__swsetup_r+0x30>
 8006b6e:	bd70      	pop	{r4, r5, r6, pc}
 8006b70:	0781      	lsls	r1, r0, #30
 8006b72:	bf58      	it	pl
 8006b74:	6963      	ldrpl	r3, [r4, #20]
 8006b76:	60a3      	str	r3, [r4, #8]
 8006b78:	e7f4      	b.n	8006b64 <__swsetup_r+0xb0>
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	e7f7      	b.n	8006b6e <__swsetup_r+0xba>
 8006b7e:	bf00      	nop
 8006b80:	2000001c 	.word	0x2000001c
 8006b84:	080083e8 	.word	0x080083e8
 8006b88:	08008408 	.word	0x08008408
 8006b8c:	080083c8 	.word	0x080083c8

08006b90 <__assert_func>:
 8006b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b92:	4614      	mov	r4, r2
 8006b94:	461a      	mov	r2, r3
 8006b96:	4b09      	ldr	r3, [pc, #36]	; (8006bbc <__assert_func+0x2c>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	68d8      	ldr	r0, [r3, #12]
 8006b9e:	b14c      	cbz	r4, 8006bb4 <__assert_func+0x24>
 8006ba0:	4b07      	ldr	r3, [pc, #28]	; (8006bc0 <__assert_func+0x30>)
 8006ba2:	9100      	str	r1, [sp, #0]
 8006ba4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ba8:	4906      	ldr	r1, [pc, #24]	; (8006bc4 <__assert_func+0x34>)
 8006baa:	462b      	mov	r3, r5
 8006bac:	f000 f9a6 	bl	8006efc <fiprintf>
 8006bb0:	f000 ff32 	bl	8007a18 <abort>
 8006bb4:	4b04      	ldr	r3, [pc, #16]	; (8006bc8 <__assert_func+0x38>)
 8006bb6:	461c      	mov	r4, r3
 8006bb8:	e7f3      	b.n	8006ba2 <__assert_func+0x12>
 8006bba:	bf00      	nop
 8006bbc:	2000001c 	.word	0x2000001c
 8006bc0:	0800838c 	.word	0x0800838c
 8006bc4:	08008399 	.word	0x08008399
 8006bc8:	080083c7 	.word	0x080083c7

08006bcc <__sflush_r>:
 8006bcc:	898a      	ldrh	r2, [r1, #12]
 8006bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	0710      	lsls	r0, r2, #28
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	d458      	bmi.n	8006c8c <__sflush_r+0xc0>
 8006bda:	684b      	ldr	r3, [r1, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	dc05      	bgt.n	8006bec <__sflush_r+0x20>
 8006be0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	dc02      	bgt.n	8006bec <__sflush_r+0x20>
 8006be6:	2000      	movs	r0, #0
 8006be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006bee:	2e00      	cmp	r6, #0
 8006bf0:	d0f9      	beq.n	8006be6 <__sflush_r+0x1a>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006bf8:	682f      	ldr	r7, [r5, #0]
 8006bfa:	602b      	str	r3, [r5, #0]
 8006bfc:	d032      	beq.n	8006c64 <__sflush_r+0x98>
 8006bfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c00:	89a3      	ldrh	r3, [r4, #12]
 8006c02:	075a      	lsls	r2, r3, #29
 8006c04:	d505      	bpl.n	8006c12 <__sflush_r+0x46>
 8006c06:	6863      	ldr	r3, [r4, #4]
 8006c08:	1ac0      	subs	r0, r0, r3
 8006c0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c0c:	b10b      	cbz	r3, 8006c12 <__sflush_r+0x46>
 8006c0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c10:	1ac0      	subs	r0, r0, r3
 8006c12:	2300      	movs	r3, #0
 8006c14:	4602      	mov	r2, r0
 8006c16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c18:	6a21      	ldr	r1, [r4, #32]
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	47b0      	blx	r6
 8006c1e:	1c43      	adds	r3, r0, #1
 8006c20:	89a3      	ldrh	r3, [r4, #12]
 8006c22:	d106      	bne.n	8006c32 <__sflush_r+0x66>
 8006c24:	6829      	ldr	r1, [r5, #0]
 8006c26:	291d      	cmp	r1, #29
 8006c28:	d82c      	bhi.n	8006c84 <__sflush_r+0xb8>
 8006c2a:	4a2a      	ldr	r2, [pc, #168]	; (8006cd4 <__sflush_r+0x108>)
 8006c2c:	40ca      	lsrs	r2, r1
 8006c2e:	07d6      	lsls	r6, r2, #31
 8006c30:	d528      	bpl.n	8006c84 <__sflush_r+0xb8>
 8006c32:	2200      	movs	r2, #0
 8006c34:	6062      	str	r2, [r4, #4]
 8006c36:	04d9      	lsls	r1, r3, #19
 8006c38:	6922      	ldr	r2, [r4, #16]
 8006c3a:	6022      	str	r2, [r4, #0]
 8006c3c:	d504      	bpl.n	8006c48 <__sflush_r+0x7c>
 8006c3e:	1c42      	adds	r2, r0, #1
 8006c40:	d101      	bne.n	8006c46 <__sflush_r+0x7a>
 8006c42:	682b      	ldr	r3, [r5, #0]
 8006c44:	b903      	cbnz	r3, 8006c48 <__sflush_r+0x7c>
 8006c46:	6560      	str	r0, [r4, #84]	; 0x54
 8006c48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c4a:	602f      	str	r7, [r5, #0]
 8006c4c:	2900      	cmp	r1, #0
 8006c4e:	d0ca      	beq.n	8006be6 <__sflush_r+0x1a>
 8006c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c54:	4299      	cmp	r1, r3
 8006c56:	d002      	beq.n	8006c5e <__sflush_r+0x92>
 8006c58:	4628      	mov	r0, r5
 8006c5a:	f7ff fc9f 	bl	800659c <_free_r>
 8006c5e:	2000      	movs	r0, #0
 8006c60:	6360      	str	r0, [r4, #52]	; 0x34
 8006c62:	e7c1      	b.n	8006be8 <__sflush_r+0x1c>
 8006c64:	6a21      	ldr	r1, [r4, #32]
 8006c66:	2301      	movs	r3, #1
 8006c68:	4628      	mov	r0, r5
 8006c6a:	47b0      	blx	r6
 8006c6c:	1c41      	adds	r1, r0, #1
 8006c6e:	d1c7      	bne.n	8006c00 <__sflush_r+0x34>
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d0c4      	beq.n	8006c00 <__sflush_r+0x34>
 8006c76:	2b1d      	cmp	r3, #29
 8006c78:	d001      	beq.n	8006c7e <__sflush_r+0xb2>
 8006c7a:	2b16      	cmp	r3, #22
 8006c7c:	d101      	bne.n	8006c82 <__sflush_r+0xb6>
 8006c7e:	602f      	str	r7, [r5, #0]
 8006c80:	e7b1      	b.n	8006be6 <__sflush_r+0x1a>
 8006c82:	89a3      	ldrh	r3, [r4, #12]
 8006c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c88:	81a3      	strh	r3, [r4, #12]
 8006c8a:	e7ad      	b.n	8006be8 <__sflush_r+0x1c>
 8006c8c:	690f      	ldr	r7, [r1, #16]
 8006c8e:	2f00      	cmp	r7, #0
 8006c90:	d0a9      	beq.n	8006be6 <__sflush_r+0x1a>
 8006c92:	0793      	lsls	r3, r2, #30
 8006c94:	680e      	ldr	r6, [r1, #0]
 8006c96:	bf08      	it	eq
 8006c98:	694b      	ldreq	r3, [r1, #20]
 8006c9a:	600f      	str	r7, [r1, #0]
 8006c9c:	bf18      	it	ne
 8006c9e:	2300      	movne	r3, #0
 8006ca0:	eba6 0807 	sub.w	r8, r6, r7
 8006ca4:	608b      	str	r3, [r1, #8]
 8006ca6:	f1b8 0f00 	cmp.w	r8, #0
 8006caa:	dd9c      	ble.n	8006be6 <__sflush_r+0x1a>
 8006cac:	6a21      	ldr	r1, [r4, #32]
 8006cae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006cb0:	4643      	mov	r3, r8
 8006cb2:	463a      	mov	r2, r7
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	47b0      	blx	r6
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	dc06      	bgt.n	8006cca <__sflush_r+0xfe>
 8006cbc:	89a3      	ldrh	r3, [r4, #12]
 8006cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cc2:	81a3      	strh	r3, [r4, #12]
 8006cc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cc8:	e78e      	b.n	8006be8 <__sflush_r+0x1c>
 8006cca:	4407      	add	r7, r0
 8006ccc:	eba8 0800 	sub.w	r8, r8, r0
 8006cd0:	e7e9      	b.n	8006ca6 <__sflush_r+0xda>
 8006cd2:	bf00      	nop
 8006cd4:	20400001 	.word	0x20400001

08006cd8 <_fflush_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	690b      	ldr	r3, [r1, #16]
 8006cdc:	4605      	mov	r5, r0
 8006cde:	460c      	mov	r4, r1
 8006ce0:	b913      	cbnz	r3, 8006ce8 <_fflush_r+0x10>
 8006ce2:	2500      	movs	r5, #0
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	b118      	cbz	r0, 8006cf2 <_fflush_r+0x1a>
 8006cea:	6983      	ldr	r3, [r0, #24]
 8006cec:	b90b      	cbnz	r3, 8006cf2 <_fflush_r+0x1a>
 8006cee:	f000 f887 	bl	8006e00 <__sinit>
 8006cf2:	4b14      	ldr	r3, [pc, #80]	; (8006d44 <_fflush_r+0x6c>)
 8006cf4:	429c      	cmp	r4, r3
 8006cf6:	d11b      	bne.n	8006d30 <_fflush_r+0x58>
 8006cf8:	686c      	ldr	r4, [r5, #4]
 8006cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d0ef      	beq.n	8006ce2 <_fflush_r+0xa>
 8006d02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d04:	07d0      	lsls	r0, r2, #31
 8006d06:	d404      	bmi.n	8006d12 <_fflush_r+0x3a>
 8006d08:	0599      	lsls	r1, r3, #22
 8006d0a:	d402      	bmi.n	8006d12 <_fflush_r+0x3a>
 8006d0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d0e:	f000 f927 	bl	8006f60 <__retarget_lock_acquire_recursive>
 8006d12:	4628      	mov	r0, r5
 8006d14:	4621      	mov	r1, r4
 8006d16:	f7ff ff59 	bl	8006bcc <__sflush_r>
 8006d1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d1c:	07da      	lsls	r2, r3, #31
 8006d1e:	4605      	mov	r5, r0
 8006d20:	d4e0      	bmi.n	8006ce4 <_fflush_r+0xc>
 8006d22:	89a3      	ldrh	r3, [r4, #12]
 8006d24:	059b      	lsls	r3, r3, #22
 8006d26:	d4dd      	bmi.n	8006ce4 <_fflush_r+0xc>
 8006d28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d2a:	f000 f91a 	bl	8006f62 <__retarget_lock_release_recursive>
 8006d2e:	e7d9      	b.n	8006ce4 <_fflush_r+0xc>
 8006d30:	4b05      	ldr	r3, [pc, #20]	; (8006d48 <_fflush_r+0x70>)
 8006d32:	429c      	cmp	r4, r3
 8006d34:	d101      	bne.n	8006d3a <_fflush_r+0x62>
 8006d36:	68ac      	ldr	r4, [r5, #8]
 8006d38:	e7df      	b.n	8006cfa <_fflush_r+0x22>
 8006d3a:	4b04      	ldr	r3, [pc, #16]	; (8006d4c <_fflush_r+0x74>)
 8006d3c:	429c      	cmp	r4, r3
 8006d3e:	bf08      	it	eq
 8006d40:	68ec      	ldreq	r4, [r5, #12]
 8006d42:	e7da      	b.n	8006cfa <_fflush_r+0x22>
 8006d44:	080083e8 	.word	0x080083e8
 8006d48:	08008408 	.word	0x08008408
 8006d4c:	080083c8 	.word	0x080083c8

08006d50 <std>:
 8006d50:	2300      	movs	r3, #0
 8006d52:	b510      	push	{r4, lr}
 8006d54:	4604      	mov	r4, r0
 8006d56:	e9c0 3300 	strd	r3, r3, [r0]
 8006d5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d5e:	6083      	str	r3, [r0, #8]
 8006d60:	8181      	strh	r1, [r0, #12]
 8006d62:	6643      	str	r3, [r0, #100]	; 0x64
 8006d64:	81c2      	strh	r2, [r0, #14]
 8006d66:	6183      	str	r3, [r0, #24]
 8006d68:	4619      	mov	r1, r3
 8006d6a:	2208      	movs	r2, #8
 8006d6c:	305c      	adds	r0, #92	; 0x5c
 8006d6e:	f7ff fc0d 	bl	800658c <memset>
 8006d72:	4b05      	ldr	r3, [pc, #20]	; (8006d88 <std+0x38>)
 8006d74:	6263      	str	r3, [r4, #36]	; 0x24
 8006d76:	4b05      	ldr	r3, [pc, #20]	; (8006d8c <std+0x3c>)
 8006d78:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d7a:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <std+0x40>)
 8006d7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d7e:	4b05      	ldr	r3, [pc, #20]	; (8006d94 <std+0x44>)
 8006d80:	6224      	str	r4, [r4, #32]
 8006d82:	6323      	str	r3, [r4, #48]	; 0x30
 8006d84:	bd10      	pop	{r4, pc}
 8006d86:	bf00      	nop
 8006d88:	0800796d 	.word	0x0800796d
 8006d8c:	0800798f 	.word	0x0800798f
 8006d90:	080079c7 	.word	0x080079c7
 8006d94:	080079eb 	.word	0x080079eb

08006d98 <_cleanup_r>:
 8006d98:	4901      	ldr	r1, [pc, #4]	; (8006da0 <_cleanup_r+0x8>)
 8006d9a:	f000 b8c1 	b.w	8006f20 <_fwalk_reent>
 8006d9e:	bf00      	nop
 8006da0:	08006cd9 	.word	0x08006cd9

08006da4 <__sfmoreglue>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	2268      	movs	r2, #104	; 0x68
 8006da8:	1e4d      	subs	r5, r1, #1
 8006daa:	4355      	muls	r5, r2
 8006dac:	460e      	mov	r6, r1
 8006dae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006db2:	f7ff fc5f 	bl	8006674 <_malloc_r>
 8006db6:	4604      	mov	r4, r0
 8006db8:	b140      	cbz	r0, 8006dcc <__sfmoreglue+0x28>
 8006dba:	2100      	movs	r1, #0
 8006dbc:	e9c0 1600 	strd	r1, r6, [r0]
 8006dc0:	300c      	adds	r0, #12
 8006dc2:	60a0      	str	r0, [r4, #8]
 8006dc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006dc8:	f7ff fbe0 	bl	800658c <memset>
 8006dcc:	4620      	mov	r0, r4
 8006dce:	bd70      	pop	{r4, r5, r6, pc}

08006dd0 <__sfp_lock_acquire>:
 8006dd0:	4801      	ldr	r0, [pc, #4]	; (8006dd8 <__sfp_lock_acquire+0x8>)
 8006dd2:	f000 b8c5 	b.w	8006f60 <__retarget_lock_acquire_recursive>
 8006dd6:	bf00      	nop
 8006dd8:	20001cb5 	.word	0x20001cb5

08006ddc <__sfp_lock_release>:
 8006ddc:	4801      	ldr	r0, [pc, #4]	; (8006de4 <__sfp_lock_release+0x8>)
 8006dde:	f000 b8c0 	b.w	8006f62 <__retarget_lock_release_recursive>
 8006de2:	bf00      	nop
 8006de4:	20001cb5 	.word	0x20001cb5

08006de8 <__sinit_lock_acquire>:
 8006de8:	4801      	ldr	r0, [pc, #4]	; (8006df0 <__sinit_lock_acquire+0x8>)
 8006dea:	f000 b8b9 	b.w	8006f60 <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	20001cb6 	.word	0x20001cb6

08006df4 <__sinit_lock_release>:
 8006df4:	4801      	ldr	r0, [pc, #4]	; (8006dfc <__sinit_lock_release+0x8>)
 8006df6:	f000 b8b4 	b.w	8006f62 <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	20001cb6 	.word	0x20001cb6

08006e00 <__sinit>:
 8006e00:	b510      	push	{r4, lr}
 8006e02:	4604      	mov	r4, r0
 8006e04:	f7ff fff0 	bl	8006de8 <__sinit_lock_acquire>
 8006e08:	69a3      	ldr	r3, [r4, #24]
 8006e0a:	b11b      	cbz	r3, 8006e14 <__sinit+0x14>
 8006e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e10:	f7ff bff0 	b.w	8006df4 <__sinit_lock_release>
 8006e14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e18:	6523      	str	r3, [r4, #80]	; 0x50
 8006e1a:	4b13      	ldr	r3, [pc, #76]	; (8006e68 <__sinit+0x68>)
 8006e1c:	4a13      	ldr	r2, [pc, #76]	; (8006e6c <__sinit+0x6c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e22:	42a3      	cmp	r3, r4
 8006e24:	bf04      	itt	eq
 8006e26:	2301      	moveq	r3, #1
 8006e28:	61a3      	streq	r3, [r4, #24]
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	f000 f820 	bl	8006e70 <__sfp>
 8006e30:	6060      	str	r0, [r4, #4]
 8006e32:	4620      	mov	r0, r4
 8006e34:	f000 f81c 	bl	8006e70 <__sfp>
 8006e38:	60a0      	str	r0, [r4, #8]
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f000 f818 	bl	8006e70 <__sfp>
 8006e40:	2200      	movs	r2, #0
 8006e42:	60e0      	str	r0, [r4, #12]
 8006e44:	2104      	movs	r1, #4
 8006e46:	6860      	ldr	r0, [r4, #4]
 8006e48:	f7ff ff82 	bl	8006d50 <std>
 8006e4c:	68a0      	ldr	r0, [r4, #8]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	2109      	movs	r1, #9
 8006e52:	f7ff ff7d 	bl	8006d50 <std>
 8006e56:	68e0      	ldr	r0, [r4, #12]
 8006e58:	2202      	movs	r2, #2
 8006e5a:	2112      	movs	r1, #18
 8006e5c:	f7ff ff78 	bl	8006d50 <std>
 8006e60:	2301      	movs	r3, #1
 8006e62:	61a3      	str	r3, [r4, #24]
 8006e64:	e7d2      	b.n	8006e0c <__sinit+0xc>
 8006e66:	bf00      	nop
 8006e68:	08008314 	.word	0x08008314
 8006e6c:	08006d99 	.word	0x08006d99

08006e70 <__sfp>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	4607      	mov	r7, r0
 8006e74:	f7ff ffac 	bl	8006dd0 <__sfp_lock_acquire>
 8006e78:	4b1e      	ldr	r3, [pc, #120]	; (8006ef4 <__sfp+0x84>)
 8006e7a:	681e      	ldr	r6, [r3, #0]
 8006e7c:	69b3      	ldr	r3, [r6, #24]
 8006e7e:	b913      	cbnz	r3, 8006e86 <__sfp+0x16>
 8006e80:	4630      	mov	r0, r6
 8006e82:	f7ff ffbd 	bl	8006e00 <__sinit>
 8006e86:	3648      	adds	r6, #72	; 0x48
 8006e88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	d503      	bpl.n	8006e98 <__sfp+0x28>
 8006e90:	6833      	ldr	r3, [r6, #0]
 8006e92:	b30b      	cbz	r3, 8006ed8 <__sfp+0x68>
 8006e94:	6836      	ldr	r6, [r6, #0]
 8006e96:	e7f7      	b.n	8006e88 <__sfp+0x18>
 8006e98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006e9c:	b9d5      	cbnz	r5, 8006ed4 <__sfp+0x64>
 8006e9e:	4b16      	ldr	r3, [pc, #88]	; (8006ef8 <__sfp+0x88>)
 8006ea0:	60e3      	str	r3, [r4, #12]
 8006ea2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ea6:	6665      	str	r5, [r4, #100]	; 0x64
 8006ea8:	f000 f859 	bl	8006f5e <__retarget_lock_init_recursive>
 8006eac:	f7ff ff96 	bl	8006ddc <__sfp_lock_release>
 8006eb0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006eb4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006eb8:	6025      	str	r5, [r4, #0]
 8006eba:	61a5      	str	r5, [r4, #24]
 8006ebc:	2208      	movs	r2, #8
 8006ebe:	4629      	mov	r1, r5
 8006ec0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ec4:	f7ff fb62 	bl	800658c <memset>
 8006ec8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ecc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed4:	3468      	adds	r4, #104	; 0x68
 8006ed6:	e7d9      	b.n	8006e8c <__sfp+0x1c>
 8006ed8:	2104      	movs	r1, #4
 8006eda:	4638      	mov	r0, r7
 8006edc:	f7ff ff62 	bl	8006da4 <__sfmoreglue>
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	6030      	str	r0, [r6, #0]
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	d1d5      	bne.n	8006e94 <__sfp+0x24>
 8006ee8:	f7ff ff78 	bl	8006ddc <__sfp_lock_release>
 8006eec:	230c      	movs	r3, #12
 8006eee:	603b      	str	r3, [r7, #0]
 8006ef0:	e7ee      	b.n	8006ed0 <__sfp+0x60>
 8006ef2:	bf00      	nop
 8006ef4:	08008314 	.word	0x08008314
 8006ef8:	ffff0001 	.word	0xffff0001

08006efc <fiprintf>:
 8006efc:	b40e      	push	{r1, r2, r3}
 8006efe:	b503      	push	{r0, r1, lr}
 8006f00:	4601      	mov	r1, r0
 8006f02:	ab03      	add	r3, sp, #12
 8006f04:	4805      	ldr	r0, [pc, #20]	; (8006f1c <fiprintf+0x20>)
 8006f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f0a:	6800      	ldr	r0, [r0, #0]
 8006f0c:	9301      	str	r3, [sp, #4]
 8006f0e:	f000 fa21 	bl	8007354 <_vfiprintf_r>
 8006f12:	b002      	add	sp, #8
 8006f14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f18:	b003      	add	sp, #12
 8006f1a:	4770      	bx	lr
 8006f1c:	2000001c 	.word	0x2000001c

08006f20 <_fwalk_reent>:
 8006f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f24:	4606      	mov	r6, r0
 8006f26:	4688      	mov	r8, r1
 8006f28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f2c:	2700      	movs	r7, #0
 8006f2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f32:	f1b9 0901 	subs.w	r9, r9, #1
 8006f36:	d505      	bpl.n	8006f44 <_fwalk_reent+0x24>
 8006f38:	6824      	ldr	r4, [r4, #0]
 8006f3a:	2c00      	cmp	r4, #0
 8006f3c:	d1f7      	bne.n	8006f2e <_fwalk_reent+0xe>
 8006f3e:	4638      	mov	r0, r7
 8006f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f44:	89ab      	ldrh	r3, [r5, #12]
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d907      	bls.n	8006f5a <_fwalk_reent+0x3a>
 8006f4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	d003      	beq.n	8006f5a <_fwalk_reent+0x3a>
 8006f52:	4629      	mov	r1, r5
 8006f54:	4630      	mov	r0, r6
 8006f56:	47c0      	blx	r8
 8006f58:	4307      	orrs	r7, r0
 8006f5a:	3568      	adds	r5, #104	; 0x68
 8006f5c:	e7e9      	b.n	8006f32 <_fwalk_reent+0x12>

08006f5e <__retarget_lock_init_recursive>:
 8006f5e:	4770      	bx	lr

08006f60 <__retarget_lock_acquire_recursive>:
 8006f60:	4770      	bx	lr

08006f62 <__retarget_lock_release_recursive>:
 8006f62:	4770      	bx	lr

08006f64 <__swhatbuf_r>:
 8006f64:	b570      	push	{r4, r5, r6, lr}
 8006f66:	460e      	mov	r6, r1
 8006f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f6c:	2900      	cmp	r1, #0
 8006f6e:	b096      	sub	sp, #88	; 0x58
 8006f70:	4614      	mov	r4, r2
 8006f72:	461d      	mov	r5, r3
 8006f74:	da08      	bge.n	8006f88 <__swhatbuf_r+0x24>
 8006f76:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	602a      	str	r2, [r5, #0]
 8006f7e:	061a      	lsls	r2, r3, #24
 8006f80:	d410      	bmi.n	8006fa4 <__swhatbuf_r+0x40>
 8006f82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f86:	e00e      	b.n	8006fa6 <__swhatbuf_r+0x42>
 8006f88:	466a      	mov	r2, sp
 8006f8a:	f000 fd5d 	bl	8007a48 <_fstat_r>
 8006f8e:	2800      	cmp	r0, #0
 8006f90:	dbf1      	blt.n	8006f76 <__swhatbuf_r+0x12>
 8006f92:	9a01      	ldr	r2, [sp, #4]
 8006f94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006f9c:	425a      	negs	r2, r3
 8006f9e:	415a      	adcs	r2, r3
 8006fa0:	602a      	str	r2, [r5, #0]
 8006fa2:	e7ee      	b.n	8006f82 <__swhatbuf_r+0x1e>
 8006fa4:	2340      	movs	r3, #64	; 0x40
 8006fa6:	2000      	movs	r0, #0
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	b016      	add	sp, #88	; 0x58
 8006fac:	bd70      	pop	{r4, r5, r6, pc}
	...

08006fb0 <__smakebuf_r>:
 8006fb0:	898b      	ldrh	r3, [r1, #12]
 8006fb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006fb4:	079d      	lsls	r5, r3, #30
 8006fb6:	4606      	mov	r6, r0
 8006fb8:	460c      	mov	r4, r1
 8006fba:	d507      	bpl.n	8006fcc <__smakebuf_r+0x1c>
 8006fbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006fc0:	6023      	str	r3, [r4, #0]
 8006fc2:	6123      	str	r3, [r4, #16]
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	6163      	str	r3, [r4, #20]
 8006fc8:	b002      	add	sp, #8
 8006fca:	bd70      	pop	{r4, r5, r6, pc}
 8006fcc:	ab01      	add	r3, sp, #4
 8006fce:	466a      	mov	r2, sp
 8006fd0:	f7ff ffc8 	bl	8006f64 <__swhatbuf_r>
 8006fd4:	9900      	ldr	r1, [sp, #0]
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	4630      	mov	r0, r6
 8006fda:	f7ff fb4b 	bl	8006674 <_malloc_r>
 8006fde:	b948      	cbnz	r0, 8006ff4 <__smakebuf_r+0x44>
 8006fe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fe4:	059a      	lsls	r2, r3, #22
 8006fe6:	d4ef      	bmi.n	8006fc8 <__smakebuf_r+0x18>
 8006fe8:	f023 0303 	bic.w	r3, r3, #3
 8006fec:	f043 0302 	orr.w	r3, r3, #2
 8006ff0:	81a3      	strh	r3, [r4, #12]
 8006ff2:	e7e3      	b.n	8006fbc <__smakebuf_r+0xc>
 8006ff4:	4b0d      	ldr	r3, [pc, #52]	; (800702c <__smakebuf_r+0x7c>)
 8006ff6:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ff8:	89a3      	ldrh	r3, [r4, #12]
 8006ffa:	6020      	str	r0, [r4, #0]
 8006ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007000:	81a3      	strh	r3, [r4, #12]
 8007002:	9b00      	ldr	r3, [sp, #0]
 8007004:	6163      	str	r3, [r4, #20]
 8007006:	9b01      	ldr	r3, [sp, #4]
 8007008:	6120      	str	r0, [r4, #16]
 800700a:	b15b      	cbz	r3, 8007024 <__smakebuf_r+0x74>
 800700c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007010:	4630      	mov	r0, r6
 8007012:	f000 fd2b 	bl	8007a6c <_isatty_r>
 8007016:	b128      	cbz	r0, 8007024 <__smakebuf_r+0x74>
 8007018:	89a3      	ldrh	r3, [r4, #12]
 800701a:	f023 0303 	bic.w	r3, r3, #3
 800701e:	f043 0301 	orr.w	r3, r3, #1
 8007022:	81a3      	strh	r3, [r4, #12]
 8007024:	89a0      	ldrh	r0, [r4, #12]
 8007026:	4305      	orrs	r5, r0
 8007028:	81a5      	strh	r5, [r4, #12]
 800702a:	e7cd      	b.n	8006fc8 <__smakebuf_r+0x18>
 800702c:	08006d99 	.word	0x08006d99

08007030 <__malloc_lock>:
 8007030:	4801      	ldr	r0, [pc, #4]	; (8007038 <__malloc_lock+0x8>)
 8007032:	f7ff bf95 	b.w	8006f60 <__retarget_lock_acquire_recursive>
 8007036:	bf00      	nop
 8007038:	20001cb4 	.word	0x20001cb4

0800703c <__malloc_unlock>:
 800703c:	4801      	ldr	r0, [pc, #4]	; (8007044 <__malloc_unlock+0x8>)
 800703e:	f7ff bf90 	b.w	8006f62 <__retarget_lock_release_recursive>
 8007042:	bf00      	nop
 8007044:	20001cb4 	.word	0x20001cb4

08007048 <__ssputs_r>:
 8007048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800704c:	688e      	ldr	r6, [r1, #8]
 800704e:	429e      	cmp	r6, r3
 8007050:	4682      	mov	sl, r0
 8007052:	460c      	mov	r4, r1
 8007054:	4690      	mov	r8, r2
 8007056:	461f      	mov	r7, r3
 8007058:	d838      	bhi.n	80070cc <__ssputs_r+0x84>
 800705a:	898a      	ldrh	r2, [r1, #12]
 800705c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007060:	d032      	beq.n	80070c8 <__ssputs_r+0x80>
 8007062:	6825      	ldr	r5, [r4, #0]
 8007064:	6909      	ldr	r1, [r1, #16]
 8007066:	eba5 0901 	sub.w	r9, r5, r1
 800706a:	6965      	ldr	r5, [r4, #20]
 800706c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007070:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007074:	3301      	adds	r3, #1
 8007076:	444b      	add	r3, r9
 8007078:	106d      	asrs	r5, r5, #1
 800707a:	429d      	cmp	r5, r3
 800707c:	bf38      	it	cc
 800707e:	461d      	movcc	r5, r3
 8007080:	0553      	lsls	r3, r2, #21
 8007082:	d531      	bpl.n	80070e8 <__ssputs_r+0xa0>
 8007084:	4629      	mov	r1, r5
 8007086:	f7ff faf5 	bl	8006674 <_malloc_r>
 800708a:	4606      	mov	r6, r0
 800708c:	b950      	cbnz	r0, 80070a4 <__ssputs_r+0x5c>
 800708e:	230c      	movs	r3, #12
 8007090:	f8ca 3000 	str.w	r3, [sl]
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800709a:	81a3      	strh	r3, [r4, #12]
 800709c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070a4:	6921      	ldr	r1, [r4, #16]
 80070a6:	464a      	mov	r2, r9
 80070a8:	f7ff fa62 	bl	8006570 <memcpy>
 80070ac:	89a3      	ldrh	r3, [r4, #12]
 80070ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80070b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070b6:	81a3      	strh	r3, [r4, #12]
 80070b8:	6126      	str	r6, [r4, #16]
 80070ba:	6165      	str	r5, [r4, #20]
 80070bc:	444e      	add	r6, r9
 80070be:	eba5 0509 	sub.w	r5, r5, r9
 80070c2:	6026      	str	r6, [r4, #0]
 80070c4:	60a5      	str	r5, [r4, #8]
 80070c6:	463e      	mov	r6, r7
 80070c8:	42be      	cmp	r6, r7
 80070ca:	d900      	bls.n	80070ce <__ssputs_r+0x86>
 80070cc:	463e      	mov	r6, r7
 80070ce:	6820      	ldr	r0, [r4, #0]
 80070d0:	4632      	mov	r2, r6
 80070d2:	4641      	mov	r1, r8
 80070d4:	f000 fcec 	bl	8007ab0 <memmove>
 80070d8:	68a3      	ldr	r3, [r4, #8]
 80070da:	1b9b      	subs	r3, r3, r6
 80070dc:	60a3      	str	r3, [r4, #8]
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	4433      	add	r3, r6
 80070e2:	6023      	str	r3, [r4, #0]
 80070e4:	2000      	movs	r0, #0
 80070e6:	e7db      	b.n	80070a0 <__ssputs_r+0x58>
 80070e8:	462a      	mov	r2, r5
 80070ea:	f000 fcfb 	bl	8007ae4 <_realloc_r>
 80070ee:	4606      	mov	r6, r0
 80070f0:	2800      	cmp	r0, #0
 80070f2:	d1e1      	bne.n	80070b8 <__ssputs_r+0x70>
 80070f4:	6921      	ldr	r1, [r4, #16]
 80070f6:	4650      	mov	r0, sl
 80070f8:	f7ff fa50 	bl	800659c <_free_r>
 80070fc:	e7c7      	b.n	800708e <__ssputs_r+0x46>
	...

08007100 <_svfiprintf_r>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	4698      	mov	r8, r3
 8007106:	898b      	ldrh	r3, [r1, #12]
 8007108:	061b      	lsls	r3, r3, #24
 800710a:	b09d      	sub	sp, #116	; 0x74
 800710c:	4607      	mov	r7, r0
 800710e:	460d      	mov	r5, r1
 8007110:	4614      	mov	r4, r2
 8007112:	d50e      	bpl.n	8007132 <_svfiprintf_r+0x32>
 8007114:	690b      	ldr	r3, [r1, #16]
 8007116:	b963      	cbnz	r3, 8007132 <_svfiprintf_r+0x32>
 8007118:	2140      	movs	r1, #64	; 0x40
 800711a:	f7ff faab 	bl	8006674 <_malloc_r>
 800711e:	6028      	str	r0, [r5, #0]
 8007120:	6128      	str	r0, [r5, #16]
 8007122:	b920      	cbnz	r0, 800712e <_svfiprintf_r+0x2e>
 8007124:	230c      	movs	r3, #12
 8007126:	603b      	str	r3, [r7, #0]
 8007128:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800712c:	e0d1      	b.n	80072d2 <_svfiprintf_r+0x1d2>
 800712e:	2340      	movs	r3, #64	; 0x40
 8007130:	616b      	str	r3, [r5, #20]
 8007132:	2300      	movs	r3, #0
 8007134:	9309      	str	r3, [sp, #36]	; 0x24
 8007136:	2320      	movs	r3, #32
 8007138:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800713c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007140:	2330      	movs	r3, #48	; 0x30
 8007142:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80072ec <_svfiprintf_r+0x1ec>
 8007146:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800714a:	f04f 0901 	mov.w	r9, #1
 800714e:	4623      	mov	r3, r4
 8007150:	469a      	mov	sl, r3
 8007152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007156:	b10a      	cbz	r2, 800715c <_svfiprintf_r+0x5c>
 8007158:	2a25      	cmp	r2, #37	; 0x25
 800715a:	d1f9      	bne.n	8007150 <_svfiprintf_r+0x50>
 800715c:	ebba 0b04 	subs.w	fp, sl, r4
 8007160:	d00b      	beq.n	800717a <_svfiprintf_r+0x7a>
 8007162:	465b      	mov	r3, fp
 8007164:	4622      	mov	r2, r4
 8007166:	4629      	mov	r1, r5
 8007168:	4638      	mov	r0, r7
 800716a:	f7ff ff6d 	bl	8007048 <__ssputs_r>
 800716e:	3001      	adds	r0, #1
 8007170:	f000 80aa 	beq.w	80072c8 <_svfiprintf_r+0x1c8>
 8007174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007176:	445a      	add	r2, fp
 8007178:	9209      	str	r2, [sp, #36]	; 0x24
 800717a:	f89a 3000 	ldrb.w	r3, [sl]
 800717e:	2b00      	cmp	r3, #0
 8007180:	f000 80a2 	beq.w	80072c8 <_svfiprintf_r+0x1c8>
 8007184:	2300      	movs	r3, #0
 8007186:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800718a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800718e:	f10a 0a01 	add.w	sl, sl, #1
 8007192:	9304      	str	r3, [sp, #16]
 8007194:	9307      	str	r3, [sp, #28]
 8007196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800719a:	931a      	str	r3, [sp, #104]	; 0x68
 800719c:	4654      	mov	r4, sl
 800719e:	2205      	movs	r2, #5
 80071a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071a4:	4851      	ldr	r0, [pc, #324]	; (80072ec <_svfiprintf_r+0x1ec>)
 80071a6:	f7f9 f833 	bl	8000210 <memchr>
 80071aa:	9a04      	ldr	r2, [sp, #16]
 80071ac:	b9d8      	cbnz	r0, 80071e6 <_svfiprintf_r+0xe6>
 80071ae:	06d0      	lsls	r0, r2, #27
 80071b0:	bf44      	itt	mi
 80071b2:	2320      	movmi	r3, #32
 80071b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071b8:	0711      	lsls	r1, r2, #28
 80071ba:	bf44      	itt	mi
 80071bc:	232b      	movmi	r3, #43	; 0x2b
 80071be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071c2:	f89a 3000 	ldrb.w	r3, [sl]
 80071c6:	2b2a      	cmp	r3, #42	; 0x2a
 80071c8:	d015      	beq.n	80071f6 <_svfiprintf_r+0xf6>
 80071ca:	9a07      	ldr	r2, [sp, #28]
 80071cc:	4654      	mov	r4, sl
 80071ce:	2000      	movs	r0, #0
 80071d0:	f04f 0c0a 	mov.w	ip, #10
 80071d4:	4621      	mov	r1, r4
 80071d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071da:	3b30      	subs	r3, #48	; 0x30
 80071dc:	2b09      	cmp	r3, #9
 80071de:	d94e      	bls.n	800727e <_svfiprintf_r+0x17e>
 80071e0:	b1b0      	cbz	r0, 8007210 <_svfiprintf_r+0x110>
 80071e2:	9207      	str	r2, [sp, #28]
 80071e4:	e014      	b.n	8007210 <_svfiprintf_r+0x110>
 80071e6:	eba0 0308 	sub.w	r3, r0, r8
 80071ea:	fa09 f303 	lsl.w	r3, r9, r3
 80071ee:	4313      	orrs	r3, r2
 80071f0:	9304      	str	r3, [sp, #16]
 80071f2:	46a2      	mov	sl, r4
 80071f4:	e7d2      	b.n	800719c <_svfiprintf_r+0x9c>
 80071f6:	9b03      	ldr	r3, [sp, #12]
 80071f8:	1d19      	adds	r1, r3, #4
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	9103      	str	r1, [sp, #12]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	bfbb      	ittet	lt
 8007202:	425b      	neglt	r3, r3
 8007204:	f042 0202 	orrlt.w	r2, r2, #2
 8007208:	9307      	strge	r3, [sp, #28]
 800720a:	9307      	strlt	r3, [sp, #28]
 800720c:	bfb8      	it	lt
 800720e:	9204      	strlt	r2, [sp, #16]
 8007210:	7823      	ldrb	r3, [r4, #0]
 8007212:	2b2e      	cmp	r3, #46	; 0x2e
 8007214:	d10c      	bne.n	8007230 <_svfiprintf_r+0x130>
 8007216:	7863      	ldrb	r3, [r4, #1]
 8007218:	2b2a      	cmp	r3, #42	; 0x2a
 800721a:	d135      	bne.n	8007288 <_svfiprintf_r+0x188>
 800721c:	9b03      	ldr	r3, [sp, #12]
 800721e:	1d1a      	adds	r2, r3, #4
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	9203      	str	r2, [sp, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	bfb8      	it	lt
 8007228:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800722c:	3402      	adds	r4, #2
 800722e:	9305      	str	r3, [sp, #20]
 8007230:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80072fc <_svfiprintf_r+0x1fc>
 8007234:	7821      	ldrb	r1, [r4, #0]
 8007236:	2203      	movs	r2, #3
 8007238:	4650      	mov	r0, sl
 800723a:	f7f8 ffe9 	bl	8000210 <memchr>
 800723e:	b140      	cbz	r0, 8007252 <_svfiprintf_r+0x152>
 8007240:	2340      	movs	r3, #64	; 0x40
 8007242:	eba0 000a 	sub.w	r0, r0, sl
 8007246:	fa03 f000 	lsl.w	r0, r3, r0
 800724a:	9b04      	ldr	r3, [sp, #16]
 800724c:	4303      	orrs	r3, r0
 800724e:	3401      	adds	r4, #1
 8007250:	9304      	str	r3, [sp, #16]
 8007252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007256:	4826      	ldr	r0, [pc, #152]	; (80072f0 <_svfiprintf_r+0x1f0>)
 8007258:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800725c:	2206      	movs	r2, #6
 800725e:	f7f8 ffd7 	bl	8000210 <memchr>
 8007262:	2800      	cmp	r0, #0
 8007264:	d038      	beq.n	80072d8 <_svfiprintf_r+0x1d8>
 8007266:	4b23      	ldr	r3, [pc, #140]	; (80072f4 <_svfiprintf_r+0x1f4>)
 8007268:	bb1b      	cbnz	r3, 80072b2 <_svfiprintf_r+0x1b2>
 800726a:	9b03      	ldr	r3, [sp, #12]
 800726c:	3307      	adds	r3, #7
 800726e:	f023 0307 	bic.w	r3, r3, #7
 8007272:	3308      	adds	r3, #8
 8007274:	9303      	str	r3, [sp, #12]
 8007276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007278:	4433      	add	r3, r6
 800727a:	9309      	str	r3, [sp, #36]	; 0x24
 800727c:	e767      	b.n	800714e <_svfiprintf_r+0x4e>
 800727e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007282:	460c      	mov	r4, r1
 8007284:	2001      	movs	r0, #1
 8007286:	e7a5      	b.n	80071d4 <_svfiprintf_r+0xd4>
 8007288:	2300      	movs	r3, #0
 800728a:	3401      	adds	r4, #1
 800728c:	9305      	str	r3, [sp, #20]
 800728e:	4619      	mov	r1, r3
 8007290:	f04f 0c0a 	mov.w	ip, #10
 8007294:	4620      	mov	r0, r4
 8007296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800729a:	3a30      	subs	r2, #48	; 0x30
 800729c:	2a09      	cmp	r2, #9
 800729e:	d903      	bls.n	80072a8 <_svfiprintf_r+0x1a8>
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d0c5      	beq.n	8007230 <_svfiprintf_r+0x130>
 80072a4:	9105      	str	r1, [sp, #20]
 80072a6:	e7c3      	b.n	8007230 <_svfiprintf_r+0x130>
 80072a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80072ac:	4604      	mov	r4, r0
 80072ae:	2301      	movs	r3, #1
 80072b0:	e7f0      	b.n	8007294 <_svfiprintf_r+0x194>
 80072b2:	ab03      	add	r3, sp, #12
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	462a      	mov	r2, r5
 80072b8:	4b0f      	ldr	r3, [pc, #60]	; (80072f8 <_svfiprintf_r+0x1f8>)
 80072ba:	a904      	add	r1, sp, #16
 80072bc:	4638      	mov	r0, r7
 80072be:	f3af 8000 	nop.w
 80072c2:	1c42      	adds	r2, r0, #1
 80072c4:	4606      	mov	r6, r0
 80072c6:	d1d6      	bne.n	8007276 <_svfiprintf_r+0x176>
 80072c8:	89ab      	ldrh	r3, [r5, #12]
 80072ca:	065b      	lsls	r3, r3, #25
 80072cc:	f53f af2c 	bmi.w	8007128 <_svfiprintf_r+0x28>
 80072d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072d2:	b01d      	add	sp, #116	; 0x74
 80072d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d8:	ab03      	add	r3, sp, #12
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	462a      	mov	r2, r5
 80072de:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <_svfiprintf_r+0x1f8>)
 80072e0:	a904      	add	r1, sp, #16
 80072e2:	4638      	mov	r0, r7
 80072e4:	f000 f9d4 	bl	8007690 <_printf_i>
 80072e8:	e7eb      	b.n	80072c2 <_svfiprintf_r+0x1c2>
 80072ea:	bf00      	nop
 80072ec:	08008428 	.word	0x08008428
 80072f0:	08008432 	.word	0x08008432
 80072f4:	00000000 	.word	0x00000000
 80072f8:	08007049 	.word	0x08007049
 80072fc:	0800842e 	.word	0x0800842e

08007300 <__sfputc_r>:
 8007300:	6893      	ldr	r3, [r2, #8]
 8007302:	3b01      	subs	r3, #1
 8007304:	2b00      	cmp	r3, #0
 8007306:	b410      	push	{r4}
 8007308:	6093      	str	r3, [r2, #8]
 800730a:	da08      	bge.n	800731e <__sfputc_r+0x1e>
 800730c:	6994      	ldr	r4, [r2, #24]
 800730e:	42a3      	cmp	r3, r4
 8007310:	db01      	blt.n	8007316 <__sfputc_r+0x16>
 8007312:	290a      	cmp	r1, #10
 8007314:	d103      	bne.n	800731e <__sfputc_r+0x1e>
 8007316:	f85d 4b04 	ldr.w	r4, [sp], #4
 800731a:	f7ff bb79 	b.w	8006a10 <__swbuf_r>
 800731e:	6813      	ldr	r3, [r2, #0]
 8007320:	1c58      	adds	r0, r3, #1
 8007322:	6010      	str	r0, [r2, #0]
 8007324:	7019      	strb	r1, [r3, #0]
 8007326:	4608      	mov	r0, r1
 8007328:	f85d 4b04 	ldr.w	r4, [sp], #4
 800732c:	4770      	bx	lr

0800732e <__sfputs_r>:
 800732e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007330:	4606      	mov	r6, r0
 8007332:	460f      	mov	r7, r1
 8007334:	4614      	mov	r4, r2
 8007336:	18d5      	adds	r5, r2, r3
 8007338:	42ac      	cmp	r4, r5
 800733a:	d101      	bne.n	8007340 <__sfputs_r+0x12>
 800733c:	2000      	movs	r0, #0
 800733e:	e007      	b.n	8007350 <__sfputs_r+0x22>
 8007340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007344:	463a      	mov	r2, r7
 8007346:	4630      	mov	r0, r6
 8007348:	f7ff ffda 	bl	8007300 <__sfputc_r>
 800734c:	1c43      	adds	r3, r0, #1
 800734e:	d1f3      	bne.n	8007338 <__sfputs_r+0xa>
 8007350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007354 <_vfiprintf_r>:
 8007354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007358:	460d      	mov	r5, r1
 800735a:	b09d      	sub	sp, #116	; 0x74
 800735c:	4614      	mov	r4, r2
 800735e:	4698      	mov	r8, r3
 8007360:	4606      	mov	r6, r0
 8007362:	b118      	cbz	r0, 800736c <_vfiprintf_r+0x18>
 8007364:	6983      	ldr	r3, [r0, #24]
 8007366:	b90b      	cbnz	r3, 800736c <_vfiprintf_r+0x18>
 8007368:	f7ff fd4a 	bl	8006e00 <__sinit>
 800736c:	4b89      	ldr	r3, [pc, #548]	; (8007594 <_vfiprintf_r+0x240>)
 800736e:	429d      	cmp	r5, r3
 8007370:	d11b      	bne.n	80073aa <_vfiprintf_r+0x56>
 8007372:	6875      	ldr	r5, [r6, #4]
 8007374:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007376:	07d9      	lsls	r1, r3, #31
 8007378:	d405      	bmi.n	8007386 <_vfiprintf_r+0x32>
 800737a:	89ab      	ldrh	r3, [r5, #12]
 800737c:	059a      	lsls	r2, r3, #22
 800737e:	d402      	bmi.n	8007386 <_vfiprintf_r+0x32>
 8007380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007382:	f7ff fded 	bl	8006f60 <__retarget_lock_acquire_recursive>
 8007386:	89ab      	ldrh	r3, [r5, #12]
 8007388:	071b      	lsls	r3, r3, #28
 800738a:	d501      	bpl.n	8007390 <_vfiprintf_r+0x3c>
 800738c:	692b      	ldr	r3, [r5, #16]
 800738e:	b9eb      	cbnz	r3, 80073cc <_vfiprintf_r+0x78>
 8007390:	4629      	mov	r1, r5
 8007392:	4630      	mov	r0, r6
 8007394:	f7ff fb8e 	bl	8006ab4 <__swsetup_r>
 8007398:	b1c0      	cbz	r0, 80073cc <_vfiprintf_r+0x78>
 800739a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800739c:	07dc      	lsls	r4, r3, #31
 800739e:	d50e      	bpl.n	80073be <_vfiprintf_r+0x6a>
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073a4:	b01d      	add	sp, #116	; 0x74
 80073a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073aa:	4b7b      	ldr	r3, [pc, #492]	; (8007598 <_vfiprintf_r+0x244>)
 80073ac:	429d      	cmp	r5, r3
 80073ae:	d101      	bne.n	80073b4 <_vfiprintf_r+0x60>
 80073b0:	68b5      	ldr	r5, [r6, #8]
 80073b2:	e7df      	b.n	8007374 <_vfiprintf_r+0x20>
 80073b4:	4b79      	ldr	r3, [pc, #484]	; (800759c <_vfiprintf_r+0x248>)
 80073b6:	429d      	cmp	r5, r3
 80073b8:	bf08      	it	eq
 80073ba:	68f5      	ldreq	r5, [r6, #12]
 80073bc:	e7da      	b.n	8007374 <_vfiprintf_r+0x20>
 80073be:	89ab      	ldrh	r3, [r5, #12]
 80073c0:	0598      	lsls	r0, r3, #22
 80073c2:	d4ed      	bmi.n	80073a0 <_vfiprintf_r+0x4c>
 80073c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073c6:	f7ff fdcc 	bl	8006f62 <__retarget_lock_release_recursive>
 80073ca:	e7e9      	b.n	80073a0 <_vfiprintf_r+0x4c>
 80073cc:	2300      	movs	r3, #0
 80073ce:	9309      	str	r3, [sp, #36]	; 0x24
 80073d0:	2320      	movs	r3, #32
 80073d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80073da:	2330      	movs	r3, #48	; 0x30
 80073dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80075a0 <_vfiprintf_r+0x24c>
 80073e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073e4:	f04f 0901 	mov.w	r9, #1
 80073e8:	4623      	mov	r3, r4
 80073ea:	469a      	mov	sl, r3
 80073ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073f0:	b10a      	cbz	r2, 80073f6 <_vfiprintf_r+0xa2>
 80073f2:	2a25      	cmp	r2, #37	; 0x25
 80073f4:	d1f9      	bne.n	80073ea <_vfiprintf_r+0x96>
 80073f6:	ebba 0b04 	subs.w	fp, sl, r4
 80073fa:	d00b      	beq.n	8007414 <_vfiprintf_r+0xc0>
 80073fc:	465b      	mov	r3, fp
 80073fe:	4622      	mov	r2, r4
 8007400:	4629      	mov	r1, r5
 8007402:	4630      	mov	r0, r6
 8007404:	f7ff ff93 	bl	800732e <__sfputs_r>
 8007408:	3001      	adds	r0, #1
 800740a:	f000 80aa 	beq.w	8007562 <_vfiprintf_r+0x20e>
 800740e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007410:	445a      	add	r2, fp
 8007412:	9209      	str	r2, [sp, #36]	; 0x24
 8007414:	f89a 3000 	ldrb.w	r3, [sl]
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 80a2 	beq.w	8007562 <_vfiprintf_r+0x20e>
 800741e:	2300      	movs	r3, #0
 8007420:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007428:	f10a 0a01 	add.w	sl, sl, #1
 800742c:	9304      	str	r3, [sp, #16]
 800742e:	9307      	str	r3, [sp, #28]
 8007430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007434:	931a      	str	r3, [sp, #104]	; 0x68
 8007436:	4654      	mov	r4, sl
 8007438:	2205      	movs	r2, #5
 800743a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800743e:	4858      	ldr	r0, [pc, #352]	; (80075a0 <_vfiprintf_r+0x24c>)
 8007440:	f7f8 fee6 	bl	8000210 <memchr>
 8007444:	9a04      	ldr	r2, [sp, #16]
 8007446:	b9d8      	cbnz	r0, 8007480 <_vfiprintf_r+0x12c>
 8007448:	06d1      	lsls	r1, r2, #27
 800744a:	bf44      	itt	mi
 800744c:	2320      	movmi	r3, #32
 800744e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007452:	0713      	lsls	r3, r2, #28
 8007454:	bf44      	itt	mi
 8007456:	232b      	movmi	r3, #43	; 0x2b
 8007458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800745c:	f89a 3000 	ldrb.w	r3, [sl]
 8007460:	2b2a      	cmp	r3, #42	; 0x2a
 8007462:	d015      	beq.n	8007490 <_vfiprintf_r+0x13c>
 8007464:	9a07      	ldr	r2, [sp, #28]
 8007466:	4654      	mov	r4, sl
 8007468:	2000      	movs	r0, #0
 800746a:	f04f 0c0a 	mov.w	ip, #10
 800746e:	4621      	mov	r1, r4
 8007470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007474:	3b30      	subs	r3, #48	; 0x30
 8007476:	2b09      	cmp	r3, #9
 8007478:	d94e      	bls.n	8007518 <_vfiprintf_r+0x1c4>
 800747a:	b1b0      	cbz	r0, 80074aa <_vfiprintf_r+0x156>
 800747c:	9207      	str	r2, [sp, #28]
 800747e:	e014      	b.n	80074aa <_vfiprintf_r+0x156>
 8007480:	eba0 0308 	sub.w	r3, r0, r8
 8007484:	fa09 f303 	lsl.w	r3, r9, r3
 8007488:	4313      	orrs	r3, r2
 800748a:	9304      	str	r3, [sp, #16]
 800748c:	46a2      	mov	sl, r4
 800748e:	e7d2      	b.n	8007436 <_vfiprintf_r+0xe2>
 8007490:	9b03      	ldr	r3, [sp, #12]
 8007492:	1d19      	adds	r1, r3, #4
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	9103      	str	r1, [sp, #12]
 8007498:	2b00      	cmp	r3, #0
 800749a:	bfbb      	ittet	lt
 800749c:	425b      	neglt	r3, r3
 800749e:	f042 0202 	orrlt.w	r2, r2, #2
 80074a2:	9307      	strge	r3, [sp, #28]
 80074a4:	9307      	strlt	r3, [sp, #28]
 80074a6:	bfb8      	it	lt
 80074a8:	9204      	strlt	r2, [sp, #16]
 80074aa:	7823      	ldrb	r3, [r4, #0]
 80074ac:	2b2e      	cmp	r3, #46	; 0x2e
 80074ae:	d10c      	bne.n	80074ca <_vfiprintf_r+0x176>
 80074b0:	7863      	ldrb	r3, [r4, #1]
 80074b2:	2b2a      	cmp	r3, #42	; 0x2a
 80074b4:	d135      	bne.n	8007522 <_vfiprintf_r+0x1ce>
 80074b6:	9b03      	ldr	r3, [sp, #12]
 80074b8:	1d1a      	adds	r2, r3, #4
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	9203      	str	r2, [sp, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	bfb8      	it	lt
 80074c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80074c6:	3402      	adds	r4, #2
 80074c8:	9305      	str	r3, [sp, #20]
 80074ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80075b0 <_vfiprintf_r+0x25c>
 80074ce:	7821      	ldrb	r1, [r4, #0]
 80074d0:	2203      	movs	r2, #3
 80074d2:	4650      	mov	r0, sl
 80074d4:	f7f8 fe9c 	bl	8000210 <memchr>
 80074d8:	b140      	cbz	r0, 80074ec <_vfiprintf_r+0x198>
 80074da:	2340      	movs	r3, #64	; 0x40
 80074dc:	eba0 000a 	sub.w	r0, r0, sl
 80074e0:	fa03 f000 	lsl.w	r0, r3, r0
 80074e4:	9b04      	ldr	r3, [sp, #16]
 80074e6:	4303      	orrs	r3, r0
 80074e8:	3401      	adds	r4, #1
 80074ea:	9304      	str	r3, [sp, #16]
 80074ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074f0:	482c      	ldr	r0, [pc, #176]	; (80075a4 <_vfiprintf_r+0x250>)
 80074f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074f6:	2206      	movs	r2, #6
 80074f8:	f7f8 fe8a 	bl	8000210 <memchr>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	d03f      	beq.n	8007580 <_vfiprintf_r+0x22c>
 8007500:	4b29      	ldr	r3, [pc, #164]	; (80075a8 <_vfiprintf_r+0x254>)
 8007502:	bb1b      	cbnz	r3, 800754c <_vfiprintf_r+0x1f8>
 8007504:	9b03      	ldr	r3, [sp, #12]
 8007506:	3307      	adds	r3, #7
 8007508:	f023 0307 	bic.w	r3, r3, #7
 800750c:	3308      	adds	r3, #8
 800750e:	9303      	str	r3, [sp, #12]
 8007510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007512:	443b      	add	r3, r7
 8007514:	9309      	str	r3, [sp, #36]	; 0x24
 8007516:	e767      	b.n	80073e8 <_vfiprintf_r+0x94>
 8007518:	fb0c 3202 	mla	r2, ip, r2, r3
 800751c:	460c      	mov	r4, r1
 800751e:	2001      	movs	r0, #1
 8007520:	e7a5      	b.n	800746e <_vfiprintf_r+0x11a>
 8007522:	2300      	movs	r3, #0
 8007524:	3401      	adds	r4, #1
 8007526:	9305      	str	r3, [sp, #20]
 8007528:	4619      	mov	r1, r3
 800752a:	f04f 0c0a 	mov.w	ip, #10
 800752e:	4620      	mov	r0, r4
 8007530:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007534:	3a30      	subs	r2, #48	; 0x30
 8007536:	2a09      	cmp	r2, #9
 8007538:	d903      	bls.n	8007542 <_vfiprintf_r+0x1ee>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d0c5      	beq.n	80074ca <_vfiprintf_r+0x176>
 800753e:	9105      	str	r1, [sp, #20]
 8007540:	e7c3      	b.n	80074ca <_vfiprintf_r+0x176>
 8007542:	fb0c 2101 	mla	r1, ip, r1, r2
 8007546:	4604      	mov	r4, r0
 8007548:	2301      	movs	r3, #1
 800754a:	e7f0      	b.n	800752e <_vfiprintf_r+0x1da>
 800754c:	ab03      	add	r3, sp, #12
 800754e:	9300      	str	r3, [sp, #0]
 8007550:	462a      	mov	r2, r5
 8007552:	4b16      	ldr	r3, [pc, #88]	; (80075ac <_vfiprintf_r+0x258>)
 8007554:	a904      	add	r1, sp, #16
 8007556:	4630      	mov	r0, r6
 8007558:	f3af 8000 	nop.w
 800755c:	4607      	mov	r7, r0
 800755e:	1c78      	adds	r0, r7, #1
 8007560:	d1d6      	bne.n	8007510 <_vfiprintf_r+0x1bc>
 8007562:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007564:	07d9      	lsls	r1, r3, #31
 8007566:	d405      	bmi.n	8007574 <_vfiprintf_r+0x220>
 8007568:	89ab      	ldrh	r3, [r5, #12]
 800756a:	059a      	lsls	r2, r3, #22
 800756c:	d402      	bmi.n	8007574 <_vfiprintf_r+0x220>
 800756e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007570:	f7ff fcf7 	bl	8006f62 <__retarget_lock_release_recursive>
 8007574:	89ab      	ldrh	r3, [r5, #12]
 8007576:	065b      	lsls	r3, r3, #25
 8007578:	f53f af12 	bmi.w	80073a0 <_vfiprintf_r+0x4c>
 800757c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800757e:	e711      	b.n	80073a4 <_vfiprintf_r+0x50>
 8007580:	ab03      	add	r3, sp, #12
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	462a      	mov	r2, r5
 8007586:	4b09      	ldr	r3, [pc, #36]	; (80075ac <_vfiprintf_r+0x258>)
 8007588:	a904      	add	r1, sp, #16
 800758a:	4630      	mov	r0, r6
 800758c:	f000 f880 	bl	8007690 <_printf_i>
 8007590:	e7e4      	b.n	800755c <_vfiprintf_r+0x208>
 8007592:	bf00      	nop
 8007594:	080083e8 	.word	0x080083e8
 8007598:	08008408 	.word	0x08008408
 800759c:	080083c8 	.word	0x080083c8
 80075a0:	08008428 	.word	0x08008428
 80075a4:	08008432 	.word	0x08008432
 80075a8:	00000000 	.word	0x00000000
 80075ac:	0800732f 	.word	0x0800732f
 80075b0:	0800842e 	.word	0x0800842e

080075b4 <_printf_common>:
 80075b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075b8:	4616      	mov	r6, r2
 80075ba:	4699      	mov	r9, r3
 80075bc:	688a      	ldr	r2, [r1, #8]
 80075be:	690b      	ldr	r3, [r1, #16]
 80075c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075c4:	4293      	cmp	r3, r2
 80075c6:	bfb8      	it	lt
 80075c8:	4613      	movlt	r3, r2
 80075ca:	6033      	str	r3, [r6, #0]
 80075cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075d0:	4607      	mov	r7, r0
 80075d2:	460c      	mov	r4, r1
 80075d4:	b10a      	cbz	r2, 80075da <_printf_common+0x26>
 80075d6:	3301      	adds	r3, #1
 80075d8:	6033      	str	r3, [r6, #0]
 80075da:	6823      	ldr	r3, [r4, #0]
 80075dc:	0699      	lsls	r1, r3, #26
 80075de:	bf42      	ittt	mi
 80075e0:	6833      	ldrmi	r3, [r6, #0]
 80075e2:	3302      	addmi	r3, #2
 80075e4:	6033      	strmi	r3, [r6, #0]
 80075e6:	6825      	ldr	r5, [r4, #0]
 80075e8:	f015 0506 	ands.w	r5, r5, #6
 80075ec:	d106      	bne.n	80075fc <_printf_common+0x48>
 80075ee:	f104 0a19 	add.w	sl, r4, #25
 80075f2:	68e3      	ldr	r3, [r4, #12]
 80075f4:	6832      	ldr	r2, [r6, #0]
 80075f6:	1a9b      	subs	r3, r3, r2
 80075f8:	42ab      	cmp	r3, r5
 80075fa:	dc26      	bgt.n	800764a <_printf_common+0x96>
 80075fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007600:	1e13      	subs	r3, r2, #0
 8007602:	6822      	ldr	r2, [r4, #0]
 8007604:	bf18      	it	ne
 8007606:	2301      	movne	r3, #1
 8007608:	0692      	lsls	r2, r2, #26
 800760a:	d42b      	bmi.n	8007664 <_printf_common+0xb0>
 800760c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007610:	4649      	mov	r1, r9
 8007612:	4638      	mov	r0, r7
 8007614:	47c0      	blx	r8
 8007616:	3001      	adds	r0, #1
 8007618:	d01e      	beq.n	8007658 <_printf_common+0xa4>
 800761a:	6823      	ldr	r3, [r4, #0]
 800761c:	68e5      	ldr	r5, [r4, #12]
 800761e:	6832      	ldr	r2, [r6, #0]
 8007620:	f003 0306 	and.w	r3, r3, #6
 8007624:	2b04      	cmp	r3, #4
 8007626:	bf08      	it	eq
 8007628:	1aad      	subeq	r5, r5, r2
 800762a:	68a3      	ldr	r3, [r4, #8]
 800762c:	6922      	ldr	r2, [r4, #16]
 800762e:	bf0c      	ite	eq
 8007630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007634:	2500      	movne	r5, #0
 8007636:	4293      	cmp	r3, r2
 8007638:	bfc4      	itt	gt
 800763a:	1a9b      	subgt	r3, r3, r2
 800763c:	18ed      	addgt	r5, r5, r3
 800763e:	2600      	movs	r6, #0
 8007640:	341a      	adds	r4, #26
 8007642:	42b5      	cmp	r5, r6
 8007644:	d11a      	bne.n	800767c <_printf_common+0xc8>
 8007646:	2000      	movs	r0, #0
 8007648:	e008      	b.n	800765c <_printf_common+0xa8>
 800764a:	2301      	movs	r3, #1
 800764c:	4652      	mov	r2, sl
 800764e:	4649      	mov	r1, r9
 8007650:	4638      	mov	r0, r7
 8007652:	47c0      	blx	r8
 8007654:	3001      	adds	r0, #1
 8007656:	d103      	bne.n	8007660 <_printf_common+0xac>
 8007658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800765c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007660:	3501      	adds	r5, #1
 8007662:	e7c6      	b.n	80075f2 <_printf_common+0x3e>
 8007664:	18e1      	adds	r1, r4, r3
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	2030      	movs	r0, #48	; 0x30
 800766a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800766e:	4422      	add	r2, r4
 8007670:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007674:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007678:	3302      	adds	r3, #2
 800767a:	e7c7      	b.n	800760c <_printf_common+0x58>
 800767c:	2301      	movs	r3, #1
 800767e:	4622      	mov	r2, r4
 8007680:	4649      	mov	r1, r9
 8007682:	4638      	mov	r0, r7
 8007684:	47c0      	blx	r8
 8007686:	3001      	adds	r0, #1
 8007688:	d0e6      	beq.n	8007658 <_printf_common+0xa4>
 800768a:	3601      	adds	r6, #1
 800768c:	e7d9      	b.n	8007642 <_printf_common+0x8e>
	...

08007690 <_printf_i>:
 8007690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007694:	7e0f      	ldrb	r7, [r1, #24]
 8007696:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007698:	2f78      	cmp	r7, #120	; 0x78
 800769a:	4691      	mov	r9, r2
 800769c:	4680      	mov	r8, r0
 800769e:	460c      	mov	r4, r1
 80076a0:	469a      	mov	sl, r3
 80076a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076a6:	d807      	bhi.n	80076b8 <_printf_i+0x28>
 80076a8:	2f62      	cmp	r7, #98	; 0x62
 80076aa:	d80a      	bhi.n	80076c2 <_printf_i+0x32>
 80076ac:	2f00      	cmp	r7, #0
 80076ae:	f000 80d8 	beq.w	8007862 <_printf_i+0x1d2>
 80076b2:	2f58      	cmp	r7, #88	; 0x58
 80076b4:	f000 80a3 	beq.w	80077fe <_printf_i+0x16e>
 80076b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076c0:	e03a      	b.n	8007738 <_printf_i+0xa8>
 80076c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076c6:	2b15      	cmp	r3, #21
 80076c8:	d8f6      	bhi.n	80076b8 <_printf_i+0x28>
 80076ca:	a101      	add	r1, pc, #4	; (adr r1, 80076d0 <_printf_i+0x40>)
 80076cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076d0:	08007729 	.word	0x08007729
 80076d4:	0800773d 	.word	0x0800773d
 80076d8:	080076b9 	.word	0x080076b9
 80076dc:	080076b9 	.word	0x080076b9
 80076e0:	080076b9 	.word	0x080076b9
 80076e4:	080076b9 	.word	0x080076b9
 80076e8:	0800773d 	.word	0x0800773d
 80076ec:	080076b9 	.word	0x080076b9
 80076f0:	080076b9 	.word	0x080076b9
 80076f4:	080076b9 	.word	0x080076b9
 80076f8:	080076b9 	.word	0x080076b9
 80076fc:	08007849 	.word	0x08007849
 8007700:	0800776d 	.word	0x0800776d
 8007704:	0800782b 	.word	0x0800782b
 8007708:	080076b9 	.word	0x080076b9
 800770c:	080076b9 	.word	0x080076b9
 8007710:	0800786b 	.word	0x0800786b
 8007714:	080076b9 	.word	0x080076b9
 8007718:	0800776d 	.word	0x0800776d
 800771c:	080076b9 	.word	0x080076b9
 8007720:	080076b9 	.word	0x080076b9
 8007724:	08007833 	.word	0x08007833
 8007728:	682b      	ldr	r3, [r5, #0]
 800772a:	1d1a      	adds	r2, r3, #4
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	602a      	str	r2, [r5, #0]
 8007730:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007734:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007738:	2301      	movs	r3, #1
 800773a:	e0a3      	b.n	8007884 <_printf_i+0x1f4>
 800773c:	6820      	ldr	r0, [r4, #0]
 800773e:	6829      	ldr	r1, [r5, #0]
 8007740:	0606      	lsls	r6, r0, #24
 8007742:	f101 0304 	add.w	r3, r1, #4
 8007746:	d50a      	bpl.n	800775e <_printf_i+0xce>
 8007748:	680e      	ldr	r6, [r1, #0]
 800774a:	602b      	str	r3, [r5, #0]
 800774c:	2e00      	cmp	r6, #0
 800774e:	da03      	bge.n	8007758 <_printf_i+0xc8>
 8007750:	232d      	movs	r3, #45	; 0x2d
 8007752:	4276      	negs	r6, r6
 8007754:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007758:	485e      	ldr	r0, [pc, #376]	; (80078d4 <_printf_i+0x244>)
 800775a:	230a      	movs	r3, #10
 800775c:	e019      	b.n	8007792 <_printf_i+0x102>
 800775e:	680e      	ldr	r6, [r1, #0]
 8007760:	602b      	str	r3, [r5, #0]
 8007762:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007766:	bf18      	it	ne
 8007768:	b236      	sxthne	r6, r6
 800776a:	e7ef      	b.n	800774c <_printf_i+0xbc>
 800776c:	682b      	ldr	r3, [r5, #0]
 800776e:	6820      	ldr	r0, [r4, #0]
 8007770:	1d19      	adds	r1, r3, #4
 8007772:	6029      	str	r1, [r5, #0]
 8007774:	0601      	lsls	r1, r0, #24
 8007776:	d501      	bpl.n	800777c <_printf_i+0xec>
 8007778:	681e      	ldr	r6, [r3, #0]
 800777a:	e002      	b.n	8007782 <_printf_i+0xf2>
 800777c:	0646      	lsls	r6, r0, #25
 800777e:	d5fb      	bpl.n	8007778 <_printf_i+0xe8>
 8007780:	881e      	ldrh	r6, [r3, #0]
 8007782:	4854      	ldr	r0, [pc, #336]	; (80078d4 <_printf_i+0x244>)
 8007784:	2f6f      	cmp	r7, #111	; 0x6f
 8007786:	bf0c      	ite	eq
 8007788:	2308      	moveq	r3, #8
 800778a:	230a      	movne	r3, #10
 800778c:	2100      	movs	r1, #0
 800778e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007792:	6865      	ldr	r5, [r4, #4]
 8007794:	60a5      	str	r5, [r4, #8]
 8007796:	2d00      	cmp	r5, #0
 8007798:	bfa2      	ittt	ge
 800779a:	6821      	ldrge	r1, [r4, #0]
 800779c:	f021 0104 	bicge.w	r1, r1, #4
 80077a0:	6021      	strge	r1, [r4, #0]
 80077a2:	b90e      	cbnz	r6, 80077a8 <_printf_i+0x118>
 80077a4:	2d00      	cmp	r5, #0
 80077a6:	d04d      	beq.n	8007844 <_printf_i+0x1b4>
 80077a8:	4615      	mov	r5, r2
 80077aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80077ae:	fb03 6711 	mls	r7, r3, r1, r6
 80077b2:	5dc7      	ldrb	r7, [r0, r7]
 80077b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077b8:	4637      	mov	r7, r6
 80077ba:	42bb      	cmp	r3, r7
 80077bc:	460e      	mov	r6, r1
 80077be:	d9f4      	bls.n	80077aa <_printf_i+0x11a>
 80077c0:	2b08      	cmp	r3, #8
 80077c2:	d10b      	bne.n	80077dc <_printf_i+0x14c>
 80077c4:	6823      	ldr	r3, [r4, #0]
 80077c6:	07de      	lsls	r6, r3, #31
 80077c8:	d508      	bpl.n	80077dc <_printf_i+0x14c>
 80077ca:	6923      	ldr	r3, [r4, #16]
 80077cc:	6861      	ldr	r1, [r4, #4]
 80077ce:	4299      	cmp	r1, r3
 80077d0:	bfde      	ittt	le
 80077d2:	2330      	movle	r3, #48	; 0x30
 80077d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80077dc:	1b52      	subs	r2, r2, r5
 80077de:	6122      	str	r2, [r4, #16]
 80077e0:	f8cd a000 	str.w	sl, [sp]
 80077e4:	464b      	mov	r3, r9
 80077e6:	aa03      	add	r2, sp, #12
 80077e8:	4621      	mov	r1, r4
 80077ea:	4640      	mov	r0, r8
 80077ec:	f7ff fee2 	bl	80075b4 <_printf_common>
 80077f0:	3001      	adds	r0, #1
 80077f2:	d14c      	bne.n	800788e <_printf_i+0x1fe>
 80077f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077f8:	b004      	add	sp, #16
 80077fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077fe:	4835      	ldr	r0, [pc, #212]	; (80078d4 <_printf_i+0x244>)
 8007800:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007804:	6829      	ldr	r1, [r5, #0]
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	f851 6b04 	ldr.w	r6, [r1], #4
 800780c:	6029      	str	r1, [r5, #0]
 800780e:	061d      	lsls	r5, r3, #24
 8007810:	d514      	bpl.n	800783c <_printf_i+0x1ac>
 8007812:	07df      	lsls	r7, r3, #31
 8007814:	bf44      	itt	mi
 8007816:	f043 0320 	orrmi.w	r3, r3, #32
 800781a:	6023      	strmi	r3, [r4, #0]
 800781c:	b91e      	cbnz	r6, 8007826 <_printf_i+0x196>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	f023 0320 	bic.w	r3, r3, #32
 8007824:	6023      	str	r3, [r4, #0]
 8007826:	2310      	movs	r3, #16
 8007828:	e7b0      	b.n	800778c <_printf_i+0xfc>
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	f043 0320 	orr.w	r3, r3, #32
 8007830:	6023      	str	r3, [r4, #0]
 8007832:	2378      	movs	r3, #120	; 0x78
 8007834:	4828      	ldr	r0, [pc, #160]	; (80078d8 <_printf_i+0x248>)
 8007836:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800783a:	e7e3      	b.n	8007804 <_printf_i+0x174>
 800783c:	0659      	lsls	r1, r3, #25
 800783e:	bf48      	it	mi
 8007840:	b2b6      	uxthmi	r6, r6
 8007842:	e7e6      	b.n	8007812 <_printf_i+0x182>
 8007844:	4615      	mov	r5, r2
 8007846:	e7bb      	b.n	80077c0 <_printf_i+0x130>
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	6826      	ldr	r6, [r4, #0]
 800784c:	6961      	ldr	r1, [r4, #20]
 800784e:	1d18      	adds	r0, r3, #4
 8007850:	6028      	str	r0, [r5, #0]
 8007852:	0635      	lsls	r5, r6, #24
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	d501      	bpl.n	800785c <_printf_i+0x1cc>
 8007858:	6019      	str	r1, [r3, #0]
 800785a:	e002      	b.n	8007862 <_printf_i+0x1d2>
 800785c:	0670      	lsls	r0, r6, #25
 800785e:	d5fb      	bpl.n	8007858 <_printf_i+0x1c8>
 8007860:	8019      	strh	r1, [r3, #0]
 8007862:	2300      	movs	r3, #0
 8007864:	6123      	str	r3, [r4, #16]
 8007866:	4615      	mov	r5, r2
 8007868:	e7ba      	b.n	80077e0 <_printf_i+0x150>
 800786a:	682b      	ldr	r3, [r5, #0]
 800786c:	1d1a      	adds	r2, r3, #4
 800786e:	602a      	str	r2, [r5, #0]
 8007870:	681d      	ldr	r5, [r3, #0]
 8007872:	6862      	ldr	r2, [r4, #4]
 8007874:	2100      	movs	r1, #0
 8007876:	4628      	mov	r0, r5
 8007878:	f7f8 fcca 	bl	8000210 <memchr>
 800787c:	b108      	cbz	r0, 8007882 <_printf_i+0x1f2>
 800787e:	1b40      	subs	r0, r0, r5
 8007880:	6060      	str	r0, [r4, #4]
 8007882:	6863      	ldr	r3, [r4, #4]
 8007884:	6123      	str	r3, [r4, #16]
 8007886:	2300      	movs	r3, #0
 8007888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800788c:	e7a8      	b.n	80077e0 <_printf_i+0x150>
 800788e:	6923      	ldr	r3, [r4, #16]
 8007890:	462a      	mov	r2, r5
 8007892:	4649      	mov	r1, r9
 8007894:	4640      	mov	r0, r8
 8007896:	47d0      	blx	sl
 8007898:	3001      	adds	r0, #1
 800789a:	d0ab      	beq.n	80077f4 <_printf_i+0x164>
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	079b      	lsls	r3, r3, #30
 80078a0:	d413      	bmi.n	80078ca <_printf_i+0x23a>
 80078a2:	68e0      	ldr	r0, [r4, #12]
 80078a4:	9b03      	ldr	r3, [sp, #12]
 80078a6:	4298      	cmp	r0, r3
 80078a8:	bfb8      	it	lt
 80078aa:	4618      	movlt	r0, r3
 80078ac:	e7a4      	b.n	80077f8 <_printf_i+0x168>
 80078ae:	2301      	movs	r3, #1
 80078b0:	4632      	mov	r2, r6
 80078b2:	4649      	mov	r1, r9
 80078b4:	4640      	mov	r0, r8
 80078b6:	47d0      	blx	sl
 80078b8:	3001      	adds	r0, #1
 80078ba:	d09b      	beq.n	80077f4 <_printf_i+0x164>
 80078bc:	3501      	adds	r5, #1
 80078be:	68e3      	ldr	r3, [r4, #12]
 80078c0:	9903      	ldr	r1, [sp, #12]
 80078c2:	1a5b      	subs	r3, r3, r1
 80078c4:	42ab      	cmp	r3, r5
 80078c6:	dcf2      	bgt.n	80078ae <_printf_i+0x21e>
 80078c8:	e7eb      	b.n	80078a2 <_printf_i+0x212>
 80078ca:	2500      	movs	r5, #0
 80078cc:	f104 0619 	add.w	r6, r4, #25
 80078d0:	e7f5      	b.n	80078be <_printf_i+0x22e>
 80078d2:	bf00      	nop
 80078d4:	08008439 	.word	0x08008439
 80078d8:	0800844a 	.word	0x0800844a

080078dc <_putc_r>:
 80078dc:	b570      	push	{r4, r5, r6, lr}
 80078de:	460d      	mov	r5, r1
 80078e0:	4614      	mov	r4, r2
 80078e2:	4606      	mov	r6, r0
 80078e4:	b118      	cbz	r0, 80078ee <_putc_r+0x12>
 80078e6:	6983      	ldr	r3, [r0, #24]
 80078e8:	b90b      	cbnz	r3, 80078ee <_putc_r+0x12>
 80078ea:	f7ff fa89 	bl	8006e00 <__sinit>
 80078ee:	4b1c      	ldr	r3, [pc, #112]	; (8007960 <_putc_r+0x84>)
 80078f0:	429c      	cmp	r4, r3
 80078f2:	d124      	bne.n	800793e <_putc_r+0x62>
 80078f4:	6874      	ldr	r4, [r6, #4]
 80078f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078f8:	07d8      	lsls	r0, r3, #31
 80078fa:	d405      	bmi.n	8007908 <_putc_r+0x2c>
 80078fc:	89a3      	ldrh	r3, [r4, #12]
 80078fe:	0599      	lsls	r1, r3, #22
 8007900:	d402      	bmi.n	8007908 <_putc_r+0x2c>
 8007902:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007904:	f7ff fb2c 	bl	8006f60 <__retarget_lock_acquire_recursive>
 8007908:	68a3      	ldr	r3, [r4, #8]
 800790a:	3b01      	subs	r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	60a3      	str	r3, [r4, #8]
 8007910:	da05      	bge.n	800791e <_putc_r+0x42>
 8007912:	69a2      	ldr	r2, [r4, #24]
 8007914:	4293      	cmp	r3, r2
 8007916:	db1c      	blt.n	8007952 <_putc_r+0x76>
 8007918:	b2eb      	uxtb	r3, r5
 800791a:	2b0a      	cmp	r3, #10
 800791c:	d019      	beq.n	8007952 <_putc_r+0x76>
 800791e:	6823      	ldr	r3, [r4, #0]
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	6022      	str	r2, [r4, #0]
 8007924:	701d      	strb	r5, [r3, #0]
 8007926:	b2ed      	uxtb	r5, r5
 8007928:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800792a:	07da      	lsls	r2, r3, #31
 800792c:	d405      	bmi.n	800793a <_putc_r+0x5e>
 800792e:	89a3      	ldrh	r3, [r4, #12]
 8007930:	059b      	lsls	r3, r3, #22
 8007932:	d402      	bmi.n	800793a <_putc_r+0x5e>
 8007934:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007936:	f7ff fb14 	bl	8006f62 <__retarget_lock_release_recursive>
 800793a:	4628      	mov	r0, r5
 800793c:	bd70      	pop	{r4, r5, r6, pc}
 800793e:	4b09      	ldr	r3, [pc, #36]	; (8007964 <_putc_r+0x88>)
 8007940:	429c      	cmp	r4, r3
 8007942:	d101      	bne.n	8007948 <_putc_r+0x6c>
 8007944:	68b4      	ldr	r4, [r6, #8]
 8007946:	e7d6      	b.n	80078f6 <_putc_r+0x1a>
 8007948:	4b07      	ldr	r3, [pc, #28]	; (8007968 <_putc_r+0x8c>)
 800794a:	429c      	cmp	r4, r3
 800794c:	bf08      	it	eq
 800794e:	68f4      	ldreq	r4, [r6, #12]
 8007950:	e7d1      	b.n	80078f6 <_putc_r+0x1a>
 8007952:	4629      	mov	r1, r5
 8007954:	4622      	mov	r2, r4
 8007956:	4630      	mov	r0, r6
 8007958:	f7ff f85a 	bl	8006a10 <__swbuf_r>
 800795c:	4605      	mov	r5, r0
 800795e:	e7e3      	b.n	8007928 <_putc_r+0x4c>
 8007960:	080083e8 	.word	0x080083e8
 8007964:	08008408 	.word	0x08008408
 8007968:	080083c8 	.word	0x080083c8

0800796c <__sread>:
 800796c:	b510      	push	{r4, lr}
 800796e:	460c      	mov	r4, r1
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	f000 f8e6 	bl	8007b44 <_read_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	bfab      	itete	ge
 800797c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800797e:	89a3      	ldrhlt	r3, [r4, #12]
 8007980:	181b      	addge	r3, r3, r0
 8007982:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007986:	bfac      	ite	ge
 8007988:	6563      	strge	r3, [r4, #84]	; 0x54
 800798a:	81a3      	strhlt	r3, [r4, #12]
 800798c:	bd10      	pop	{r4, pc}

0800798e <__swrite>:
 800798e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007992:	461f      	mov	r7, r3
 8007994:	898b      	ldrh	r3, [r1, #12]
 8007996:	05db      	lsls	r3, r3, #23
 8007998:	4605      	mov	r5, r0
 800799a:	460c      	mov	r4, r1
 800799c:	4616      	mov	r6, r2
 800799e:	d505      	bpl.n	80079ac <__swrite+0x1e>
 80079a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079a4:	2302      	movs	r3, #2
 80079a6:	2200      	movs	r2, #0
 80079a8:	f000 f870 	bl	8007a8c <_lseek_r>
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079b6:	81a3      	strh	r3, [r4, #12]
 80079b8:	4632      	mov	r2, r6
 80079ba:	463b      	mov	r3, r7
 80079bc:	4628      	mov	r0, r5
 80079be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079c2:	f000 b817 	b.w	80079f4 <_write_r>

080079c6 <__sseek>:
 80079c6:	b510      	push	{r4, lr}
 80079c8:	460c      	mov	r4, r1
 80079ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ce:	f000 f85d 	bl	8007a8c <_lseek_r>
 80079d2:	1c43      	adds	r3, r0, #1
 80079d4:	89a3      	ldrh	r3, [r4, #12]
 80079d6:	bf15      	itete	ne
 80079d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80079da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079e2:	81a3      	strheq	r3, [r4, #12]
 80079e4:	bf18      	it	ne
 80079e6:	81a3      	strhne	r3, [r4, #12]
 80079e8:	bd10      	pop	{r4, pc}

080079ea <__sclose>:
 80079ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ee:	f000 b81b 	b.w	8007a28 <_close_r>
	...

080079f4 <_write_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d07      	ldr	r5, [pc, #28]	; (8007a14 <_write_r+0x20>)
 80079f8:	4604      	mov	r4, r0
 80079fa:	4608      	mov	r0, r1
 80079fc:	4611      	mov	r1, r2
 80079fe:	2200      	movs	r2, #0
 8007a00:	602a      	str	r2, [r5, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	f7f9 f8f0 	bl	8000be8 <_write>
 8007a08:	1c43      	adds	r3, r0, #1
 8007a0a:	d102      	bne.n	8007a12 <_write_r+0x1e>
 8007a0c:	682b      	ldr	r3, [r5, #0]
 8007a0e:	b103      	cbz	r3, 8007a12 <_write_r+0x1e>
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	bd38      	pop	{r3, r4, r5, pc}
 8007a14:	20001cb8 	.word	0x20001cb8

08007a18 <abort>:
 8007a18:	b508      	push	{r3, lr}
 8007a1a:	2006      	movs	r0, #6
 8007a1c:	f000 f8cc 	bl	8007bb8 <raise>
 8007a20:	2001      	movs	r0, #1
 8007a22:	f7f9 f8c6 	bl	8000bb2 <_exit>
	...

08007a28 <_close_r>:
 8007a28:	b538      	push	{r3, r4, r5, lr}
 8007a2a:	4d06      	ldr	r5, [pc, #24]	; (8007a44 <_close_r+0x1c>)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	4604      	mov	r4, r0
 8007a30:	4608      	mov	r0, r1
 8007a32:	602b      	str	r3, [r5, #0]
 8007a34:	f7f9 f8f4 	bl	8000c20 <_close>
 8007a38:	1c43      	adds	r3, r0, #1
 8007a3a:	d102      	bne.n	8007a42 <_close_r+0x1a>
 8007a3c:	682b      	ldr	r3, [r5, #0]
 8007a3e:	b103      	cbz	r3, 8007a42 <_close_r+0x1a>
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	bd38      	pop	{r3, r4, r5, pc}
 8007a44:	20001cb8 	.word	0x20001cb8

08007a48 <_fstat_r>:
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	4d07      	ldr	r5, [pc, #28]	; (8007a68 <_fstat_r+0x20>)
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	4604      	mov	r4, r0
 8007a50:	4608      	mov	r0, r1
 8007a52:	4611      	mov	r1, r2
 8007a54:	602b      	str	r3, [r5, #0]
 8007a56:	f7f9 f8ef 	bl	8000c38 <_fstat>
 8007a5a:	1c43      	adds	r3, r0, #1
 8007a5c:	d102      	bne.n	8007a64 <_fstat_r+0x1c>
 8007a5e:	682b      	ldr	r3, [r5, #0]
 8007a60:	b103      	cbz	r3, 8007a64 <_fstat_r+0x1c>
 8007a62:	6023      	str	r3, [r4, #0]
 8007a64:	bd38      	pop	{r3, r4, r5, pc}
 8007a66:	bf00      	nop
 8007a68:	20001cb8 	.word	0x20001cb8

08007a6c <_isatty_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4d06      	ldr	r5, [pc, #24]	; (8007a88 <_isatty_r+0x1c>)
 8007a70:	2300      	movs	r3, #0
 8007a72:	4604      	mov	r4, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	602b      	str	r3, [r5, #0]
 8007a78:	f7f9 f8ee 	bl	8000c58 <_isatty>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_isatty_r+0x1a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_isatty_r+0x1a>
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	20001cb8 	.word	0x20001cb8

08007a8c <_lseek_r>:
 8007a8c:	b538      	push	{r3, r4, r5, lr}
 8007a8e:	4d07      	ldr	r5, [pc, #28]	; (8007aac <_lseek_r+0x20>)
 8007a90:	4604      	mov	r4, r0
 8007a92:	4608      	mov	r0, r1
 8007a94:	4611      	mov	r1, r2
 8007a96:	2200      	movs	r2, #0
 8007a98:	602a      	str	r2, [r5, #0]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	f7f9 f8e7 	bl	8000c6e <_lseek>
 8007aa0:	1c43      	adds	r3, r0, #1
 8007aa2:	d102      	bne.n	8007aaa <_lseek_r+0x1e>
 8007aa4:	682b      	ldr	r3, [r5, #0]
 8007aa6:	b103      	cbz	r3, 8007aaa <_lseek_r+0x1e>
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	bd38      	pop	{r3, r4, r5, pc}
 8007aac:	20001cb8 	.word	0x20001cb8

08007ab0 <memmove>:
 8007ab0:	4288      	cmp	r0, r1
 8007ab2:	b510      	push	{r4, lr}
 8007ab4:	eb01 0402 	add.w	r4, r1, r2
 8007ab8:	d902      	bls.n	8007ac0 <memmove+0x10>
 8007aba:	4284      	cmp	r4, r0
 8007abc:	4623      	mov	r3, r4
 8007abe:	d807      	bhi.n	8007ad0 <memmove+0x20>
 8007ac0:	1e43      	subs	r3, r0, #1
 8007ac2:	42a1      	cmp	r1, r4
 8007ac4:	d008      	beq.n	8007ad8 <memmove+0x28>
 8007ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ace:	e7f8      	b.n	8007ac2 <memmove+0x12>
 8007ad0:	4402      	add	r2, r0
 8007ad2:	4601      	mov	r1, r0
 8007ad4:	428a      	cmp	r2, r1
 8007ad6:	d100      	bne.n	8007ada <memmove+0x2a>
 8007ad8:	bd10      	pop	{r4, pc}
 8007ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ae2:	e7f7      	b.n	8007ad4 <memmove+0x24>

08007ae4 <_realloc_r>:
 8007ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae8:	4680      	mov	r8, r0
 8007aea:	4614      	mov	r4, r2
 8007aec:	460e      	mov	r6, r1
 8007aee:	b921      	cbnz	r1, 8007afa <_realloc_r+0x16>
 8007af0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007af4:	4611      	mov	r1, r2
 8007af6:	f7fe bdbd 	b.w	8006674 <_malloc_r>
 8007afa:	b92a      	cbnz	r2, 8007b08 <_realloc_r+0x24>
 8007afc:	f7fe fd4e 	bl	800659c <_free_r>
 8007b00:	4625      	mov	r5, r4
 8007b02:	4628      	mov	r0, r5
 8007b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b08:	f000 f872 	bl	8007bf0 <_malloc_usable_size_r>
 8007b0c:	4284      	cmp	r4, r0
 8007b0e:	4607      	mov	r7, r0
 8007b10:	d802      	bhi.n	8007b18 <_realloc_r+0x34>
 8007b12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b16:	d812      	bhi.n	8007b3e <_realloc_r+0x5a>
 8007b18:	4621      	mov	r1, r4
 8007b1a:	4640      	mov	r0, r8
 8007b1c:	f7fe fdaa 	bl	8006674 <_malloc_r>
 8007b20:	4605      	mov	r5, r0
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d0ed      	beq.n	8007b02 <_realloc_r+0x1e>
 8007b26:	42bc      	cmp	r4, r7
 8007b28:	4622      	mov	r2, r4
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	bf28      	it	cs
 8007b2e:	463a      	movcs	r2, r7
 8007b30:	f7fe fd1e 	bl	8006570 <memcpy>
 8007b34:	4631      	mov	r1, r6
 8007b36:	4640      	mov	r0, r8
 8007b38:	f7fe fd30 	bl	800659c <_free_r>
 8007b3c:	e7e1      	b.n	8007b02 <_realloc_r+0x1e>
 8007b3e:	4635      	mov	r5, r6
 8007b40:	e7df      	b.n	8007b02 <_realloc_r+0x1e>
	...

08007b44 <_read_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4d07      	ldr	r5, [pc, #28]	; (8007b64 <_read_r+0x20>)
 8007b48:	4604      	mov	r4, r0
 8007b4a:	4608      	mov	r0, r1
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	2200      	movs	r2, #0
 8007b50:	602a      	str	r2, [r5, #0]
 8007b52:	461a      	mov	r2, r3
 8007b54:	f7f9 f837 	bl	8000bc6 <_read>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d102      	bne.n	8007b62 <_read_r+0x1e>
 8007b5c:	682b      	ldr	r3, [r5, #0]
 8007b5e:	b103      	cbz	r3, 8007b62 <_read_r+0x1e>
 8007b60:	6023      	str	r3, [r4, #0]
 8007b62:	bd38      	pop	{r3, r4, r5, pc}
 8007b64:	20001cb8 	.word	0x20001cb8

08007b68 <_raise_r>:
 8007b68:	291f      	cmp	r1, #31
 8007b6a:	b538      	push	{r3, r4, r5, lr}
 8007b6c:	4604      	mov	r4, r0
 8007b6e:	460d      	mov	r5, r1
 8007b70:	d904      	bls.n	8007b7c <_raise_r+0x14>
 8007b72:	2316      	movs	r3, #22
 8007b74:	6003      	str	r3, [r0, #0]
 8007b76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b7a:	bd38      	pop	{r3, r4, r5, pc}
 8007b7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b7e:	b112      	cbz	r2, 8007b86 <_raise_r+0x1e>
 8007b80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b84:	b94b      	cbnz	r3, 8007b9a <_raise_r+0x32>
 8007b86:	4620      	mov	r0, r4
 8007b88:	f000 f830 	bl	8007bec <_getpid_r>
 8007b8c:	462a      	mov	r2, r5
 8007b8e:	4601      	mov	r1, r0
 8007b90:	4620      	mov	r0, r4
 8007b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b96:	f000 b817 	b.w	8007bc8 <_kill_r>
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d00a      	beq.n	8007bb4 <_raise_r+0x4c>
 8007b9e:	1c59      	adds	r1, r3, #1
 8007ba0:	d103      	bne.n	8007baa <_raise_r+0x42>
 8007ba2:	2316      	movs	r3, #22
 8007ba4:	6003      	str	r3, [r0, #0]
 8007ba6:	2001      	movs	r0, #1
 8007ba8:	e7e7      	b.n	8007b7a <_raise_r+0x12>
 8007baa:	2400      	movs	r4, #0
 8007bac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	4798      	blx	r3
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	e7e0      	b.n	8007b7a <_raise_r+0x12>

08007bb8 <raise>:
 8007bb8:	4b02      	ldr	r3, [pc, #8]	; (8007bc4 <raise+0xc>)
 8007bba:	4601      	mov	r1, r0
 8007bbc:	6818      	ldr	r0, [r3, #0]
 8007bbe:	f7ff bfd3 	b.w	8007b68 <_raise_r>
 8007bc2:	bf00      	nop
 8007bc4:	2000001c 	.word	0x2000001c

08007bc8 <_kill_r>:
 8007bc8:	b538      	push	{r3, r4, r5, lr}
 8007bca:	4d07      	ldr	r5, [pc, #28]	; (8007be8 <_kill_r+0x20>)
 8007bcc:	2300      	movs	r3, #0
 8007bce:	4604      	mov	r4, r0
 8007bd0:	4608      	mov	r0, r1
 8007bd2:	4611      	mov	r1, r2
 8007bd4:	602b      	str	r3, [r5, #0]
 8007bd6:	f7f8 ffdc 	bl	8000b92 <_kill>
 8007bda:	1c43      	adds	r3, r0, #1
 8007bdc:	d102      	bne.n	8007be4 <_kill_r+0x1c>
 8007bde:	682b      	ldr	r3, [r5, #0]
 8007be0:	b103      	cbz	r3, 8007be4 <_kill_r+0x1c>
 8007be2:	6023      	str	r3, [r4, #0]
 8007be4:	bd38      	pop	{r3, r4, r5, pc}
 8007be6:	bf00      	nop
 8007be8:	20001cb8 	.word	0x20001cb8

08007bec <_getpid_r>:
 8007bec:	f7f8 bfc9 	b.w	8000b82 <_getpid>

08007bf0 <_malloc_usable_size_r>:
 8007bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bf4:	1f18      	subs	r0, r3, #4
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	bfbc      	itt	lt
 8007bfa:	580b      	ldrlt	r3, [r1, r0]
 8007bfc:	18c0      	addlt	r0, r0, r3
 8007bfe:	4770      	bx	lr

08007c00 <_init>:
 8007c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c02:	bf00      	nop
 8007c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c06:	bc08      	pop	{r3}
 8007c08:	469e      	mov	lr, r3
 8007c0a:	4770      	bx	lr

08007c0c <_fini>:
 8007c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0e:	bf00      	nop
 8007c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c12:	bc08      	pop	{r3}
 8007c14:	469e      	mov	lr, r3
 8007c16:	4770      	bx	lr
