

================================================================
== Vivado HLS Report for 'CMF_teste_array_2'
================================================================
* Date:           Wed Aug 12 20:30:43 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMF_teste_array_2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.433|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    58|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        0|      -|      6|     1|
|Multiplexer      |        -|      -|      -|    30|
|Register         |        -|      -|     18|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     24|    89|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     1|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |dados1_U  |CMF_teste_array_2bkb  |        0|  6|   1|     5|    6|     1|           30|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        0|  6|   1|     5|    6|     1|           30|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_106_p2       |     +    |      0|  0|  22|          15|           1|
    |icmp_fu_100_p2        |   icmp   |      0|  0|  13|          13|           1|
    |storemerge_fu_112_p3  |  select  |      0|  0|  15|           1|          15|
    |tmp_fu_73_p2          |    xor   |      0|  0|   8|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  58|          30|          18|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  15|          3|    1|          3|
    |ap_phi_mux_tmp_6_phi_fu_63_p4  |  15|          3|   15|         45|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  30|          6|   16|         48|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |SimCLK     |   1|   0|    1|          0|
    |ap_CS_fsm  |   2|   0|    2|          0|
    |k          |  15|   0|   15|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  18|   0|   18|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | CMF_teste_array_2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | CMF_teste_array_2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | CMF_teste_array_2 | return value |
|ap_done       | out |    1| ap_ctrl_hs | CMF_teste_array_2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | CMF_teste_array_2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | CMF_teste_array_2 | return value |
|pulsoSinc     |  in |    1|   ap_none  |     pulsoSinc     |    scalar    |
|Saida         | out |   15|   ap_vld   |       Saida       |    pointer   |
|Saida_ap_vld  | out |    1|   ap_vld   |       Saida       |    pointer   |
+--------------+-----+-----+------------+-------------------+--------------+

