// Seed: 1764871439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_5, id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_3 == id_3;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_5 = 0;
  id_10(
      .id_0(1'b0), .id_1(1 == 1), .id_2(1), .id_3(id_3)
  );
endmodule
