06:55:32 DEBUG : Logs will be stored at '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/IDE.log'.
06:55:38 INFO  : Launching XSCT server: xsct -n  -interactive /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/temp_xsdb_launch_script.tcl
06:55:38 INFO  : Registering command handlers for Vitis TCF services
06:55:39 INFO  : Platform repository initialization has completed.
06:55:42 INFO  : XSCT server has started successfully.
06:55:42 INFO  : Successfully done setting XSCT server connection channel  
06:55:44 INFO  : plnx-install-location is set to ''
06:55:44 INFO  : Successfully done setting workspace for the tool. 
06:55:44 INFO  : Successfully done query RDI_DATADIR 
06:58:01 INFO  : Result from executing command 'getProjects': zedboard_basic
06:58:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
06:58:48 INFO  : Result from executing command 'getProjects': zedboard_basic
06:58:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
07:00:12 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
07:00:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
07:00:39 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
07:00:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm;zedboard_sw|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/zedboard_sw.xpfm
07:09:48 INFO  : Checking for BSP changes to sync application flags for project 'application'...
07:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:21 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
07:14:21 INFO  : 'jtag frequency' command is executed.
07:14:21 INFO  : Context for 'APU' is selected.
07:14:21 INFO  : System reset is completed.
07:14:24 INFO  : 'after 3000' command is executed.
07:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
07:14:27 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit"
07:14:27 INFO  : Context for 'APU' is selected.
07:14:27 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/design_1_wrapper.xsa'.
07:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
07:14:27 INFO  : Context for 'APU' is selected.
07:14:27 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
07:14:27 INFO  : 'ps7_init' command is executed.
07:14:27 INFO  : 'ps7_post_config' command is executed.
07:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:27 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
07:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

07:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:28 INFO  : 'con' command is executed.
07:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:14:28 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
07:24:50 INFO  : Disconnected from the channel tcfchan#3.
07:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:24:51 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
07:24:51 INFO  : 'jtag frequency' command is executed.
07:24:51 INFO  : Context for 'APU' is selected.
07:24:51 INFO  : System reset is completed.
07:24:54 INFO  : 'after 3000' command is executed.
07:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
07:24:57 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit"
07:24:57 INFO  : Context for 'APU' is selected.
07:24:57 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/design_1_wrapper.xsa'.
07:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
07:24:57 INFO  : Context for 'APU' is selected.
07:24:57 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
07:24:57 INFO  : 'ps7_init' command is executed.
07:24:57 INFO  : 'ps7_post_config' command is executed.
07:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:57 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
07:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

07:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:57 INFO  : 'con' command is executed.
07:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:24:57 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
07:27:21 INFO  : Disconnected from the channel tcfchan#4.
07:37:40 INFO  : Build configuration of 'filt_bp_hw_system_hw_link' is updated to 'Hardware'
07:37:40 INFO  : Build configuration of 'filt_bp_hw' is updated to 'Hardware'
07:39:15 INFO  : Added binary container 'binary_container_1' in project 'filt_bp_hw_system_hw_link'
07:39:15 INFO  : Added kernel '[filt_bp_hw - filt_bp_hw/src/hw_function/hw_filt_bw.cpp]' in binary container 'binary_container_1' of project 'filt_bp_hw_system_hw_link'
07:55:24 INFO  : Hardware specification for platform project 'zedboard_sw' is updated.
07:55:46 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
07:55:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm;zedboard_sw|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/zedboard_sw.xpfm
07:56:02 INFO  : Result from executing command 'removePlatformRepo': 
07:56:38 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
07:56:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
07:56:41 INFO  : Checking for BSP changes to sync application flags for project 'application'...
07:56:43 INFO  : Updating application flags with new BSP settings...
07:56:43 INFO  : Successfully updated application flags for project application.
07:57:20 INFO  : The hardware specification used by project 'application' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
07:57:20 INFO  : The file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
07:57:20 INFO  : The updated bitstream files are copied from platform to folder '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream' in project 'application'.
07:57:20 INFO  : The file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' stored in project is removed.
07:57:24 INFO  : The updated ps init files are copied from platform to folder '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit' in project 'application'.
07:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:57:25 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
07:57:25 INFO  : 'jtag frequency' command is executed.
07:57:25 INFO  : Context for 'APU' is selected.
07:57:25 INFO  : System reset is completed.
07:57:28 INFO  : 'after 3000' command is executed.
07:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
07:57:28 ERROR : couldn't open "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit": no such file or directory
07:57:28 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit": no such file or directory
07:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

07:57:28 ERROR : couldn't open "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/design_1_wrapper.bit": no such file or directory
07:58:13 INFO  : Result from executing command 'removePlatformRepo': 
07:58:47 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
07:58:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
07:58:52 INFO  : Checking for BSP changes to sync application flags for project 'application'...
07:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:59:12 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
07:59:12 INFO  : 'jtag frequency' command is executed.
07:59:12 INFO  : Context for 'APU' is selected.
07:59:12 INFO  : System reset is completed.
07:59:15 INFO  : 'after 3000' command is executed.
07:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
07:59:17 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
07:59:17 INFO  : Context for 'APU' is selected.
07:59:17 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
07:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
07:59:17 INFO  : Context for 'APU' is selected.
07:59:17 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
07:59:17 INFO  : 'ps7_init' command is executed.
07:59:17 INFO  : 'ps7_post_config' command is executed.
07:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:59:18 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
07:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

07:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:59:18 INFO  : 'con' command is executed.
07:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:59:18 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
07:59:59 INFO  : Disconnected from the channel tcfchan#8.
08:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:00:00 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:00:00 ERROR : port closed
08:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:00:00 ERROR : port closed
08:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:00:17 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:00:17 INFO  : 'jtag frequency' command is executed.
08:00:17 INFO  : Context for 'APU' is selected.
08:00:17 INFO  : System reset is completed.
08:00:20 INFO  : 'after 3000' command is executed.
08:00:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
08:00:22 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
08:00:22 INFO  : Context for 'APU' is selected.
08:00:22 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
08:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
08:00:22 INFO  : Context for 'APU' is selected.
08:00:22 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
08:00:22 INFO  : 'ps7_init' command is executed.
08:00:22 INFO  : 'ps7_post_config' command is executed.
08:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:23 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:00:23 INFO  : 'configparams force-mem-access 0' command is executed.
08:00:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

08:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:23 INFO  : 'con' command is executed.
08:00:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:00:23 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
08:01:38 INFO  : Hardware specification for platform project 'zedboard_sw' is updated.
08:02:17 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:09:47 DEBUG : Logs will be stored at '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/IDE.log'.
08:09:47 INFO  : Launching XSCT server: xsct -n  -interactive /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/temp_xsdb_launch_script.tcl
08:09:49 INFO  : Registering command handlers for Vitis TCF services
08:09:50 INFO  : Platform repository initialization has completed.
08:09:51 INFO  : XSCT server has started successfully.
08:09:54 INFO  : Successfully done setting XSCT server connection channel  
08:09:54 INFO  : plnx-install-location is set to ''
08:09:54 INFO  : Successfully done query RDI_DATADIR 
08:09:54 INFO  : Successfully done setting workspace for the tool. 
08:10:15 INFO  : Hardware specification for platform project 'zedboard_sw' is updated.
08:10:58 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
08:10:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
08:11:13 INFO  : Result from executing command 'removePlatformRepo': 
08:11:59 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
08:12:28 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
08:12:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
08:12:39 INFO  : Result from executing command 'removePlatformRepo': 
08:13:07 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
08:13:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
08:13:11 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:41 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:13:41 INFO  : 'jtag frequency' command is executed.
08:13:41 INFO  : Context for 'APU' is selected.
08:13:41 INFO  : System reset is completed.
08:13:44 INFO  : 'after 3000' command is executed.
08:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
08:13:47 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
08:13:47 INFO  : Context for 'APU' is selected.
08:13:47 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
08:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:47 INFO  : Context for 'APU' is selected.
08:13:47 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
08:13:47 INFO  : 'ps7_init' command is executed.
08:13:47 INFO  : 'ps7_post_config' command is executed.
08:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:47 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:48 INFO  : 'con' command is executed.
08:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:13:48 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
08:14:34 INFO  : Result from executing command 'removePlatformRepo': 
08:15:00 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
08:15:00 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
08:15:03 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:15:25 INFO  : Disconnected from the channel tcfchan#7.
08:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:15:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:50 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:15:50 INFO  : 'jtag frequency' command is executed.
08:15:50 INFO  : Context for 'APU' is selected.
08:15:50 INFO  : System reset is completed.
08:15:53 INFO  : 'after 3000' command is executed.
08:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
08:15:55 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
08:15:55 INFO  : Context for 'APU' is selected.
08:15:55 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
08:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:55 INFO  : Context for 'APU' is selected.
08:15:55 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
08:15:56 INFO  : 'ps7_init' command is executed.
08:15:56 INFO  : 'ps7_post_config' command is executed.
08:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:56 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:56 INFO  : 'con' command is executed.
08:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:15:56 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
08:17:02 INFO  : Disconnected from the channel tcfchan#10.
08:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:17:13 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:17:13 INFO  : 'jtag frequency' command is executed.
08:17:13 INFO  : Context for 'APU' is selected.
08:17:13 INFO  : System reset is completed.
08:17:16 INFO  : 'after 3000' command is executed.
08:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
08:17:18 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
08:17:18 INFO  : Context for 'APU' is selected.
08:17:18 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
08:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
08:17:18 INFO  : Context for 'APU' is selected.
08:17:18 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
08:17:18 INFO  : 'ps7_init' command is executed.
08:17:18 INFO  : 'ps7_post_config' command is executed.
08:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:19 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
08:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

08:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:19 INFO  : 'con' command is executed.
08:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:17:19 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
08:19:25 INFO  : Disconnected from the channel tcfchan#11.
08:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:59 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:19:59 INFO  : 'jtag frequency' command is executed.
08:19:59 INFO  : Context for 'APU' is selected.
08:19:59 INFO  : System reset is completed.
08:20:02 INFO  : 'after 3000' command is executed.
08:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
08:20:04 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
08:20:04 INFO  : Context for 'APU' is selected.
08:20:04 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
08:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
08:20:04 INFO  : Context for 'APU' is selected.
08:20:04 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
08:20:04 INFO  : 'ps7_init' command is executed.
08:20:04 INFO  : 'ps7_post_config' command is executed.
08:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:20:05 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
08:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

08:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:20:05 INFO  : 'con' command is executed.
08:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:20:05 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
08:24:54 INFO  : Disconnected from the channel tcfchan#12.
08:25:02 INFO  : Result from executing command 'removePlatformRepo': 
08:25:27 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
08:25:27 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
08:25:30 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:27:48 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:29:19 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:29:56 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:30:27 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:31:14 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:31:36 INFO  : Checking for BSP changes to sync application flags for project 'application'...
08:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:31:42 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
08:31:42 INFO  : 'jtag frequency' command is executed.
08:31:42 INFO  : Context for 'APU' is selected.
08:31:42 INFO  : System reset is completed.
08:31:45 INFO  : 'after 3000' command is executed.
08:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
08:31:48 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
08:31:48 INFO  : Context for 'APU' is selected.
08:31:48 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
08:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
08:31:48 INFO  : Context for 'APU' is selected.
08:31:48 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
08:31:48 INFO  : 'ps7_init' command is executed.
08:31:48 INFO  : 'ps7_post_config' command is executed.
08:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:31:48 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

08:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:31:49 INFO  : 'con' command is executed.
08:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:31:49 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
09:32:39 INFO  : Result from executing command 'removePlatformRepo': 
09:33:06 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
09:33:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
09:33:10 INFO  : Checking for BSP changes to sync application flags for project 'application'...
09:33:26 INFO  : Disconnected from the channel tcfchan#15.
09:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:33:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:44 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
09:33:44 INFO  : 'jtag frequency' command is executed.
09:33:44 INFO  : Context for 'APU' is selected.
09:33:44 INFO  : System reset is completed.
09:33:47 INFO  : 'after 3000' command is executed.
09:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
09:33:50 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
09:33:50 INFO  : Context for 'APU' is selected.
09:33:50 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
09:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:50 INFO  : Context for 'APU' is selected.
09:33:50 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
09:33:50 INFO  : 'ps7_init' command is executed.
09:33:50 INFO  : 'ps7_post_config' command is executed.
09:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:50 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:50 INFO  : 'con' command is executed.
09:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:33:50 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
09:36:09 INFO  : Hardware specification for platform project 'zedboard_sw' is updated.
09:36:17 INFO  : Disconnected from the channel tcfchan#18.
09:36:30 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
09:36:30 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm;zedboard_sw|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/zedboard_sw.xpfm
09:36:43 INFO  : Result from executing command 'removePlatformRepo': 
09:37:15 INFO  : Result from executing command 'getProjects': zedboard_basic;zedboard_sw
09:37:15 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/usr/pack/vitis-2022.1-zr/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm;zedboard_basic|/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
09:37:19 INFO  : Checking for BSP changes to sync application flags for project 'application'...
09:37:32 INFO  : The hardware specification used by project 'application' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:37:32 INFO  : The file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit' stored in project is removed.
09:37:32 INFO  : The updated bitstream files are copied from platform to folder '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream' in project 'application'.
09:37:32 INFO  : The file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:37:36 INFO  : The updated ps init files are copied from platform to folder '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit' in project 'application'.
09:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:36 INFO  : Jtag cable 'Digilent Zed 210248774793' is selected.
09:37:36 INFO  : 'jtag frequency' command is executed.
09:37:36 INFO  : Context for 'APU' is selected.
09:37:36 INFO  : System reset is completed.
09:37:39 INFO  : 'after 3000' command is executed.
09:37:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}' command is executed.
09:37:42 INFO  : Device configured successfully with "/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit"
09:37:42 INFO  : Context for 'APU' is selected.
09:37:42 INFO  : Hardware design and registers information is loaded from '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa'.
09:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:42 INFO  : Context for 'APU' is selected.
09:37:42 INFO  : Sourcing of '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl' is done.
09:37:42 INFO  : 'ps7_init' command is executed.
09:37:42 INFO  : 'ps7_post_config' command is executed.
09:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:43 INFO  : The application '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248774793" && level==0 && jtag_device_ctx=="jsn-Zed-210248774793-23727093-0"}
fpga -file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/bitstream/vpl_gen_fixed.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_sw/export/zedboard_sw/hw/binary_container_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:43 INFO  : 'con' command is executed.
09:37:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:37:43 INFO  : Launch script is exported to file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/application_system/_ide/scripts/debugger_application-default.tcl'
10:10:29 INFO  : Disconnected from the channel tcfchan#22.
