<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        
        
        <link rel="shortcut icon" href="./img/favicon.ico">

	<title>My Docs</title>

        <link href="./css/bootstrap-custom.min.css" rel="stylesheet">
        <link href="./css/font-awesome-4.0.3.css" rel="stylesheet">
        <link rel="stylesheet" href="./css/highlight.css">
        <link href="./css/base.css" rel="stylesheet">

        <!-- HTML5 shim and Respond.js IE8 support of HTML5 elements and media queries -->
        <!--[if lt IE 9]>
            <script src="https://oss.maxcdn.com/libs/html5shiv/3.7.0/html5shiv.js"></script>
            <script src="https://oss.maxcdn.com/libs/respond.js/1.3.0/respond.min.js"></script>
        <![endif]-->

        
    </head>

    <body>

        <div class="navbar navbar-default navbar-fixed-top" role="navigation">
    <div class="container">

        <!-- Collapsed navigation -->
        <div class="navbar-header">
            <!-- Expander button -->
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-collapse">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
            </button>

            <!-- Main title -->
            <a class="navbar-brand" href=".">My Docs</a>
        </div>

        <!-- Expanded navigation -->
        <div class="navbar-collapse collapse">
            <!-- Main navigation -->
            <ul class="nav navbar-nav">
            
            
                <li class="active">
                    <a href=".">Home</a>
                </li>
            
            
            </ul>

            <!-- Search, Navigation and Repo links -->
            <ul class="nav navbar-nav navbar-right">
                <li class="disabled">
                    <a rel="next" >
                        <i class="fa fa-arrow-left"></i> Previous
                    </a>
                </li>
                <li class="disabled">
                    <a rel="prev" >
                        Next <i class="fa fa-arrow-right"></i>
                    </a>
                </li>
                
            </ul>
        </div>
    </div>
</div>

        <div class="container">
            <div class="col-md-3"><div class="bs-sidebar hidden-print affix well" role="complementary">
    <ul class="nav bs-sidenav">
    
        <li class="main active"><a href="#welcome-to-arty-cm0-designstart-project">Welcome to Arty CM0 DesignStart project</a></li>
        
            <li><a href="#project-layout">Project layout</a></li>
        
            <li><a href="#installation">Installation</a></li>
        
            <li><a href="#compiling-test-programs">Compiling test programs</a></li>
        
            <li><a href="#simulation-using-icarus-iverilog">Simulation  using Icarus iverilog</a></li>
        
            <li><a href="#synthesis-using-vivado">Synthesis using Vivado</a></li>
        
            <li><a href="#simulation-using-vivado">Simulation  using Vivado</a></li>
        
            <li><a href="#simulation-using-verilator">Simulation  using Verilator</a></li>
        
    
    </ul>
</div></div>
            <div class="col-md-9" role="main">

<h1 id="welcome-to-arty-cm0-designstart-project">Welcome to Arty CM0 DesignStart project</h1>
<p><em>Under construction</em></p>
<p>This github repository provides the necessary files to use the
DesignStart Cortex-M0 system on a Digilent ARTY FPGA board.</p>
<p><img alt="Arty board" src="./arty_small.png" /></p>
<p><strong>This project does not include the source code of the DesignStart
  Cortex-M0. You have to request it directly from ARM.</strong></p>
<p>In addition to allow synthesis of the designstart to a Xilinx target,
this project allows also simulations using the simulation tools :</p>
<ul>
<li>Icarus iverilog</li>
<li>Xilinx simulation tools (xvlog/xelab/xsim)</li>
<li>Verilator</li>
</ul>
<h2 id="project-layout">Project layout</h2>
<pre><code>common        # shared files for configuring the projects
ips           # Modules created using Xilinx Vivado
rtl           # Verilog RTL files for the project
sim           # Verilog simulation directory
synt          # synthesis directory
verilator_sim # Verilator build/simulation directory
software      # Local testsuites (asm/c programs)
import        # imported github submodules (currently only amba_components)
docs          # the mkdocs/markdown sources for this site
site          # generated html/js files for this site
</code></pre>
<h2 id="installation">Installation</h2>
<h3 id="cloning-from-github">Cloning from github</h3>
<p>This project uses submodules. To clone it you need to run the following commands :</p>
<pre><code class="bash"> git clone git@github.com:rbarzic/arty-cm0-designstart.git
 cd arty-cm0-designstart
 git submodule init
 git submodule update
</code></pre>

<h3 id="setting-environment-variables">Setting environment variables</h3>
<p>The ARM Cortex-MO designstart package is not included in this project. You must download it yourself and setup the <code>DESIGNSTART_TOP</code> variable to point to the directory it had be installed in :</p>
<pre><code>export DESIGNSTART_TOP=&lt;Path to Cortex-M0 designstart top folder&gt;
</code></pre>
<h3 id="patching-cortex-m0-designstart-folder">Patching Cortex-M0 designstart folder</h3>
<p>The code provided by ARM needs to be modified. The changes are gathered in a patch file.</p>
<pre><code>make -C patches patch
</code></pre>
<h2 id="compiling-test-programs">Compiling test programs</h2>
<p>Test programs are located under the software directory.</p>
<p>To compile, enter the directory of the program and type :
<code>make all</code></p>
<p>Several files (bin, hex, vmem and vmem32,..) should be created</p>
<h2 id="simulation-using-icarus-iverilog">Simulation  using Icarus iverilog</h2>
<p>Go into a test program directory (under software/xxx) then :</p>
<pre><code class="bash"># Compile C code
make all
# build iverilog simulator files
make comp
# run the simulation
make run

# optionaly, you can look at waveform using gtkwave
make wave
</code></pre>

<p>Simulation should stop when <em>main()</em> exits or <em>exit()</em> is called directly</p>
<h2 id="synthesis-using-vivado">Synthesis using Vivado</h2>
<p>The complete flow is shown in the following figure :</p>
<p><img src="./mmi_flow.svg" width="60%"  /></p>
<p>The first part of the flow is the generation of the first bit file.
Verilog files are parsed by Vivado together with constraint files and
a file to initialize the program memory.</p>
<p>Later, the Vivado utility <em>updatemem</em> is used to change the content of
the program memory without the need for a new synthesys</p>
<p>Files used by the synthesis flow :</p>
<pre><code>vivado_utils.tcl        # Various _tcl_ functions
vivado.tcl              # The main synthesis script
report_bram.tcl         # tcl code to output block ram placement (for _updatemem_)
xilinx_constraints.xdc  # Constraint file (clock, pads,..)
code.vmem32             # the original content of the program memory
</code></pre>
<h3 id="running-the-synthesis">Running the synthesis</h3>
<pre><code class="bash">make synt
</code></pre>

<p>Files generated by the  synthesis flow :</p>
<pre><code>rpt/cpu.bit        # Xilinx bitstream file
chip_layout.v      # Post Place&amp;Route Verilog netlist
chip_layout.sdf    # Post Place&amp;Route timing backannotation file (SDF)
bram.yaml          # Block RAM placement file
</code></pre>
<h3 id="programming-the-device">Programming the device</h3>
<h3 id="updating-the-program-memory">Updating the program memory</h3>
<p>To create a new bit file without launching a new synthesis :</p>
<pre><code class="bash">
make update TEST=&lt;test name&gt;
</code></pre>

<p>where <test name> is the name of a test under <em>software</em></p>
<h2 id="simulation-using-vivado">Simulation  using Vivado</h2>
<h3 id="rtl-simulation">RTL simulation</h3>
<h3 id="post-placeroute-backannotated-simulation">Post Place&amp;Route backannotated simulation</h3>
<h2 id="simulation-using-verilator">Simulation  using Verilator</h2></div>
        </div>

        <footer class="col-md-12">
            <hr>
            
            <center>Documentation built with <a href="http://www.mkdocs.org/">MkDocs</a>.</center>
        </footer>

        <script src="./js/jquery-1.10.2.min.js"></script>
        <script src="./js/bootstrap-3.0.3.min.js"></script>
        <script src="./js/highlight.pack.js"></script>
        <script src="./js/base.js"></script>
    </body>
</html>