;redcode
;assert 1
	SPL 0, <802
	CMP -205, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 127, 0
	SUB @12, @15
	SUB @12, @15
	SUB 0, -0
	SUB 300, 90
	SUB 18, 600
	MOV -7, <-20
	SUB 0, @2
	SLT 721, 0
	MOV -7, <-20
	JMZ @17, <0
	SUB 7, <-1
	SUB 100, 0
	SUB 0, -0
	SUB -7, <-20
	SUB @0, @2
	SUB 100, 0
	SUB 8, @0
	SUB -347, <-20
	CMP -7, <-20
	SUB -7, <-20
	JMP 601, @-1
	SUB 77, @14
	SPL 35, #70
	SPL 35, #70
	SUB -7, <-20
	SUB @127, 106
	SUB -347, <-20
	SUB <15, 9
	SUB <15, 9
	SLT <177, <-0
	SLT <177, <-0
	SUB 300, 90
	SUB #0, -80
	SUB 927, @-31
	SUB 927, @-31
	SPL 35, #70
	SUB 8, @0
	MOV -7, <-20
	CMP -205, <-120
	SUB -7, <-20
	CMP -7, <-20
	SUB @12, @15
	SUB @12, @15
	SUB -7, <-20
	CMP -205, <-120
	SUB -7, <-20
