// Seed: 744324043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      !1, id_3
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    input tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13,
    input supply0 id_14
);
  wire id_16;
  module_0(
      id_16, id_16, id_16, id_16
  );
endmodule
