Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 28 21:31:05 2018
| Host         : richard-Z87M-D3H running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | m_db_btn/IDX[1].data  |                                    |                1 |              1 |
|  clk_IBUF_BUFG | m_db_btn/IDX[0].data  |                                    |                1 |              1 |
|  clk_IBUF_BUFG |                       |                                    |                3 |              3 |
|  clk_IBUF_BUFG | cd_count[0]_i_1_n_0   | duty_ticker                        |                1 |              5 |
|  clk_IBUF_BUFG | m_pwm/r_duty_0        |                                    |                2 |              5 |
|  clk_IBUF_BUFG |                       | m_pwm/clear                        |                2 |              8 |
|  clk_IBUF_BUFG | m_db_btn/IDX[0].count | m_db_btn/IDX[0].transitioning5_out |                3 |             10 |
|  clk_IBUF_BUFG | m_db_btn/IDX[1].count | m_db_btn/IDX[1].transitioning2_out |                4 |             10 |
|  clk_IBUF_BUFG |                       | cd_count[0]_i_1_n_0                |                6 |             22 |
+----------------+-----------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 5      |                     2 |
| 8      |                     1 |
| 10     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


