// Seed: 1531238581
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1#(.id_4(id_1 ==? id_0)),
    output wor  id_2
);
  assign id_4 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  wor   id_4,
    input  tri1  id_5
);
  always begin
    $display;
  end
  logic [7:0] id_7;
  module_0(
      id_3, id_5, id_1
  );
  assign id_1 = 1;
  assign id_7[1] = 1'h0;
  id_8(
      id_9 == 1'b0, id_0
  );
endmodule
