Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 12:59:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_GM/fir_GM_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.088ns (37.440%)  route 1.818ns (62.560%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 6.631 - 4.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.131ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.984ns (routing 1.026ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=1669, routed)        2.236     3.173    Delay1No4_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y229       FDCE                                         r  Delay1No4_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y229       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.252 r  Delay1No4_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.353     3.605    Delay1No4_instance/Q[8]
    SLICE_X133Y226       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.729 r  Delay1No4_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.014     3.743    Sum9_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X133Y226       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.899 r  Sum9_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.925    Sum9_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X133Y227       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.940 r  Sum9_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.966    Sum9_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X133Y228       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.018 r  Sum9_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.269     4.287    Delay1No5_instance/CO[0]
    SLICE_X134Y229       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     4.444 f  Delay1No5_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.216     4.660    Delay1No4_instance/Y_reg[23]_0[0]
    SLICE_X133Y228       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.761 f  Delay1No4_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.107     4.868    Delay1No4_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X133Y228       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     4.990 r  Delay1No4_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.247     5.237    Delay1No5_instance/Y_reg[23]_0
    SLICE_X133Y224       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.335 r  Delay1No5_instance/shiftedFracY_d1[35]_i_2__0/O
                         net (fo=4, routed)           0.302     5.637    Delay1No5_instance/level2__0[12]
    SLICE_X134Y221       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.733 r  Delay1No5_instance/shiftedFracY_d1[7]_i_1__0/O
                         net (fo=2, routed)           0.192     5.925    Delay1No5_instance/level4__0[3]
    SLICE_X137Y222       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.013 r  Delay1No5_instance/shiftedFracY_d1[23]_i_1__0/O
                         net (fo=1, routed)           0.066     6.079    Sum9_impl_instance/FPAddSubOp_instance/D[12]
    SLICE_X137Y222       FDRE                                         r  Sum9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=1669, routed)        1.984     6.631    Sum9_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X137Y222       FDRE                                         r  Sum9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.451     7.081    
                         clock uncertainty           -0.035     7.046    
    SLICE_X137Y222       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.071    Sum9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  0.992    




