# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do adder2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab62_soc
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 
# -- Compiling module lab62_soc_timer_0
# 
# Top level modules:
# 	lab62_soc_timer_0
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 
# -- Compiling module lab62_soc_spi_0
# 
# Top level modules:
# 	lab62_soc_spi_0
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 19:58:25 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v 
# -- Compiling module lab62_soc_sdram_input_efifo_module
# -- Compiling module lab62_soc_sdram
# 
# Top level modules:
# 	lab62_soc_sdram
# End time: 19:58:26 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 
# -- Compiling module lab62_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62_soc_onchip_memory2_0
# End time: 19:58:26 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 
# -- Compiling module lab62_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0
# End time: 19:58:26 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules {C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Apr 02,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules" C:/Users/jayna/Desktop/ECE385/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62_soc_nios2_gen2_0_cpu
# End time: 19:58:26 on Apr 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
