PARAMETER VERSION = 2.1.0


PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = IO
PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = IO
PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = IO
PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO
PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO
PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO
PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
PORT hdmi_clk = axi_hdmi_tx_16b_0_hdmi_clk, DIR = O
PORT hdmi_data = axi_hdmi_tx_16b_0_hdmi_data, DIR = O, VEC = [15:0]
PORT hdmi_hsync = axi_hdmi_tx_16b_0_hdmi_hsync, DIR = O
PORT hdmi_vsync = axi_hdmi_tx_16b_0_hdmi_vsync, DIR = O
PORT hdmi_data_e = axi_hdmi_tx_16b_0_hdmi_data_e, DIR = O
PORT hdmi_int = processing_system7_0_IRQ_F2P, DIR = I
PORT otg_reset = _otg_reset, DIR = O
PORT otg_vbusoc = util_vector_logic_0_Op1, DIR = I
PORT util_vector_logic_0_Op1_pin = _util_vector_logic_0_Op1_pin, DIR = I
PORT axi_i2s_adi_0_BCLK_O_pin = axi_i2s_adi_0_BCLK_O, DIR = O
PORT axi_i2s_adi_0_LRCLK_O_pin = axi_i2s_adi_0_LRCLK_O, DIR = O
PORT axi_i2s_adi_0_SDATA_I_pin = axi_i2s_adi_0_SDATA_I, DIR = I
PORT axi_i2s_adi_0_SDATA_O_pin = axi_i2s_adi_0_SDATA_O, DIR = O
PORT axi_i2s_adi_0_MCLK_pin = clock_generator_0_CLKOUT0, DIR = O
PORT util_i2c_mixer_0_downstream_scl_pin = util_i2c_mixer_0_downstream_scl, DIR = IO, VEC = [1:0]
PORT util_i2c_mixer_0_downstream_sda_pin = util_i2c_mixer_0_downstream_sda, DIR = IO, VEC = [1:0]
PORT cam_interface_0_OV7670_D_pin = cam_interface_0_OV7670_D, DIR = I, VEC = [7:0]
PORT cam_interface_0_OV7670_RESET_pin = cam_interface_0_OV7670_RESET, DIR = O
PORT cam_interface_0_OV7670_HREF_pin = cam_interface_0_OV7670_HREF, DIR = I
PORT cam_interface_0_OV7670_PWDN_pin = cam_interface_0_OV7670_PWDN, DIR = O
PORT cam_interface_0_OV7670_PCLK_pin = cam_interface_0_OV7670_PCLK, DIR = I
PORT cam_interface_0_config_finished_pin = cam_interface_0_config_finished, DIR = O
PORT cam_interface_0_btn_pin = cam_interface_0_btn, DIR = I
PORT cam_interface_0_clk100_pin = cam_interface_0_clk100, DIR = I
PORT cam_interface_0_OV7670_XCLK_pin = cam_interface_0_OV7670_XCLK, DIR = O
PORT cam_interface_0_OV7670_VSYNC_pin = cam_interface_0_OV7670_VSYNC, DIR = I
PORT cam_interface_0_OV7670_SIOD_pin = cam_interface_0_OV7670_SIOD, DIR = O
PORT cam_interface_0_OV7670_SIOC_pin = cam_interface_0_OV7670_SIOC, DIR = O


BEGIN axi_i2s_adi
PARAMETER INSTANCE = axi_i2s_adi_0
PARAMETER INSTANCE = axi_i2s_adi_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BCLK_POL = 0
PARAMETER C_LRCLK_POL = 0
PARAMETER C_FRM_SYNC = 0
PARAMETER C_BASEADDR = 0x77600000
PARAMETER C_HIGHADDR = 0x7760ffff
BUS_INTERFACE S_AXI = axi_interconnect_1
BUS_INTERFACE M_AXIS_S2MM = axi_i2s_adi_0_M_AXIS_S2MM__To__axi_dma_i2s_S_AXIS_S2MM
PORT SDATA_I = axi_i2s_adi_0_SDATA_I
PORT SDATA_O = axi_i2s_adi_0_SDATA_O
PORT LRCLK_O = axi_i2s_adi_0_LRCLK_O
PORT BCLK_O = axi_i2s_adi_0_BCLK_O
PORT ACLK = processing_system7_0_FCLK_CLK0
PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
PORT M_AXIS_ACLK = processing_system7_0_FCLK_CLK0
PORT DATA_CLK_I = clock_generator_0_CLKOUT0
END


BEGIN axi_dma
PARAMETER INSTANCE = axi_dma_i2s
BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
BUS_INTERFACE M_AXI_MM2S = axi_interconnect_0
BUS_INTERFACE S_AXIS_S2MM = axi_i2s_adi_0_M_AXIS_S2MM__To__axi_dma_i2s_S_AXIS_S2MM
END


BEGIN axi_vdma
PARAMETER INSTANCE = axi_vdma_0
PARAMETER INSTANCE = axi_vdma_0
PARAMETER HW_VER = 5.04.a
PARAMETER C_USE_FSYNC = 1
PARAMETER C_INCLUDE_S2MM = 0
PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
PARAMETER C_BASEADDR = 0x43000000
PARAMETER C_HIGHADDR = 0x4300ffff
BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
BUS_INTERFACE M_AXI_MM2S = axi_interconnect_2
BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S
PORT mm2s_introut = processing_system7_0_IRQ_F2P
PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
PORT mm2s_buffer_empty = axi_vdma_0_mm2s_buffer_empty
PORT mm2s_fsync = axi_vdma_0_mm2s_fsync
PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK1
PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK1
END


BEGIN axi_hdmi_tx_16b
PARAMETER INSTANCE = axi_hdmi_tx_16b_0
PARAMETER INSTANCE = axi_hdmi_tx_16b_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0x6c000000
PARAMETER C_HIGHADDR = 0x6c00ffff
BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S
BUS_INTERFACE S_AXI = axi_interconnect_1
PORT hdmi_hsync = axi_hdmi_tx_16b_0_hdmi_hsync
PORT hdmi_data_e = axi_hdmi_tx_16b_0_hdmi_data_e
PORT vdma_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
PORT vdma_empty = axi_vdma_0_mm2s_buffer_empty
PORT vdma_fs = axi_vdma_0_mm2s_fsync
PORT vdma_fs_ret = axi_vdma_0_mm2s_fsync_out
PORT hdmi_clk = axi_hdmi_tx_16b_0_hdmi_clk
PORT hdmi_vsync = axi_hdmi_tx_16b_0_hdmi_vsync
PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
PORT hdmi_data = axi_hdmi_tx_16b_0_hdmi_data
PORT vdma_clk = processing_system7_0_FCLK_CLK1
PORT hdmi_ref_clk = axi_hdmi_tx_16b_0_hdmi_ref_clk
END


BEGIN axi_dma
PARAMETER INSTANCE = axi_dma_spd
BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
BUS_INTERFACE M_AXI_MM2S = axi_interconnect_0
END


BEGIN axi_spdif_tx
PARAMETER INSTANCE = axi_spdif_tx
BUS_INTERFACE S_AXI = axi_interconnect_1
END


BEGIN axi_iic
PARAMETER INSTANCE = axi_iic_0
PARAMETER INSTANCE = axi_iic_0
PARAMETER HW_VER = 1.02.a
PARAMETER C_S_AXI_ACLK_FREQ_HZ = 100000000
PARAMETER C_BASEADDR = 0x41600000
PARAMETER C_HIGHADDR = 0x4160ffff
BUS_INTERFACE S_AXI = axi_interconnect_1
PORT Sda_O = axi_iic_0_Sda_O
PORT Sda_I = axi_iic_0_Sda_I
PORT Sda_T = axi_iic_0_Sda_T
PORT Scl_O = axi_iic_0_Scl_O
PORT Scl_I = axi_iic_0_Scl_I
PORT Scl_T = axi_iic_0_Scl_T
PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
PORT IIC2INTC_Irpt = processing_system7_0_IRQ_F2P
END


BEGIN AXILITEBUS
PARAMETER INSTANCE = axi_interconnect_1
END


BEGIN AXIBUS
PARAMETER INSTANCE = axi_interconnect_0
END


BEGIN AXIBUS
PARAMETER INSTANCE = axi_interconnect_2
END


BEGIN processing_system7
PARAMETER INSTANCE = processing_system7_0
PARAMETER INSTANCE = processing_system7_0
PARAMETER HW_VER = 3.00.a
PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
PARAMETER C_EN_EMIO_CAN0 = 0
PARAMETER C_EN_EMIO_CAN1 = 0
PARAMETER C_EN_EMIO_ENET0 = 0
PARAMETER C_EN_EMIO_ENET1 = 0
PARAMETER C_EN_EMIO_I2C0 = 0
PARAMETER C_EN_EMIO_I2C1 = 0
PARAMETER C_EN_EMIO_PJTAG = 0
PARAMETER C_EN_EMIO_SDIO0 = 0
PARAMETER C_EN_EMIO_SDIO1 = 0
PARAMETER C_EN_EMIO_SPI0 = 0
PARAMETER C_EN_EMIO_SPI1 = 0
PARAMETER C_EN_EMIO_SRAM_INT = 0
PARAMETER C_EN_EMIO_TRACE = 0
PARAMETER C_EN_EMIO_TTC0 = 1
PARAMETER C_EN_EMIO_TTC1 = 0
PARAMETER C_EN_EMIO_UART0 = 0
PARAMETER C_EN_EMIO_UART1 = 0
PARAMETER C_EN_EMIO_MODEM_UART0 = 0
PARAMETER C_EN_EMIO_MODEM_UART1 = 0
PARAMETER C_EN_EMIO_USB0 = 0
PARAMETER C_EN_EMIO_USB1 = 0
PARAMETER C_EN_EMIO_WDT = 0
PARAMETER C_EN_QSPI = 1
PARAMETER C_EN_SMC = 0
PARAMETER C_EN_CAN0 = 0
PARAMETER C_EN_CAN1 = 0
PARAMETER C_EN_ENET0 = 1
PARAMETER C_EN_ENET1 = 0
PARAMETER C_EN_I2C0 = 1
PARAMETER C_EN_I2C1 = 0
PARAMETER C_EN_PJTAG = 1
PARAMETER C_EN_SDIO0 = 1
PARAMETER C_EN_SDIO1 = 0
PARAMETER C_EN_SPI0 = 0
PARAMETER C_EN_SPI1 = 0
PARAMETER C_EN_TRACE = 0
PARAMETER C_EN_TTC0 = 1
PARAMETER C_EN_TTC1 = 0
PARAMETER C_EN_UART0 = 0
PARAMETER C_EN_UART1 = 1
PARAMETER C_EN_MODEM_UART0 = 0
PARAMETER C_EN_MODEM_UART1 = 0
PARAMETER C_EN_USB0 = 1
PARAMETER C_EN_USB1 = 0
PARAMETER C_EN_WDT = 0
PARAMETER C_EN_DDR = 1
PARAMETER C_FCLK_CLK0_FREQ = 100000000
PARAMETER C_FCLK_CLK1_FREQ = 200000000
PARAMETER C_FCLK_CLK2_FREQ = 200000000
PARAMETER C_FCLK_CLK3_FREQ = 76923080
PARAMETER C_USE_M_AXI_GP0 = 1
PARAMETER C_USE_S_AXI_HP0 = 1
PARAMETER C_USE_S_AXI_HP2 = 1
PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S
PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = axi_dma_i2s.M_AXI_MM2S  axi_dma_i2s.M_AXI_SG  axi_dma_i2s.M_AXI_S2MM
PARAMETER C_EN_GPIO = 1
PARAMETER C_EMIO_GPIO_WIDTH = 64
BUS_INTERFACE S_AXI_HP0 = axi_interconnect_0
BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
BUS_INTERFACE S_AXI_HP1 = axi_interconnect_2
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT DDR_CKE = processing_system7_0_DDR_CKE
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
PORT DDR_VRN = processing_system7_0_DDR_VRN
PORT DDR_VRP = processing_system7_0_DDR_VRP
PORT DDR_Clk = processing_system7_0_DDR_Clk
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT DDR_Addr = processing_system7_0_DDR_Addr
PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
PORT DDR_DQS = processing_system7_0_DDR_DQS
PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT DDR_WEB = processing_system7_0_DDR_WEB
PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
PORT DDR_ODT = processing_system7_0_DDR_ODT
PORT DDR_DM = processing_system7_0_DDR_DM
PORT MIO = processing_system7_0_MIO
PORT DDR_DQ = processing_system7_0_DDR_DQ
PORT FCLK_RESET1_N = processing_system7_0_FCLK_RESET1_N
PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
PORT PS_CLK = processing_system7_0_PS_CLK
PORT PS_SRSTB = processing_system7_0_PS_SRSTB
PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK0
PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK1
PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
PORT DDR_CS_n = processing_system7_0_DDR_CS_n
PORT PS_PORB = processing_system7_0_PS_PORB
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
PORT IRQ_F2P = processing_system7_0_IRQ_F2P
END


BEGIN util_vector_logic
PARAMETER INSTANCE = util_vector_logic_0
PARAMETER INSTANCE = util_vector_logic_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_OPERATION = not
PARAMETER C_SIZE = 1
PORT Res = processing_system7_0_USB0_VBUS_PWRFAULT
PORT Op1 = util_vector_logic_0_Op1
END


BEGIN cam_interface
PARAMETER INSTANCE = camera_interface_0
BUS_INTERFACE S_AXI = axi_interconnect_1
END


BEGIN axi_clkgen
PARAMETER INSTANCE = axi_clkgen_0
PARAMETER INSTANCE = axi_clkgen_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0x66000000
PARAMETER C_HIGHADDR = 0x6600ffff
BUS_INTERFACE S_AXI = axi_interconnect_1
PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
PORT ref_clk = processing_system7_0_FCLK_CLK2
PORT clk = axi_hdmi_tx_16b_0_hdmi_ref_clk
END


BEGIN clock_generator
PARAMETER INSTANCE = clock_generator_0
PARAMETER INSTANCE = clock_generator_0
PARAMETER HW_VER = 4.03.a
PARAMETER C_CLKIN_FREQ = 200000000
PARAMETER C_CLKOUT0_FREQ = 12288135
BUS_INTERFACE S_AXI = axi_interconnect_1
PORT RST = clock_generator_0_RST
PORT CLKIN = processing_system7_0_FCLK_CLK2
PORT CLKOUT0 = clock_generator_0_CLKOUT0
END


BEGIN axi_vdma
PARAMETER INSTANCE = axi_vdma_1
BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
BUS_INTERFACE M_AXIS_MM2S = axi_vdma_1_M_AXIS_MM2S__To__gray_scale_top_0_INPUT_STREAM
BUS_INTERFACE S_AXIS_S2MM = gray_scale_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM
END


BEGIN gray_scale_top
PARAMETER INSTANCE = gray_scale_top_0
BUS_INTERFACE S_AXI_CONTROL_BUS = axi_interconnect_1
BUS_INTERFACE INPUT_STREAM = axi_vdma_1_M_AXIS_MM2S__To__gray_scale_top_0_INPUT_STREAM
BUS_INTERFACE OUTPUT_STREAM = gray_scale_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM
END


