0.7
2020.2
Nov 18 2020
09:47:47
C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Lab2_Majority.sim/sim_1/behav/xsim/glbl.v,1696910069,verilog,,,,glbl,,,,,,,,
C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Lab2_Majority.v,1696910069,verilog,,C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Majority_t.v,,And;Majority;Not;Or,,,,,,,,
C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Majority_t.v,1696910069,verilog,,,,Majority_t,,,,,,,,
