// Seed: 2168012062
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3
);
  logic id_5;
  ;
  assign module_1.id_1 = 0;
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd8,
    parameter id_5 = 32'd86
) (
    input  tri0 _id_0
    , _id_5,
    output tri1 id_1,
    input  tri  id_2,
    output tri  id_3
);
  always @(negedge 1);
  wire id_6;
  assign id_1 = id_0;
  wire [{  -1 'd0 ,  1 'b0 }  +  -1 'b0 : id_0  *  id_5] id_7;
  logic id_8 = id_0;
  always @(id_6 or posedge 1) begin : LABEL_0
    return -1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
