// Seed: 1638371350
module module_0 ();
  bit   id_1;
  logic id_2;
  ;
  assign module_1.id_5 = 0;
  always @(1) begin : LABEL_0
    if (1 - 1) id_1 <= id_1;
  end
  logic id_3, id_4, id_5;
  initial begin : LABEL_1
    if (-1 == 1'd0) begin : LABEL_2
      assert (-1);
    end else if (1) begin : LABEL_3
      id_3 = id_3 * -1'h0;
    end
  end
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    output supply1 id_8,
    output supply1 id_9,
    input tri id_10
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
