git clone --depth 1 --no-tags https://github.com/slayterteal/Pipeline-ARM-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/350536305
git clone --depth 1 --no-tags https://github.com/CleopatraShao/ALU_32.git f:/verilog_sva_gh_scraper/data/full_repos/350971054
git clone --depth 1 --no-tags https://github.com/y-kim/memtester-sv.git f:/verilog_sva_gh_scraper/data/full_repos/350907137
git clone --depth 1 --no-tags https://github.com/ItaruKawakomo/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/319726351
git clone --depth 1 --no-tags https://github.com/shrutimathurvlsi/test_repo.git f:/verilog_sva_gh_scraper/data/full_repos/313410337
git clone --depth 1 --no-tags https://github.com/nickkochlowski/arm_with_nn_module.git f:/verilog_sva_gh_scraper/data/full_repos/312950478
git clone --depth 1 --no-tags https://github.com/meetm81193/uvm_env.git f:/verilog_sva_gh_scraper/data/full_repos/316905497
git clone --depth 1 --no-tags https://github.com/husemoller/ECE_551_MazeRunner.git f:/verilog_sva_gh_scraper/data/full_repos/317282789
git clone --depth 1 --no-tags https://github.com/yufat48/PD.git f:/verilog_sva_gh_scraper/data/full_repos/331085284
git clone --depth 1 --no-tags https://github.com/pragya77/Adder-design-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/330494386
git clone --depth 1 --no-tags https://github.com/beratkizilarmut/ELM234-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/340013459
git clone --depth 1 --no-tags https://github.com/CorradoBonfanti/wide_alu.git f:/verilog_sva_gh_scraper/data/full_repos/340429549
git clone --depth 1 --no-tags https://github.com/Mohamed-320/AMBA3_APB_Verification-Using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/338697752
git clone --depth 1 --no-tags https://github.com/irwinfrimpong/ece416_irwin_adam_mithil.git f:/verilog_sva_gh_scraper/data/full_repos/338117029
git clone --depth 1 --no-tags https://github.com/tiffanishilts/Rojobot.git f:/verilog_sva_gh_scraper/data/full_repos/338945553
git clone --depth 1 --no-tags https://github.com/basilmahmood/EECS4612-Proj2-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/347520786
git clone --depth 1 --no-tags https://github.com/billythedummy/zhoot.git f:/verilog_sva_gh_scraper/data/full_repos/346032798
git clone --depth 1 --no-tags https://github.com/eedd778/IC2021.git f:/verilog_sva_gh_scraper/data/full_repos/350914686
git clone --depth 1 --no-tags https://github.com/pro100valeo/Example-.git f:/verilog_sva_gh_scraper/data/full_repos/351905577
git clone --depth 1 --no-tags https://github.com/ritik11ritik/FIFO-design-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/324488418
git clone --depth 1 --no-tags https://github.com/Chlorophytus/leopard.git f:/verilog_sva_gh_scraper/data/full_repos/323680173
git clone --depth 1 --no-tags https://github.com/jomero-hex/Parameterized-Barrel-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/320495577
git clone --depth 1 --no-tags https://github.com/Ahmed23Adel/Stop_watch.git f:/verilog_sva_gh_scraper/data/full_repos/324380034
git clone --depth 1 --no-tags https://github.com/ritik11ritik/Car_Parking_System-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/324596897
git clone --depth 1 --no-tags https://github.com/vthota3/OCPP.git f:/verilog_sva_gh_scraper/data/full_repos/326102320
git clone --depth 1 --no-tags https://github.com/Tyler1T/ComputerArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/332070454
git clone --depth 1 --no-tags https://github.com/DiKev/554Mini.git f:/verilog_sva_gh_scraper/data/full_repos/333997307
git clone --depth 1 --no-tags https://github.com/zyleei/mini-pro.git f:/verilog_sva_gh_scraper/data/full_repos/333965820
git clone --depth 1 --no-tags https://github.com/ErikFanderson/toolbox-xilinx-examples.git f:/verilog_sva_gh_scraper/data/full_repos/334005085
git clone --depth 1 --no-tags https://github.com/abfouts/S20_ECE351.git f:/verilog_sva_gh_scraper/data/full_repos/335746918
git clone --depth 1 --no-tags https://github.com/dahandave/VSCode-Training.git f:/verilog_sva_gh_scraper/data/full_repos/320802155
git clone --depth 1 --no-tags https://github.com/erik-fox/N-bit-divider-and-FP-package.git f:/verilog_sva_gh_scraper/data/full_repos/338142827
git clone --depth 1 --no-tags https://github.com/GCET231/tut3-simulacao-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/340486717
git clone --depth 1 --no-tags https://github.com/arkhan91/auriga.git f:/verilog_sva_gh_scraper/data/full_repos/329865406
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_tlm_ports_part2.git f:/verilog_sva_gh_scraper/data/full_repos/329843069
git clone --depth 1 --no-tags https://github.com/shilei-massclouds/msoc.git f:/verilog_sva_gh_scraper/data/full_repos/327535228
git clone --depth 1 --no-tags https://github.com/gitred-e/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/321114901
git clone --depth 1 --no-tags https://github.com/Dharmendradp/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/339031807
git clone --depth 1 --no-tags https://github.com/BourgeoisLenin/Team10Minilab6.git f:/verilog_sva_gh_scraper/data/full_repos/339459890
git clone --depth 1 --no-tags https://github.com/thomas-lykouras/DVLSI-Perceptron.git f:/verilog_sva_gh_scraper/data/full_repos/338725079
git clone --depth 1 --no-tags https://github.com/MorgalNikita/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/339849178
git clone --depth 1 --no-tags https://github.com/erik-fox/Pipelined-N-bit-divider-Structs-and-Unions.git f:/verilog_sva_gh_scraper/data/full_repos/339840102
git clone --depth 1 --no-tags https://github.com/ybryan3/ARM-CPU-Diagnostic-Program.git f:/verilog_sva_gh_scraper/data/full_repos/313217234
git clone --depth 1 --no-tags https://github.com/risapav/blinky.git f:/verilog_sva_gh_scraper/data/full_repos/313661133
git clone --depth 1 --no-tags https://github.com/ctrunkett/LogicAnalyzer.git f:/verilog_sva_gh_scraper/data/full_repos/314068355
git clone --depth 1 --no-tags https://github.com/PangTiger/TinyCPULab.git f:/verilog_sva_gh_scraper/data/full_repos/316912305
git clone --depth 1 --no-tags https://github.com/ProgrammingVibes/4DM4lab4.git f:/verilog_sva_gh_scraper/data/full_repos/315957510
git clone --depth 1 --no-tags https://github.com/chocola-mint/Dance-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/317769846
git clone --depth 1 --no-tags https://github.com/varunsax12/single_cycle_mips.git f:/verilog_sva_gh_scraper/data/full_repos/342832793
git clone --depth 1 --no-tags https://github.com/quangphan2405/switch.git f:/verilog_sva_gh_scraper/data/full_repos/327997689
git clone --depth 1 --no-tags https://github.com/OwenHoffend/sc_sim.git f:/verilog_sva_gh_scraper/data/full_repos/332135041
git clone --depth 1 --no-tags https://github.com/laula27/Asic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/334497039
git clone --depth 1 --no-tags https://github.com/jackkot/modelsim_templates.git f:/verilog_sva_gh_scraper/data/full_repos/336223766
git clone --depth 1 --no-tags https://github.com/mattsini1/wide_alu_ip.git f:/verilog_sva_gh_scraper/data/full_repos/337171936
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_messaging_verbosity.git f:/verilog_sva_gh_scraper/data/full_repos/330504979
git clone --depth 1 --no-tags https://github.com/lookout1992/uvm-first-part.git f:/verilog_sva_gh_scraper/data/full_repos/326930762
git clone --depth 1 --no-tags https://github.com/alina-andreevna/uvm_training.git f:/verilog_sva_gh_scraper/data/full_repos/332496172
git clone --depth 1 --no-tags https://github.com/ECE581-2021-WINTER/synth_repo_14nm_bak.git f:/verilog_sva_gh_scraper/data/full_repos/332508432
git clone --depth 1 --no-tags https://github.com/nickHayden1/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/333261812
git clone --depth 1 --no-tags https://github.com/MolnarSzabolcsGit/TSC_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/344191342
git clone --depth 1 --no-tags https://github.com/Engr315/P6_DMA_Popcount.git f:/verilog_sva_gh_scraper/data/full_repos/350464118
git clone --depth 1 --no-tags https://github.com/EEESocbitmesra/UART-master.git f:/verilog_sva_gh_scraper/data/full_repos/339037574
git clone --depth 1 --no-tags https://github.com/haocheng1230/ECE554_Spring2021.git f:/verilog_sva_gh_scraper/data/full_repos/338311552
git clone --depth 1 --no-tags https://github.com/vwsandhya/vw-gitwork.git f:/verilog_sva_gh_scraper/data/full_repos/339050634
git clone --depth 1 --no-tags https://github.com/neiamenase/DAT410_Assignemnt4.git f:/verilog_sva_gh_scraper/data/full_repos/339282191
git clone --depth 1 --no-tags https://github.com/wabrams/riscv-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/331763540
git clone --depth 1 --no-tags https://github.com/haihai-self/chipyard-cache.git f:/verilog_sva_gh_scraper/data/full_repos/344124108
git clone --depth 1 --no-tags https://github.com/shrutimathurvlsi/project_repo.git f:/verilog_sva_gh_scraper/data/full_repos/313500401
git clone --depth 1 --no-tags https://github.com/ryanktoeung/Shower_Time.git f:/verilog_sva_gh_scraper/data/full_repos/320382091
git clone --depth 1 --no-tags https://github.com/jomero-hex/Programmable-Square-Wave-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/320499824
git clone --depth 1 --no-tags https://github.com/georgc4/FPGASlotMachine.git f:/verilog_sva_gh_scraper/data/full_repos/315112827
git clone --depth 1 --no-tags https://github.com/christinewoo/HammerFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/319968840
git clone --depth 1 --no-tags https://github.com/eliyahudev/mannix.git f:/verilog_sva_gh_scraper/data/full_repos/319703439
git clone --depth 1 --no-tags https://github.com/pastchick3/risc-v-processor-sv.git f:/verilog_sva_gh_scraper/data/full_repos/320792327
git clone --depth 1 --no-tags https://github.com/dacasanovat/ProyectoFinalSDA.git f:/verilog_sva_gh_scraper/data/full_repos/319477922
git clone --depth 1 --no-tags https://github.com/RafaelLaya/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/322778952
git clone --depth 1 --no-tags https://github.com/alisultan14/Human-Reaction-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/325081586
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/led_interface.git f:/verilog_sva_gh_scraper/data/full_repos/325192161
git clone --depth 1 --no-tags https://github.com/Art-007/Weather-Detection-Temperature-Display.git f:/verilog_sva_gh_scraper/data/full_repos/324097988
git clone --depth 1 --no-tags https://github.com/crgrace/psd_chip.git f:/verilog_sva_gh_scraper/data/full_repos/318026366
git clone --depth 1 --no-tags https://github.com/anzaryesbit/bcdGame.git f:/verilog_sva_gh_scraper/data/full_repos/316060936
git clone --depth 1 --no-tags https://github.com/Dimonij/A3_task.git f:/verilog_sva_gh_scraper/data/full_repos/316064948
git clone --depth 1 --no-tags https://github.com/sree-sankar/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/327806503
git clone --depth 1 --no-tags https://github.com/mariaizabella14/TSC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/341961994
git clone --depth 1 --no-tags https://github.com/60alex60/ECE111_SV_FinalProject_Bitcoin.git f:/verilog_sva_gh_scraper/data/full_repos/332363680
git clone --depth 1 --no-tags https://github.com/abfouts/W21_ECE582.git f:/verilog_sva_gh_scraper/data/full_repos/334242743
git clone --depth 1 --no-tags https://github.com/dnybodan/RISC_V_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/341322571
git clone --depth 1 --no-tags https://github.com/LaurentiuB97/TSC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/341934176
git clone --depth 1 --no-tags https://github.com/niklad/TFE4152-Simple-digital-camera.git f:/verilog_sva_gh_scraper/data/full_repos/340174777
git clone --depth 1 --no-tags https://github.com/samquiring/EE371Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/340986580
git clone --depth 1 --no-tags https://github.com/wcn2018/3220_a3.git f:/verilog_sva_gh_scraper/data/full_repos/340994379
git clone --depth 1 --no-tags https://github.com/hassanrwarraich/Elevator-system-System-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/346767864
git clone --depth 1 --no-tags https://github.com/pragya77/memory-module-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/331108739
git clone --depth 1 --no-tags https://github.com/RanaHabib/SystemVerlilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/324200734
git clone --depth 1 --no-tags https://github.com/MikeWakeland/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/326515496
git clone --depth 1 --no-tags https://github.com/u1TimeCia/Image-Decompressor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/333068016
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_objects_overrides.git f:/verilog_sva_gh_scraper/data/full_repos/332985032
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_hdl_backdoor_access.git f:/verilog_sva_gh_scraper/data/full_repos/332405195
git clone --depth 1 --no-tags https://github.com/RimonTawadrous/mips_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/332902778
git clone --depth 1 --no-tags https://github.com/kleedtke/ece554groupminiproject.git f:/verilog_sva_gh_scraper/data/full_repos/336111303
