Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Thu Oct  4 03:51:59 2018
| Host             : cy-Lenovo-ideapad-Y700-15ISK running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file ./reports/impl_power_report.txt
| Design           : aes
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.894 |
| Dynamic (W)              | 0.820 |
| Device Static (W)        | 0.075 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 80.5  |
| Junction Temperature (C) | 29.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |        5 |       --- |             --- |
| Slice Logic             |     0.266 |     9329 |       --- |             --- |
|   LUT as Logic          |     0.255 |     5443 |     20800 |           26.17 |
|   F7/F8 Muxes           |     0.010 |     1833 |     32600 |            5.62 |
|   Register              |     0.002 |     1886 |     41600 |            4.53 |
|   CARRY4                |    <0.001 |        5 |      8150 |            0.06 |
|   LUT as Shift Register |    <0.001 |        4 |      9600 |            0.04 |
|   Others                |     0.000 |       27 |       --- |             --- |
| Signals                 |     0.347 |     6416 |       --- |             --- |
| Block RAM               |     0.052 |       14 |        50 |           28.00 |
| MMCM                    |     0.122 |        1 |         5 |           20.00 |
| I/O                     |     0.018 |       29 |       106 |           27.36 |
| Static Power            |     0.075 |          |           |                 |
| Total                   |     0.894 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.688 |       0.676 |      0.012 |
| Vccaux    |       1.800 |     0.081 |       0.068 |      0.013 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-----------------------------------------+-----------------+
| Clock                  | Domain                                  | Constraint (ns) |
+------------------------+-----------------------------------------+-----------------+
| clk                    | clk                                     |            10.0 |
| w_clk_out_clk_wiz_gen  | clk_gen_instance/w_clk_out_clk_wiz_gen  |            10.9 |
| w_clkfbout_clk_wiz_gen | clk_gen_instance/w_clkfbout_clk_wiz_gen |            50.0 |
+------------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| aes                |     0.820 |
|   clk_gen_instance |     0.122 |
|   gcm_aes_instance |     0.679 |
|     keyexpan2      |     0.047 |
|     keyexpan3      |     0.088 |
|     keyexpan4      |     0.025 |
|     stage1         |     0.015 |
|     stage2         |    <0.001 |
|     stage3         |     0.072 |
|     stage4         |     0.146 |
|     stage5         |     0.145 |
|     stage6         |     0.120 |
|     stage7         |     0.017 |
|     stage8         |    <0.001 |
|   u                |    <0.001 |
+--------------------+-----------+


