- : -address store load computer architecture Figure - : MIPS memory configuration Figure - : Assembling a program Figure - : Running a program Figure - : Memory before entering a string Figure - : MIPS computer architecture Figure - : Assembled addition example Figure - : Addition Example after running step Figure - : R format instruction Figure - : I format instruction Figure - : Machine Code example Figure - : Machine code for add t0, t1, t2 Figure - : Machine code for sub s0, s1, s2 Figure - : Machine code for addi s2, t8, Figure - : Machine code for sll t0, t1, Figure - : pc when program execution starts Figure - : pc after the execution of the first instruction Figure - : Just before calling Print New Line sub program Figure - : Program has transferred control into the Print New Line subprogram Figure - : Subprogram calling semantics Figure - : Saving the ra register Figure - : MIPS memory configuration Figure - : Static data memory allocation example Figure - : Instruction addresses for a simple program Figure - : Instruction addresses for program with pseudo operators Figure - : Branch offset prog ram example Figure - : Push Pop Example Figure - : Heap memory example Figure - : Array implementation INTRODUCTION TO MIPS ASSEMBLY LANGUAGE P ROGRAMMING Table of Tables Table - : Various names for binary values Table - : Values of 2n for n Table - : Names for values of 2n, n , , , , , Table - : Binary to H exadecimal Conversion Table - : ASCII Table Table - : Truth