#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 20 11:31:15 2024
# Process ID: 6020
# Current directory: F:/qbit/qubit_1.0/RISCQv1.1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18676 F:\qbit\qubit_1.0\RISCQv1.1\project_1\project_1.xpr
# Log file: F:/qbit/qubit_1.0/RISCQv1.1/project_1/vivado.log
# Journal file: F:/qbit/qubit_1.0/RISCQv1.1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'i_waddr_cpu' [F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/riscq_soc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 11:32:45 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscq_soc_tb_behav -key {Behavioral:sim_1:Functional:riscq_soc_tb} -tclbatch {riscq_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source riscq_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscq_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1119.992 ; gain = 77.746
run 50 us
time =         2, w_ureg_waddr=  X, w_ureg_wdata=         x
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'i_waddr_cpu' [F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.699 ; gain = 0.000
run 50 us
time =         2, w_ureg_waddr=  X, w_ureg_wdata=         x
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_soc_tb/u_riscq_soc/u_riscq}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'i_waddr_cpu' [F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.406 ; gain = 0.000
run 50 us
time =         2, w_ureg_waddr=  X, w_ureg_wdata=         x
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'i_waddr_cpu' [F:/qbit/qubit_1.0/RISCQv1.1/src/sim/riscq_soc_tb.v:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.406 ; gain = 0.000
run 50 us
time =         3, w_ureg_waddr=  7, w_ureg_wdata=        39
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-i
kintexu
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 14:51:56 2024...
