strict digraph "" {
	node [label="\N"];
	"1892:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326ed50>",
		fillcolor=firebrick,
		label="1892:NS
bus_error_irq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326ed50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1889:AL"	 [def_var="['bus_error_irq']",
		label="Leaf_1889:AL"];
	"1892:NS" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
	"1889:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd77326ef90>",
		clk_sens=True,
		fillcolor=gold,
		label="1889:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'read_irq_reg', 'reset_mode', 'set_bus_error_irq', 'bus_error_irq_en']"];
	"1890:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd77327a150>",
		fillcolor=turquoise,
		label="1890:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1889:AL" -> "1890:BL"	 [cond="[]",
		lineno=None];
	"1895:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77327a210>",
		fillcolor=springgreen,
		label="1895:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1896:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77327a250>",
		fillcolor=firebrick,
		label="1896:NS
bus_error_irq <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77327a250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1895:IF" -> "1896:NS"	 [cond="['reset_mode', 'read_irq_reg']",
		label="(reset_mode || read_irq_reg)",
		lineno=1895];
	"1891:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77327a190>",
		fillcolor=springgreen,
		label="1891:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1891:IF" -> "1892:NS"	 [cond="['rst']",
		label=rst,
		lineno=1891];
	"1893:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77327a1d0>",
		fillcolor=springgreen,
		label="1893:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1891:IF" -> "1893:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1891];
	"1890:BL" -> "1891:IF"	 [cond="[]",
		lineno=None];
	"1894:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77327a510>",
		fillcolor=firebrick,
		label="1894:NS
bus_error_irq <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77327a510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1894:NS" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
	"1893:IF" -> "1895:IF"	 [cond="['set_bus_error_irq', 'bus_error_irq_en']",
		label="!((set_bus_error_irq & bus_error_irq_en))",
		lineno=1893];
	"1893:IF" -> "1894:NS"	 [cond="['set_bus_error_irq', 'bus_error_irq_en']",
		label="(set_bus_error_irq & bus_error_irq_en)",
		lineno=1893];
	"1896:NS" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
}
