{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1591007396586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591007396586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "camera EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"camera\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591007396627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591007396680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591007396680 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1591007396739 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591007396739 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591007397067 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591007397073 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591007397341 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591007397341 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591007397352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591007397352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591007397352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591007397352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591007397352 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591007397352 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591007397356 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591007398028 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 231 " "No exact pin location assignment(s) for 128 pins of 231 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1591007398790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1591007399502 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591007399506 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1591007399506 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591007399550 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591007399558 ""}
{ "Info" "ISTA_SDC_FOUND" "camera.sdc " "Reading SDC File: 'camera.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591007399577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 9 FPGA_CLK1_50 port " "Ignored filter at camera.sdc(9): FPGA_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399578 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 10 FPGA_CLK2_50 port " "Ignored filter at camera.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399578 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 11 FPGA_CLK3_50 port " "Ignored filter at camera.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399579 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399579 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1591007399579 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1591007399579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1591007399579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 24 HDMI_TX_CLK port " "Ignored filter at camera.sdc(24): HDMI_TX_CLK could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\] " "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399580 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 26 HDMI_TX_HS port " "Ignored filter at camera.sdc(26): HDMI_TX_HS could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\] " "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399580 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 27 HDMI_TX_VS port " "Ignored filter at camera.sdc(27): HDMI_TX_VS could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\] " "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399580 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Time value \"60 Hz\" is not valid " "Ignored create_clock at camera.sdc(27): Time value \"60 Hz\" is not valid" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Option -period: Invalid clock period " "Ignored create_clock at camera.sdc(27): Option -period: Invalid clock period" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 62 HDMI_TX_D\[*\] port " "Ignored filter at camera.sdc(62): HDMI_TX_D\[*\] could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 62 HDMI_TX_CLK clock " "Ignored filter at camera.sdc(62): HDMI_TX_CLK could not be matched with a clock" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399581 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 63 HDMI_TX_DE port " "Ignored filter at camera.sdc(63): HDMI_TX_DE could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591007399581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399582 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399582 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591007399582 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591007399582 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1591007399596 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1591007399596 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RESET_DELAY:u2\|oREADY CLOCK2_50 " "Register RESET_DELAY:u2\|oREADY is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591007399597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591007399597 "|camera|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591007399597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591007399597 "|camera|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591007399597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591007399597 "|camera|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Node: D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591007399597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591007399597 "|camera|D8M_LUT:g_lut|NEW_MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591007399597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591007399597 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591007399597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591007399597 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1591007399639 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591007399644 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1591007399644 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1591007399644 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591007399644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591007399644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591007399644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591007399644 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1591007399644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399986 ""}  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399986 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399986 ""}  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399986 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399986 ""}  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399987 ""}  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DELAY:del1\|l7  " "Automatically promoted node CLOCK_DELAY:del1\|l7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Destination node D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399987 ""}  } { { "Video/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399987 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 10956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS  " "Automatically promoted node D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|X_WR_CNT\[0\]~12 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|X_WR_CNT\[0\]~12" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|always0~1 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|always0~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~3 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~3" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~0 " "Destination node D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~1 " "Destination node D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~2 " "Destination node D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399987 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399987 ""}  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oREADY  " "Automatically promoted node RESET_DELAY:u2\|oREADY " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oREADY~1 " "Destination node RESET_DELAY:u2\|oREADY~1" {  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/RESET_DELAY.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~2 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~2" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SCL " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SCL" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SDA~1 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SDA~1" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SLAVE_ADDR\[1\]~2 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SLAVE_ADDR\[1\]~2" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 6998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~2 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~2" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|POINTER\[0\]~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|POINTER\[0\]~0" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|WORD_DATA\[15\]~3 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|WORD_DATA\[15\]~3" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1591007399988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399988 ""}  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/RESET_DELAY.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node nios:nios1\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 1858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node nios:nios1\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399988 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:nios1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:nios1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399989 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~2 " "Destination node CAMERA_I2C_SCL~2" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SDAO " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SDAO" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 222 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591007399989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591007399989 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591007399989 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591007399989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591007400713 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591007400719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591007400719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591007400725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591007400735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591007400744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591007400744 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591007400749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591007400864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591007400870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591007400870 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 3 60 65 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 3 input, 60 output, 65 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1591007400920 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1591007400920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1591007400920 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 23 48 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 27 45 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591007400921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1591007400921 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1591007400921 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1591007401105 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 clk\[0\] MIPI_REFCLK~output " "PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 95 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1591007401106 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591007401799 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1591007401816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591007404246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591007404994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591007405070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591007408235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591007408235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591007409267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1591007413586 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591007413586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1591007414177 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1591007414177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591007414177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591007414180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.99 " "Total time spent on timing analysis during the Fitter is 0.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1591007414433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591007414475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591007415055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591007415057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591007415638 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591007417187 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AG22 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL AE24 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AE20 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL AG23 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AF22 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AG25 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL AC15 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL AD21 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL Y16 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL AC21 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL Y17 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL AE16 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL AD15 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL AE15 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL AC19 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AF16 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AD19 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591007418335 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1591007418335 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591007418339 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1591007418339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.fit.smsg " "Generated suppressed messages file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591007418673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5890 " "Peak virtual memory: 5890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591007419945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 12:30:19 2020 " "Processing ended: Mon Jun 01 12:30:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591007419945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591007419945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591007419945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591007419945 ""}
