#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000024d2cdeb7a0 .scope module, "CPU" "CPU" 2 17;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
v0000024d2cf49340_0 .net "ALUD_ex", 31 0, L_0000024d2cf4d8e0;  1 drivers
v0000024d2cf4aba0_0 .net "ALU_opcode_id", 4 0, v0000024d2cf3bce0_0;  1 drivers
v0000024d2cf49480_0 .net "ALU_out_ma", 31 0, v0000024d2cf3b240_0;  1 drivers
v0000024d2cf495c0_0 .net "ALU_out_wb", 31 0, v0000024d2cf492a0_0;  1 drivers
v0000024d2cf4a740_0 .net "ALU_result_ex", 31 0, v0000024d2cf3a450_0;  1 drivers
v0000024d2cf4ace0_0 .net "ALU_select_ex", 4 0, v0000024d2cf41450_0;  1 drivers
o0000024d2ceed758 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d2cf49660_0 .net "CLK", 0 0, o0000024d2ceed758;  0 drivers
v0000024d2cf4a6a0_0 .net "DATA_2_ma", 31 0, v0000024d2cf3c280_0;  1 drivers
v0000024d2cf4ad80_0 .net "Immediate_ex", 31 0, v0000024d2cf42cb0_0;  1 drivers
RS_0000024d2ceeccd8 .resolv tri, v0000024d2cf419f0_0, L_0000024d2cfac640;
v0000024d2cf497a0_0 .net8 "Instruction_func3_ex", 2 0, RS_0000024d2ceeccd8;  2 drivers
v0000024d2cf49de0_0 .net "JAL_select_id", 0 0, v0000024d2cf3be20_0;  1 drivers
v0000024d2cf49fc0_0 .net "PC4_ex", 31 0, v0000024d2cf41b30_0;  1 drivers
v0000024d2cf4a060_0 .net "PC_ex", 31 0, v0000024d2cf423f0_0;  1 drivers
o0000024d2cef0728 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d2cf49980_0 .net "RESET", 0 0, o0000024d2cef0728;  0 drivers
v0000024d2cf4a100_0 .net "Rd_id", 4 0, L_0000024d2cf4ee20;  1 drivers
v0000024d2cf4b5e0_0 .net "branch_control_out_ex", 0 0, v0000024d2cf38fb0_0;  1 drivers
v0000024d2cf4cd00_0 .net "branch_ex", 0 0, v0000024d2cf41d10_0;  1 drivers
v0000024d2cf4d660_0 .net "branch_id", 0 0, v0000024d2cf3b2e0_0;  1 drivers
v0000024d2cf4d3e0_0 .net "data1_ex", 31 0, v0000024d2cf411d0_0;  1 drivers
v0000024d2cf4c6c0_0 .net "data1_id", 31 0, L_0000024d2cec6d20;  1 drivers
v0000024d2cf4b860_0 .net "data2_ex", 31 0, v0000024d2cf420d0_0;  1 drivers
v0000024d2cf4c3a0_0 .net "data2_id", 31 0, L_0000024d2cec6ee0;  1 drivers
v0000024d2cf4b4a0_0 .net "data2_out_ex", 31 0, L_0000024d2cfac6b0;  1 drivers
RS_0000024d2ceed1b8 .resolv tri, v0000024d2cf42d50_0, L_0000024d2cfac9c0;
v0000024d2cf4d7a0_0 .net8 "destination_reg_ex", 4 0, RS_0000024d2ceed1b8;  2 drivers
v0000024d2cf4b900_0 .net "func3_ma", 2 0, v0000024d2cf3b6a0_0;  1 drivers
v0000024d2cf4c440_0 .net "funct3_id", 2 0, L_0000024d2cf4eb00;  1 drivers
v0000024d2cf4bd60_0 .net "immidiate_value_id", 31 0, v0000024d2cf3fb20_0;  1 drivers
v0000024d2cf4c8a0_0 .net "instruction_out_if", 31 0, v0000024d2cf48b90_0;  1 drivers
v0000024d2cf4cbc0_0 .net "instruction_out_ip", 31 0, v0000024d2cf489b0_0;  1 drivers
v0000024d2cf4cda0_0 .net "jal_select_ex", 0 0, v0000024d2cf42170_0;  1 drivers
v0000024d2cf4b220_0 .net "jump_ex", 0 0, v0000024d2cf42210_0;  1 drivers
v0000024d2cf4bfe0_0 .net "jump_id", 0 0, v0000024d2cf3c1e0_0;  1 drivers
RS_0000024d2ceed068 .resolv tri, v0000024d2cf413b0_0, L_0000024d2cfac3a0;
v0000024d2cf4cf80_0 .net8 "mem_read_enable_ex", 0 0, RS_0000024d2ceed068;  2 drivers
v0000024d2cf4b2c0_0 .net "mem_read_enable_id", 0 0, v0000024d2cf3c320_0;  1 drivers
v0000024d2cf4b9a0_0 .net "mem_read_ma", 0 0, v0000024d2cf3c640_0;  1 drivers
RS_0000024d2ceed098 .resolv tri, v0000024d2cf414f0_0, L_0000024d2cfaca30;
v0000024d2cf4b040_0 .net8 "mem_write_enable_ex", 0 0, RS_0000024d2ceed098;  2 drivers
v0000024d2cf4c120_0 .net "mem_write_enable_id", 0 0, v0000024d2cf3c3c0_0;  1 drivers
v0000024d2cf4b680_0 .net "mem_write_ma", 0 0, v0000024d2cf3b740_0;  1 drivers
v0000024d2cf4bc20_0 .net "mux1_select_ex", 0 0, v0000024d2cf41630_0;  1 drivers
v0000024d2cf4ca80_0 .net "mux1_select_id", 0 0, v0000024d2cf3c780_0;  1 drivers
v0000024d2cf4d480_0 .net "mux2_select_ex", 0 0, v0000024d2cf425d0_0;  1 drivers
v0000024d2cf4d700_0 .net "mux2_select_id", 0 0, v0000024d2cf3c960_0;  1 drivers
RS_0000024d2ceed128 .resolv tri, v0000024d2cf427b0_0, L_0000024d2cfac800;
v0000024d2cf4bcc0_0 .net8 "mux3_select_ex", 0 0, RS_0000024d2ceed128;  2 drivers
o0000024d2ceeef28 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d2cf4be00_0 .net "mux3_select_id", 0 0, o0000024d2ceeef28;  0 drivers
v0000024d2cf4bea0_0 .net "mux3_select_ma", 0 0, v0000024d2cf3ce60_0;  1 drivers
v0000024d2cf4c800_0 .net "mux3_select_wb", 0 0, v0000024d2cf4a9c0_0;  1 drivers
v0000024d2cf4b180_0 .net "pc4_out_id", 31 0, v0000024d2cf47e70_0;  1 drivers
v0000024d2cf4bf40_0 .net "pc4_out_if", 31 0, L_0000024d2cf4d160;  1 drivers
v0000024d2cf4b0e0_0 .net "pc_out_id", 31 0, v0000024d2cf485f0_0;  1 drivers
v0000024d2cf4c580_0 .net "pc_out_if", 31 0, v0000024d2cf48230_0;  1 drivers
v0000024d2cf4c760_0 .net "rd_ma", 4 0, v0000024d2cf3b920_0;  1 drivers
v0000024d2cf4d520_0 .net "rd_wb", 4 0, v0000024d2cf49d40_0;  1 drivers
v0000024d2cf4c940_0 .net "read_data_ma", 31 0, v0000024d2cf47b50_0;  1 drivers
v0000024d2cf4cb20_0 .net "read_data_wb", 31 0, v0000024d2cf49160_0;  1 drivers
v0000024d2cf4c9e0_0 .net "reg_write_enable_id", 0 0, v0000024d2cf40de0_0;  1 drivers
v0000024d2cf4b360_0 .net "reg_write_enable_out_if", 0 0, L_0000024d2cec6b60;  1 drivers
RS_0000024d2ceed1e8 .resolv tri, v0000024d2cf47650_0, L_0000024d2cfac870;
v0000024d2cf4d020_0 .net8 "regwrite_enable_ex", 0 0, RS_0000024d2ceed1e8;  2 drivers
v0000024d2cf4c4e0_0 .net "regwrite_enable_ma", 0 0, v0000024d2cf3b100_0;  1 drivers
v0000024d2cf4b400_0 .net "regwrite_enable_wb", 0 0, v0000024d2cf4a880_0;  1 drivers
o0000024d2ceee4a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d2cf4c080_0 .net "reset", 0 0, o0000024d2ceee4a8;  0 drivers
v0000024d2cf4b720_0 .net "write_data_out_if", 31 0, L_0000024d2cf4cc60;  1 drivers
v0000024d2cf4c1c0_0 .net "write_reg_out_if", 4 0, L_0000024d2cec68c0;  1 drivers
S_0000024d2ce06dd0 .scope module, "EX" "instruction_execution" 2 186, 3 4 0, S_0000024d2cdeb7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ALU_select";
    .port_info 1 /INPUT 1 "mux1_select";
    .port_info 2 /INPUT 1 "mux2_select";
    .port_info 3 /INPUT 1 "mux3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 1 "memory_write_enable";
    .port_info 6 /INPUT 1 "memory_read_enable";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "jump";
    .port_info 9 /INPUT 1 "jal_select";
    .port_info 10 /INPUT 32 "pc4";
    .port_info 11 /INPUT 32 "pc";
    .port_info 12 /INPUT 32 "immediate";
    .port_info 13 /INPUT 32 "data1";
    .port_info 14 /INPUT 32 "data2";
    .port_info 15 /INPUT 3 "funct3";
    .port_info 16 /INPUT 5 "rd";
    .port_info 17 /OUTPUT 32 "ALUD";
    .port_info 18 /OUTPUT 32 "ALU_result";
    .port_info 19 /OUTPUT 32 "data2_out";
    .port_info 20 /OUTPUT 3 "funct3_out";
    .port_info 21 /OUTPUT 5 "rd_out";
    .port_info 22 /OUTPUT 1 "memory_read_enable_out";
    .port_info 23 /OUTPUT 1 "memory_write_enable_out";
    .port_info 24 /OUTPUT 1 "regwrite_enable_out";
    .port_info 25 /OUTPUT 1 "mux3_select_out";
    .port_info 26 /OUTPUT 1 "branch_control_out";
L_0000024d2cf52180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000024d2ce803b0 .functor XNOR 1, v0000024d2cf41630_0, L_0000024d2cf52180, C4<0>, C4<0>;
L_0000024d2cf521c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000024d2ce811b0 .functor XNOR 1, v0000024d2cf425d0_0, L_0000024d2cf521c8, C4<0>, C4<0>;
L_0000024d2cf52378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000024d2cface90 .functor XNOR 1, v0000024d2cf42170_0, L_0000024d2cf52378, C4<0>, C4<0>;
L_0000024d2cfac3a0 .functor BUFZ 1, RS_0000024d2ceed068, C4<0>, C4<0>, C4<0>;
L_0000024d2cfaca30 .functor BUFZ 1, RS_0000024d2ceed098, C4<0>, C4<0>, C4<0>;
L_0000024d2cfac870 .functor BUFZ 1, RS_0000024d2ceed1e8, C4<0>, C4<0>, C4<0>;
L_0000024d2cfac800 .functor BUFZ 1, RS_0000024d2ceed128, C4<0>, C4<0>, C4<0>;
L_0000024d2cfac640 .functor BUFZ 3, RS_0000024d2ceeccd8, C4<000>, C4<000>, C4<000>;
L_0000024d2cfac9c0 .functor BUFZ 5, RS_0000024d2ceed1b8, C4<00000>, C4<00000>, C4<00000>;
L_0000024d2cfac6b0 .functor BUFZ 32, v0000024d2cf420d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d2cf3a3b0_0 .net "ALUD", 31 0, L_0000024d2cf4d8e0;  alias, 1 drivers
v0000024d2cf3a130_0 .net "ALU_result", 31 0, v0000024d2cf3a450_0;  alias, 1 drivers
v0000024d2cf39550_0 .net "ALU_select", 4 0, v0000024d2cf41450_0;  alias, 1 drivers
v0000024d2cf39370_0 .net/2u *"_ivl_0", 0 0, L_0000024d2cf52180;  1 drivers
v0000024d2cf3ac70_0 .net/2u *"_ivl_12", 0 0, L_0000024d2cf52378;  1 drivers
v0000024d2cf3adb0_0 .net *"_ivl_14", 0 0, L_0000024d2cface90;  1 drivers
v0000024d2cf3a770_0 .net *"_ivl_2", 0 0, L_0000024d2ce803b0;  1 drivers
v0000024d2cf39870_0 .net/2u *"_ivl_6", 0 0, L_0000024d2cf521c8;  1 drivers
v0000024d2cf3a1d0_0 .net *"_ivl_8", 0 0, L_0000024d2ce811b0;  1 drivers
v0000024d2cf3a810_0 .net "branch", 0 0, v0000024d2cf41d10_0;  alias, 1 drivers
v0000024d2cf3a9f0_0 .net "branch_control_out", 0 0, v0000024d2cf38fb0_0;  alias, 1 drivers
v0000024d2cf39910_0 .net "data1", 31 0, v0000024d2cf411d0_0;  alias, 1 drivers
v0000024d2cf39410_0 .net "data2", 31 0, v0000024d2cf420d0_0;  alias, 1 drivers
v0000024d2cf39d70_0 .net "data2_out", 31 0, L_0000024d2cfac6b0;  alias, 1 drivers
v0000024d2cf3aa90_0 .net8 "funct3", 2 0, RS_0000024d2ceeccd8;  alias, 2 drivers
v0000024d2cf3ad10_0 .net8 "funct3_out", 2 0, RS_0000024d2ceeccd8;  alias, 2 drivers
v0000024d2cf3ae50_0 .net "immediate", 31 0, v0000024d2cf42cb0_0;  alias, 1 drivers
v0000024d2cf3bf60_0 .net "jal_select", 0 0, v0000024d2cf42170_0;  alias, 1 drivers
v0000024d2cf3cb40_0 .net "jump", 0 0, v0000024d2cf42210_0;  alias, 1 drivers
v0000024d2cf3cbe0_0 .net8 "memory_read_enable", 0 0, RS_0000024d2ceed068;  alias, 2 drivers
v0000024d2cf3bba0_0 .net8 "memory_read_enable_out", 0 0, RS_0000024d2ceed068;  alias, 2 drivers
v0000024d2cf3c460_0 .net8 "memory_write_enable", 0 0, RS_0000024d2ceed098;  alias, 2 drivers
v0000024d2cf3c0a0_0 .net8 "memory_write_enable_out", 0 0, RS_0000024d2ceed098;  alias, 2 drivers
v0000024d2cf3bc40_0 .net "mux1_out", 31 0, L_0000024d2cf4df20;  1 drivers
v0000024d2cf3c140_0 .net "mux1_select", 0 0, v0000024d2cf41630_0;  alias, 1 drivers
v0000024d2cf3b1a0_0 .net "mux2_out", 31 0, L_0000024d2cf4e420;  1 drivers
v0000024d2cf3b4c0_0 .net "mux2_select", 0 0, v0000024d2cf425d0_0;  alias, 1 drivers
v0000024d2cf3ca00_0 .net8 "mux3_select", 0 0, RS_0000024d2ceed128;  alias, 2 drivers
v0000024d2cf3caa0_0 .net8 "mux3_select_out", 0 0, RS_0000024d2ceed128;  alias, 2 drivers
v0000024d2cf3cdc0_0 .net "pc", 31 0, v0000024d2cf423f0_0;  alias, 1 drivers
v0000024d2cf3cc80_0 .net "pc4", 31 0, v0000024d2cf41b30_0;  alias, 1 drivers
v0000024d2cf3bec0_0 .net8 "rd", 4 0, RS_0000024d2ceed1b8;  alias, 2 drivers
v0000024d2cf3b9c0_0 .net8 "rd_out", 4 0, RS_0000024d2ceed1b8;  alias, 2 drivers
v0000024d2cf3c8c0_0 .net8 "regwrite_enable", 0 0, RS_0000024d2ceed1e8;  alias, 2 drivers
v0000024d2cf3ba60_0 .net8 "regwrite_enable_out", 0 0, RS_0000024d2ceed1e8;  alias, 2 drivers
L_0000024d2cf4df20 .functor MUXZ 32, v0000024d2cf411d0_0, v0000024d2cf423f0_0, L_0000024d2ce803b0, C4<>;
L_0000024d2cf4e420 .functor MUXZ 32, v0000024d2cf42cb0_0, v0000024d2cf420d0_0, L_0000024d2ce811b0, C4<>;
L_0000024d2cf4d8e0 .functor MUXZ 32, v0000024d2cf3a450_0, v0000024d2cf41b30_0, L_0000024d2cface90, C4<>;
S_0000024d2ce1a9d0 .scope module, "ALU_unit1" "ALU_unit" 3 48, 4 172 0, S_0000024d2ce06dd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "Opcode";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "data2";
    .port_info 3 /OUTPUT 32 "result";
v0000024d2cf39f50_0 .net "Opcode", 4 0, v0000024d2cf41450_0;  alias, 1 drivers
v0000024d2cf39c30_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf39eb0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf3a450_0 .var "result", 31 0;
v0000024d2cf3a4f0_0 .net "result00", 31 0, L_0000024d2cf4e7e0;  1 drivers
v0000024d2cf39ff0_0 .net "result01", 31 0, L_0000024d2ce80490;  1 drivers
v0000024d2cf39050_0 .net "result02", 31 0, L_0000024d2cfac560;  1 drivers
v0000024d2cf3a6d0_0 .net "result03", 31 0, L_0000024d2cfac2c0;  1 drivers
v0000024d2cf395f0_0 .net "result04", 31 0, L_0000024d2cf4eba0;  1 drivers
v0000024d2cf3ab30_0 .net "result05", 31 0, L_0000024d2cf4e4c0;  1 drivers
L_0000024d2cf52210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000024d2cf397d0_0 .net "result06", 31 0, L_0000024d2cf52210;  1 drivers
v0000024d2cf394b0_0 .net "result07", 31 0, L_0000024d2cf4d980;  1 drivers
v0000024d2cf392d0_0 .net "result08", 31 0, L_0000024d2cf4e6a0;  1 drivers
v0000024d2cf3a090_0 .net "result09", 31 0, L_0000024d2cf4e880;  1 drivers
v0000024d2cf39cd0_0 .net "result10", 31 0, L_0000024d2cf4d840;  1 drivers
v0000024d2cf39190_0 .net "result11", 31 0, L_0000024d2cf4e100;  1 drivers
v0000024d2cf39a50_0 .net "result12", 31 0, L_0000024d2cfacf00;  1 drivers
v0000024d2cf3a950_0 .net "result13", 31 0, L_0000024d2cf4ea60;  1 drivers
v0000024d2cf390f0_0 .net "result14", 31 0, L_0000024d2cf4e1a0;  1 drivers
v0000024d2cf39230_0 .net "result15", 31 0, L_0000024d2cf4e920;  1 drivers
v0000024d2cf3a310_0 .net "result16", 31 0, L_0000024d2cf4db60;  1 drivers
v0000024d2cf3abd0_0 .net "result17", 31 0, L_0000024d2cf4eec0;  1 drivers
v0000024d2cf399b0_0 .net "result18", 31 0, L_0000024d2cf4dac0;  1 drivers
E_0000024d2ced00f0/0 .event anyedge, v0000024d2cf39f50_0, v0000024d2ced8640_0, v0000024d2cf3a270_0, v0000024d2ced8f00_0;
E_0000024d2ced00f0/1 .event anyedge, v0000024d2cf36c70_0, v0000024d2cf37030_0, v0000024d2cf36810_0, v0000024d2cf375d0_0;
E_0000024d2ced00f0/2 .event anyedge, v0000024d2cf372b0_0, v0000024d2ced9680_0, v0000024d2cec7bb0_0, v0000024d2cf36950_0;
E_0000024d2ced00f0/3 .event anyedge, v0000024d2cf36630_0, v0000024d2cf35c30_0, v0000024d2cf36090_0, v0000024d2cf364f0_0;
E_0000024d2ced00f0/4 .event anyedge, v0000024d2cf36130_0, v0000024d2cf39b90_0, v0000024d2cf35f50_0, v0000024d2cf37210_0;
E_0000024d2ced00f0 .event/or E_0000024d2ced00f0/0, E_0000024d2ced00f0/1, E_0000024d2ced00f0/2, E_0000024d2ced00f0/3, E_0000024d2ced00f0/4;
S_0000024d2ce1ab60 .scope module, "add_unit" "Add_unit" 4 184, 4 1 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2ced9ae0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2ced9720_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2ced8640_0 .net "result", 31 0, L_0000024d2cf4e7e0;  alias, 1 drivers
L_0000024d2cf4e7e0 .arith/sum 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2ce093b0 .scope module, "and_unit" "AND_unit" 4 186, 4 24 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_0000024d2cfac560 .functor AND 32, L_0000024d2cf4df20, L_0000024d2cf4e420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024d2ced9c20_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2ced8dc0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2ced8f00_0 .net "result", 31 0, L_0000024d2cfac560;  alias, 1 drivers
S_0000024d2ce09540 .scope module, "div_unit" "DIV_unit" 4 192, 4 86 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2ced8fa0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2ced9180_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2ced9680_0 .net "result", 31 0, L_0000024d2cf4e6a0;  alias, 1 drivers
L_0000024d2cf4e6a0 .arith/div.s 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2ce0b270 .scope module, "divu_unit" "DIVU_unit" 4 193, 4 94 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2ced8a00_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2ced9220_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cec7bb0_0 .net "result", 31 0, L_0000024d2cf4e880;  alias, 1 drivers
L_0000024d2cf4e880 .arith/div 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2ce0b400 .scope module, "forward_unit" "Forward_Unit" 4 196, 4 118 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data2";
    .port_info 1 /OUTPUT 32 "result";
L_0000024d2cfacf00 .functor BUFZ 32, L_0000024d2cf4e420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d2cf366d0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf35c30_0 .net "result", 31 0, L_0000024d2cfacf00;  alias, 1 drivers
S_0000024d2cdfc6b0 .scope module, "mul_unit" "MUL_unit" 4 188, 4 39 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf36590_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf361d0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf37030_0 .net "result", 31 0, L_0000024d2cf4eba0;  alias, 1 drivers
v0000024d2cf35cd0_0 .var "result1", 64 0;
E_0000024d2ced07b0 .event anyedge, v0000024d2ced9ae0_0, v0000024d2ced9720_0;
L_0000024d2cf4eba0 .part v0000024d2cf35cd0_0, 0, 32;
S_0000024d2cdfc840 .scope module, "mulh_unit" "MULH_unit" 4 189, 4 51 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf37350_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf36770_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf36810_0 .net "result", 31 0, L_0000024d2cf4e4c0;  alias, 1 drivers
v0000024d2cf35d70_0 .var "result1", 64 0;
L_0000024d2cf4e4c0 .part v0000024d2cf35d70_0, 32, 32;
S_0000024d2cdf6a90 .scope module, "mulhsu_unit" "MULHSU_unit" 4 191, 4 75 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf373f0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf36b30_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf372b0_0 .net "result", 31 0, L_0000024d2cf4d980;  alias, 1 drivers
v0000024d2cf36a90_0 .var "result1", 63 0;
L_0000024d2cf4d980 .part v0000024d2cf36a90_0, 32, 32;
S_0000024d2cdf6c20 .scope module, "mulhu_unit" "MULHU_unit" 4 190, 4 63 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf37850_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf37a30_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf375d0_0 .net "result", 31 0, L_0000024d2cf52210;  alias, 1 drivers
v0000024d2cf36ef0_0 .var "result1", 63 0;
S_0000024d2ce23340 .scope module, "or_unit" "OR_unit" 4 187, 4 31 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_0000024d2cfac2c0 .functor OR 32, L_0000024d2cf4df20, L_0000024d2cf4e420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d2cf35eb0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf377b0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf36c70_0 .net "result", 31 0, L_0000024d2cfac2c0;  alias, 1 drivers
S_0000024d2ce234d0 .scope module, "rem_unit" "REM_unit" 4 194, 4 103 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf37530_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf368b0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf36950_0 .net "result", 31 0, L_0000024d2cf4d840;  alias, 1 drivers
L_0000024d2cf4d840 .arith/mod.s 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2cf38130 .scope module, "remu_unit" "REMU_unit" 4 195, 4 111 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf36310_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf37490_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf36630_0 .net "result", 31 0, L_0000024d2cf4e100;  alias, 1 drivers
L_0000024d2cf4e100 .arith/mod 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2cf382c0 .scope module, "sll_unit" "SLL_Unit" 4 197, 4 124 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf36f90_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf37670_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf36090_0 .net "result", 31 0, L_0000024d2cf4ea60;  alias, 1 drivers
L_0000024d2cf4ea60 .shift/l 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2cf38db0 .scope module, "slt_unit" "SLT_Unit" 4 199, 4 146 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf36270_0 .net *"_ivl_0", 0 0, L_0000024d2cf4e240;  1 drivers
L_0000024d2cf52258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d2cf363b0_0 .net/2u *"_ivl_2", 31 0, L_0000024d2cf52258;  1 drivers
L_0000024d2cf522a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d2cf36450_0 .net/2u *"_ivl_4", 31 0, L_0000024d2cf522a0;  1 drivers
v0000024d2cf370d0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf35e10_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf36130_0 .net "result", 31 0, L_0000024d2cf4e920;  alias, 1 drivers
L_0000024d2cf4e240 .cmp/gt.s 32, L_0000024d2cf4e420, L_0000024d2cf4df20;
L_0000024d2cf4e920 .functor MUXZ 32, L_0000024d2cf522a0, L_0000024d2cf52258, L_0000024d2cf4e240, C4<>;
S_0000024d2cf38450 .scope module, "sltu_unit" "SLTU_unit" 4 202, 4 163 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf369f0_0 .net *"_ivl_0", 0 0, L_0000024d2cf4e380;  1 drivers
L_0000024d2cf522e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d2cf36bd0_0 .net/2u *"_ivl_2", 31 0, L_0000024d2cf522e8;  1 drivers
L_0000024d2cf52330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d2cf36d10_0 .net/2u *"_ivl_4", 31 0, L_0000024d2cf52330;  1 drivers
v0000024d2cf37710_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf37170_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf35f50_0 .net "result", 31 0, L_0000024d2cf4eec0;  alias, 1 drivers
L_0000024d2cf4e380 .cmp/gt 32, L_0000024d2cf4e420, L_0000024d2cf4df20;
L_0000024d2cf4eec0 .functor MUXZ 32, L_0000024d2cf52330, L_0000024d2cf522e8, L_0000024d2cf4e380, C4<>;
S_0000024d2cf38770 .scope module, "sra_unit" "SRA_Unit" 4 198, 4 139 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf35ff0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf36db0_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf364f0_0 .net "result", 31 0, L_0000024d2cf4e1a0;  alias, 1 drivers
L_0000024d2cf4e1a0 .shift/r 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2cf385e0 .scope module, "srl_unit" "SRL_unit" 4 203, 4 131 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf37990_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf36e50_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf37210_0 .net "result", 31 0, L_0000024d2cf4dac0;  alias, 1 drivers
L_0000024d2cf4dac0 .shift/r 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2cf38900 .scope module, "sub_unit" "Sub_unit" 4 200, 4 9 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000024d2cf378f0_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf35b90_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf39b90_0 .net "result", 31 0, L_0000024d2cf4db60;  alias, 1 drivers
L_0000024d2cf4db60 .arith/sub 32, L_0000024d2cf4df20, L_0000024d2cf4e420;
S_0000024d2cf38a90 .scope module, "xor_unit" "XOR_unit" 4 185, 4 17 0, S_0000024d2ce1a9d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_0000024d2ce80490 .functor XOR 32, L_0000024d2cf4df20, L_0000024d2cf4e420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d2cf39690_0 .net "data1", 31 0, L_0000024d2cf4df20;  alias, 1 drivers
v0000024d2cf3a590_0 .net "data2", 31 0, L_0000024d2cf4e420;  alias, 1 drivers
v0000024d2cf3a270_0 .net "result", 31 0, L_0000024d2ce80490;  alias, 1 drivers
S_0000024d2cf38c20 .scope module, "branch_control1" "branch_control" 3 59, 5 1 0, S_0000024d2ce06dd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /OUTPUT 1 "isJumpOrBranch";
v0000024d2cf3a8b0_0 .net "branch", 0 0, v0000024d2cf41d10_0;  alias, 1 drivers
v0000024d2cf39af0_0 .net "data1", 31 0, v0000024d2cf411d0_0;  alias, 1 drivers
v0000024d2cf39730_0 .net "data2", 31 0, v0000024d2cf420d0_0;  alias, 1 drivers
v0000024d2cf3a630_0 .net8 "funct3", 2 0, RS_0000024d2ceeccd8;  alias, 2 drivers
v0000024d2cf38fb0_0 .var "isJumpOrBranch", 0 0;
v0000024d2cf39e10_0 .net "jump", 0 0, v0000024d2cf42210_0;  alias, 1 drivers
E_0000024d2ced0570/0 .event anyedge, v0000024d2cf3a630_0, v0000024d2cf3a8b0_0, v0000024d2cf39e10_0, v0000024d2cf39730_0;
E_0000024d2ced0570/1 .event anyedge, v0000024d2cf39af0_0;
E_0000024d2ced0570 .event/or E_0000024d2ced0570/0, E_0000024d2ced0570/1;
S_0000024d2cf37fa0 .scope module, "EX_MA" "EX_MA_register" 2 104, 6 9 0, S_0000024d2cdeb7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "MUX3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 32 "ALU_out";
    .port_info 6 /INPUT 32 "DATA_2";
    .port_info 7 /INPUT 3 "func_3";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /OUTPUT 1 "mem_write_out";
    .port_info 10 /OUTPUT 1 "mem_read_out";
    .port_info 11 /OUTPUT 1 "MUX3_select_out";
    .port_info 12 /OUTPUT 1 "regwrite_enable_out";
    .port_info 13 /OUTPUT 32 "ALU_out_out";
    .port_info 14 /OUTPUT 32 "DATA_2_out";
    .port_info 15 /OUTPUT 3 "func_3_out";
    .port_info 16 /OUTPUT 5 "rd_out";
v0000024d2cf3b7e0_0 .net "ALU_out", 31 0, v0000024d2cf3a450_0;  alias, 1 drivers
v0000024d2cf3b240_0 .var "ALU_out_out", 31 0;
v0000024d2cf3b560_0 .net "CLK", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf3cd20_0 .net "DATA_2", 31 0, L_0000024d2cfac6b0;  alias, 1 drivers
v0000024d2cf3c280_0 .var "DATA_2_out", 31 0;
v0000024d2cf3b880_0 .net8 "MUX3_select", 0 0, RS_0000024d2ceed128;  alias, 2 drivers
v0000024d2cf3ce60_0 .var "MUX3_select_out", 0 0;
v0000024d2cf3b600_0 .net8 "func_3", 2 0, RS_0000024d2ceeccd8;  alias, 2 drivers
v0000024d2cf3b6a0_0 .var "func_3_out", 2 0;
v0000024d2cf3afc0_0 .net8 "mem_read", 0 0, RS_0000024d2ceed068;  alias, 2 drivers
v0000024d2cf3c640_0 .var "mem_read_out", 0 0;
v0000024d2cf3c500_0 .net8 "mem_write", 0 0, RS_0000024d2ceed098;  alias, 2 drivers
v0000024d2cf3b740_0 .var "mem_write_out", 0 0;
v0000024d2cf3b060_0 .net8 "rd", 4 0, RS_0000024d2ceed1b8;  alias, 2 drivers
v0000024d2cf3b920_0 .var "rd_out", 4 0;
v0000024d2cf3c820_0 .net8 "regwrite_enable", 0 0, RS_0000024d2ceed1e8;  alias, 2 drivers
v0000024d2cf3b100_0 .var "regwrite_enable_out", 0 0;
E_0000024d2ced0630 .event posedge, v0000024d2cf3b560_0;
S_0000024d2cf3e420 .scope module, "ID" "instruction_decode" 2 158, 7 5 0, S_0000024d2cdeb7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "wite_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "pc";
    .port_info 7 /INPUT 32 "pc4";
    .port_info 8 /OUTPUT 32 "pc_out";
    .port_info 9 /OUTPUT 32 "pc4_out";
    .port_info 10 /OUTPUT 5 "AlU_opcode";
    .port_info 11 /OUTPUT 1 "mux1_select";
    .port_info 12 /OUTPUT 1 "mux2_select";
    .port_info 13 /OUTPUT 1 "reg_write_enable";
    .port_info 14 /OUTPUT 1 "mem_write_enable";
    .port_info 15 /OUTPUT 1 "mem_read_enable";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 1 "jump";
    .port_info 18 /OUTPUT 1 "JAL_select";
    .port_info 19 /OUTPUT 32 "immidiate_value";
    .port_info 20 /OUTPUT 32 "data1";
    .port_info 21 /OUTPUT 32 "data2";
    .port_info 22 /OUTPUT 3 "funct3";
    .port_info 23 /OUTPUT 5 "Rd";
v0000024d2cf3ff80_0 .net "AlU_opcode", 4 0, v0000024d2cf3bce0_0;  alias, 1 drivers
v0000024d2cf40020_0 .net "JAL_select", 0 0, v0000024d2cf3be20_0;  alias, 1 drivers
v0000024d2cf40200_0 .net "Rd", 4 0, L_0000024d2cf4ee20;  alias, 1 drivers
v0000024d2cf40980_0 .net "branch", 0 0, v0000024d2cf3b2e0_0;  alias, 1 drivers
v0000024d2cf3f260_0 .net "clk", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf3fc60_0 .net "data1", 31 0, L_0000024d2cec6d20;  alias, 1 drivers
v0000024d2cf3f120_0 .net "data2", 31 0, L_0000024d2cec6ee0;  alias, 1 drivers
v0000024d2cf3f800_0 .net "funct3", 2 0, L_0000024d2cf4eb00;  alias, 1 drivers
v0000024d2cf40660_0 .net "imm_select", 2 0, v0000024d2cf3b380_0;  1 drivers
v0000024d2cf3fda0_0 .net "immidiate_value", 31 0, v0000024d2cf3fb20_0;  alias, 1 drivers
v0000024d2cf40c00_0 .net "instruction", 31 0, v0000024d2cf489b0_0;  alias, 1 drivers
v0000024d2cf40520_0 .net "jump", 0 0, v0000024d2cf3c1e0_0;  alias, 1 drivers
v0000024d2cf3f300_0 .net "mem_read_enable", 0 0, v0000024d2cf3c320_0;  alias, 1 drivers
v0000024d2cf3f8a0_0 .net "mem_write_enable", 0 0, v0000024d2cf3c3c0_0;  alias, 1 drivers
v0000024d2cf40160_0 .net "mux1_select", 0 0, v0000024d2cf3c780_0;  alias, 1 drivers
v0000024d2cf3f1c0_0 .net "mux2_select", 0 0, v0000024d2cf3c960_0;  alias, 1 drivers
v0000024d2cf405c0_0 .net "pc", 31 0, v0000024d2cf485f0_0;  alias, 1 drivers
v0000024d2cf40700_0 .net "pc4", 31 0, v0000024d2cf47e70_0;  alias, 1 drivers
v0000024d2cf3f580_0 .net "pc4_out", 31 0, v0000024d2cf47e70_0;  alias, 1 drivers
v0000024d2cf40ca0_0 .net "pc_out", 31 0, v0000024d2cf485f0_0;  alias, 1 drivers
v0000024d2cf3f940_0 .net "reg_write_enable", 0 0, v0000024d2cf40de0_0;  alias, 1 drivers
v0000024d2cf402a0_0 .net "reset", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
v0000024d2cf407a0_0 .net "wite_enable", 0 0, L_0000024d2cec6b60;  alias, 1 drivers
v0000024d2cf40a20_0 .net "write_data", 31 0, L_0000024d2cf4cc60;  alias, 1 drivers
o0000024d2ceee4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d2cf40ac0_0 .net "write_enable", 0 0, o0000024d2ceee4d8;  0 drivers
v0000024d2cf40b60_0 .net "write_reg", 4 0, L_0000024d2cec68c0;  alias, 1 drivers
L_0000024d2cf4e740 .part v0000024d2cf489b0_0, 15, 5;
L_0000024d2cf4ed80 .part v0000024d2cf489b0_0, 20, 5;
L_0000024d2cf4eb00 .part v0000024d2cf489b0_0, 12, 3;
L_0000024d2cf4ee20 .part v0000024d2cf489b0_0, 7, 5;
S_0000024d2cf3d930 .scope module, "control_unit" "control_unit" 7 42, 8 1 0, S_0000024d2cf3e420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "AlU_opcode";
    .port_info 2 /OUTPUT 1 "mux1_select";
    .port_info 3 /OUTPUT 1 "mux2_select";
    .port_info 4 /OUTPUT 1 "mux3_select";
    .port_info 5 /OUTPUT 1 "regwrite_enable";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "jal_select";
    .port_info 11 /OUTPUT 3 "imm_select";
v0000024d2cf3bce0_0 .var "AlU_opcode", 4 0;
v0000024d2cf3c000_0 .net *"_ivl_1", 6 0, L_0000024d2cf4d200;  1 drivers
v0000024d2cf3bd80_0 .net *"_ivl_5", 2 0, L_0000024d2cf4d340;  1 drivers
v0000024d2cf3c5a0_0 .net *"_ivl_9", 6 0, L_0000024d2cf4ba40;  1 drivers
v0000024d2cf3b2e0_0 .var "branch", 0 0;
v0000024d2cf3bb00_0 .net "funct3", 0 0, L_0000024d2cf4b7c0;  1 drivers
v0000024d2cf3c6e0_0 .net "funct7", 0 0, L_0000024d2cf4bae0;  1 drivers
v0000024d2cf3b380_0 .var "imm_select", 2 0;
v0000024d2cf3b420_0 .net "instruction", 31 0, v0000024d2cf489b0_0;  alias, 1 drivers
v0000024d2cf3be20_0 .var "jal_select", 0 0;
v0000024d2cf3c1e0_0 .var "jump", 0 0;
v0000024d2cf3c320_0 .var "mem_read", 0 0;
v0000024d2cf3c3c0_0 .var "mem_write", 0 0;
v0000024d2cf3c780_0 .var "mux1_select", 0 0;
v0000024d2cf3c960_0 .var "mux2_select", 0 0;
v0000024d2cf3fee0_0 .var "mux3_select", 0 0;
v0000024d2cf40340_0 .net "opcode", 0 0, L_0000024d2cf4d2a0;  1 drivers
v0000024d2cf40de0_0 .var "regwrite_enable", 0 0;
E_0000024d2ced08b0 .event anyedge, v0000024d2cf3bb00_0, v0000024d2cf3c6e0_0, v0000024d2cf40340_0;
L_0000024d2cf4d200 .part v0000024d2cf489b0_0, 0, 7;
L_0000024d2cf4d2a0 .part L_0000024d2cf4d200, 0, 1;
L_0000024d2cf4d340 .part v0000024d2cf489b0_0, 12, 3;
L_0000024d2cf4b7c0 .part L_0000024d2cf4d340, 0, 1;
L_0000024d2cf4ba40 .part v0000024d2cf489b0_0, 25, 7;
L_0000024d2cf4bae0 .part L_0000024d2cf4ba40, 0, 1;
S_0000024d2cf3e5b0 .scope module, "immidiate" "immediate_extend" 7 59, 9 1 0, S_0000024d2cf3e420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_select";
    .port_info 2 /OUTPUT 32 "immediate";
v0000024d2cf3f760_0 .net "imm_select", 2 0, v0000024d2cf3b380_0;  alias, 1 drivers
v0000024d2cf3fb20_0 .var "immediate", 31 0;
v0000024d2cf3fbc0_0 .net "instruction", 31 0, v0000024d2cf489b0_0;  alias, 1 drivers
E_0000024d2ced1870 .event anyedge, v0000024d2cf3b380_0, v0000024d2cf3b420_0;
S_0000024d2cf3d160 .scope module, "register_file" "register_file" 7 68, 10 1 0, S_0000024d2cf3e420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "data2";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 32 "reg_write_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 5 "write_reg_addr";
L_0000024d2cec6d20 .functor BUFZ 32, L_0000024d2cf4bb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d2cec6ee0 .functor BUFZ 32, L_0000024d2cf4de80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000024d2ceee268 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d2cf403e0_0 .net "R", 0 0, o0000024d2ceee268;  0 drivers
v0000024d2cf3fa80_0 .net *"_ivl_0", 31 0, L_0000024d2cf4bb80;  1 drivers
v0000024d2cf3f440_0 .net *"_ivl_10", 6 0, L_0000024d2cf4dc00;  1 drivers
L_0000024d2cf52138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d2cf3fd00_0 .net *"_ivl_13", 1 0, L_0000024d2cf52138;  1 drivers
v0000024d2cf40480_0 .net *"_ivl_2", 6 0, L_0000024d2cf4dde0;  1 drivers
L_0000024d2cf520f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d2cf40e80_0 .net *"_ivl_5", 1 0, L_0000024d2cf520f0;  1 drivers
v0000024d2cf400c0_0 .net *"_ivl_8", 31 0, L_0000024d2cf4de80;  1 drivers
v0000024d2cf3f080_0 .net "addr1", 4 0, L_0000024d2cf4e740;  1 drivers
v0000024d2cf3f9e0_0 .net "addr2", 4 0, L_0000024d2cf4ed80;  1 drivers
v0000024d2cf40840_0 .net "clk", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf3f3a0_0 .net "data1", 31 0, L_0000024d2cec6d20;  alias, 1 drivers
v0000024d2cf40d40_0 .net "data2", 31 0, L_0000024d2cec6ee0;  alias, 1 drivers
v0000024d2cf3f6c0_0 .net "reg_write_data", 31 0, L_0000024d2cf4cc60;  alias, 1 drivers
v0000024d2cf3f4e0 .array "register", 0 31, 31 0;
v0000024d2cf3efe0_0 .net "reset", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
v0000024d2cf3fe40_0 .net "write_enable", 0 0, o0000024d2ceee4d8;  alias, 0 drivers
v0000024d2cf3f620_0 .net "write_reg_addr", 4 0, L_0000024d2cec68c0;  alias, 1 drivers
L_0000024d2cf4bb80 .array/port v0000024d2cf3f4e0, L_0000024d2cf4dde0;
L_0000024d2cf4dde0 .concat [ 5 2 0 0], L_0000024d2cf4e740, L_0000024d2cf520f0;
L_0000024d2cf4de80 .array/port v0000024d2cf3f4e0, L_0000024d2cf4dc00;
L_0000024d2cf4dc00 .concat [ 5 2 0 0], L_0000024d2cf4ed80, L_0000024d2cf52138;
S_0000024d2cf3d2f0 .scope module, "ID_EX" "Execution_registers" 2 66, 11 1 0, S_0000024d2cdeb7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "alu_select";
    .port_info 2 /INPUT 1 "mux1_select";
    .port_info 3 /INPUT 1 "mux2_select";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /INPUT 1 "jal_select";
    .port_info 11 /INPUT 32 "PC4";
    .port_info 12 /INPUT 32 "PC";
    .port_info 13 /INPUT 32 "Immediate";
    .port_info 14 /INPUT 32 "data1";
    .port_info 15 /INPUT 32 "data2";
    .port_info 16 /INPUT 3 "Instruction_func3";
    .port_info 17 /INPUT 5 "destination_reg";
    .port_info 18 /OUTPUT 5 "alu_select_out";
    .port_info 19 /OUTPUT 1 "mux1_select_out";
    .port_info 20 /OUTPUT 1 "mux2_select_out";
    .port_info 21 /OUTPUT 1 "mux3_select_out";
    .port_info 22 /OUTPUT 1 "regwrite_enable_out";
    .port_info 23 /OUTPUT 1 "mem_read_out";
    .port_info 24 /OUTPUT 1 "mem_write_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 1 "jal_select_out";
    .port_info 28 /OUTPUT 32 "PC4_out";
    .port_info 29 /OUTPUT 32 "PC_out";
    .port_info 30 /OUTPUT 32 "Immediate_out";
    .port_info 31 /OUTPUT 32 "data1_out";
    .port_info 32 /OUTPUT 32 "data2_out";
    .port_info 33 /OUTPUT 3 "Instruction_func3_out";
    .port_info 34 /OUTPUT 5 "destination_reg_out";
v0000024d2cf41db0_0 .net "CLK", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf41a90_0 .net "Immediate", 31 0, v0000024d2cf3fb20_0;  alias, 1 drivers
v0000024d2cf41310_0 .var "Immediate_intermediate", 31 0;
v0000024d2cf42cb0_0 .var "Immediate_out", 31 0;
v0000024d2cf41f90_0 .net "Instruction_func3", 2 0, L_0000024d2cf4eb00;  alias, 1 drivers
v0000024d2cf41bd0_0 .var "Instruction_func3_intermediate", 2 0;
v0000024d2cf419f0_0 .var "Instruction_func3_out", 2 0;
v0000024d2cf42990_0 .net "PC", 31 0, v0000024d2cf485f0_0;  alias, 1 drivers
v0000024d2cf41090_0 .net "PC4", 31 0, v0000024d2cf47e70_0;  alias, 1 drivers
v0000024d2cf41ef0_0 .var "PC4_intermediate", 31 0;
v0000024d2cf41b30_0 .var "PC4_out", 31 0;
v0000024d2cf428f0_0 .var "PC_intermediate", 31 0;
v0000024d2cf423f0_0 .var "PC_out", 31 0;
v0000024d2cf42c10_0 .net "alu_select", 4 0, v0000024d2cf3bce0_0;  alias, 1 drivers
v0000024d2cf42e90_0 .var "alu_select_intermediate", 4 0;
v0000024d2cf41450_0 .var "alu_select_out", 4 0;
v0000024d2cf42b70_0 .net "branch", 0 0, v0000024d2cf3b2e0_0;  alias, 1 drivers
v0000024d2cf41c70_0 .var "branch_intermediate", 0 0;
v0000024d2cf41d10_0 .var "branch_out", 0 0;
v0000024d2cf41590_0 .net "data1", 31 0, L_0000024d2cec6d20;  alias, 1 drivers
v0000024d2cf42030_0 .var "data1_intermediate", 31 0;
v0000024d2cf411d0_0 .var "data1_out", 31 0;
v0000024d2cf42490_0 .net "data2", 31 0, L_0000024d2cec6ee0;  alias, 1 drivers
v0000024d2cf41e50_0 .var "data2_intermediate", 31 0;
v0000024d2cf420d0_0 .var "data2_out", 31 0;
v0000024d2cf41770_0 .net "destination_reg", 4 0, L_0000024d2cf4ee20;  alias, 1 drivers
v0000024d2cf41270_0 .var "destination_reg_intermediate", 4 0;
v0000024d2cf42d50_0 .var "destination_reg_out", 4 0;
v0000024d2cf42a30_0 .net "jal_select", 0 0, v0000024d2cf3be20_0;  alias, 1 drivers
v0000024d2cf42ad0_0 .var "jal_select_intermediate", 0 0;
v0000024d2cf42170_0 .var "jal_select_out", 0 0;
v0000024d2cf41810_0 .net "jump", 0 0, v0000024d2cf3c1e0_0;  alias, 1 drivers
v0000024d2cf42df0_0 .var "jump_intermediate", 0 0;
v0000024d2cf42210_0 .var "jump_out", 0 0;
v0000024d2cf41130_0 .net "mem_read", 0 0, v0000024d2cf3c320_0;  alias, 1 drivers
v0000024d2cf42850_0 .var "mem_read_intermediate", 0 0;
v0000024d2cf413b0_0 .var "mem_read_out", 0 0;
v0000024d2cf422b0_0 .net "mem_write", 0 0, v0000024d2cf3c3c0_0;  alias, 1 drivers
v0000024d2cf40ff0_0 .var "mem_write_intermediate", 0 0;
v0000024d2cf414f0_0 .var "mem_write_out", 0 0;
v0000024d2cf42350_0 .net "mux1_select", 0 0, v0000024d2cf3c780_0;  alias, 1 drivers
v0000024d2cf41950_0 .var "mux1_select_intermediate", 0 0;
v0000024d2cf41630_0 .var "mux1_select_out", 0 0;
v0000024d2cf418b0_0 .net "mux2_select", 0 0, v0000024d2cf3c960_0;  alias, 1 drivers
v0000024d2cf42530_0 .var "mux2_select_intermediate", 0 0;
v0000024d2cf425d0_0 .var "mux2_select_out", 0 0;
v0000024d2cf42670_0 .net "mux3_select", 0 0, o0000024d2ceeef28;  alias, 0 drivers
v0000024d2cf42710_0 .var "mux3_select_intermediate", 0 0;
v0000024d2cf427b0_0 .var "mux3_select_out", 0 0;
v0000024d2cf416d0_0 .net "regwrite_enable", 0 0, v0000024d2cf40de0_0;  alias, 1 drivers
v0000024d2cf48cd0_0 .var "regwrite_enable_intermediate", 0 0;
v0000024d2cf47650_0 .var "regwrite_enable_out", 0 0;
S_0000024d2cf3dac0 .scope module, "IF" "instruction_fetch" 2 139, 12 5 0, S_0000024d2cdeb7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "ALUD";
    .port_info 3 /INPUT 32 "MEMD";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 1 "mux3_select";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /INPUT 1 "branch_control";
    .port_info 8 /INPUT 32 "branch_address";
    .port_info 9 /OUTPUT 32 "write_data_out";
    .port_info 10 /OUTPUT 5 "write_reg_out";
    .port_info 11 /OUTPUT 1 "reg_write_enable_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "pc4_out";
    .port_info 14 /OUTPUT 32 "instruction_out";
L_0000024d2cf52018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000024d2cec6850 .functor XNOR 1, v0000024d2cf4a9c0_0, L_0000024d2cf52018, C4<0>, C4<0>;
L_0000024d2cec68c0 .functor BUFZ 5, v0000024d2cf49d40_0, C4<00000>, C4<00000>, C4<00000>;
L_0000024d2cec6b60 .functor BUFZ 1, v0000024d2cf4a880_0, C4<0>, C4<0>, C4<0>;
L_0000024d2cf52060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024d2cec6070 .functor XNOR 1, v0000024d2cf38fb0_0, L_0000024d2cf52060, C4<0>, C4<0>;
v0000024d2cf48410_0 .net "ALUD", 31 0, v0000024d2cf492a0_0;  alias, 1 drivers
v0000024d2cf48870_0 .net "CLK", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf47970_0 .net "MEMD", 31 0, v0000024d2cf49160_0;  alias, 1 drivers
v0000024d2cf48c30_0 .net "RESET", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
v0000024d2cf48e10_0 .net "Rd", 4 0, v0000024d2cf49d40_0;  alias, 1 drivers
v0000024d2cf470b0_0 .net/2u *"_ivl_0", 0 0, L_0000024d2cf52018;  1 drivers
v0000024d2cf47330_0 .net/2u *"_ivl_10", 0 0, L_0000024d2cf52060;  1 drivers
v0000024d2cf48af0_0 .net *"_ivl_12", 0 0, L_0000024d2cec6070;  1 drivers
L_0000024d2cf520a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024d2cf47f10_0 .net/2u *"_ivl_16", 31 0, L_0000024d2cf520a8;  1 drivers
v0000024d2cf48eb0_0 .net *"_ivl_2", 0 0, L_0000024d2cec6850;  1 drivers
v0000024d2cf48730_0 .net "branch_address", 31 0, v0000024d2cf3a450_0;  alias, 1 drivers
v0000024d2cf48a50_0 .net "branch_control", 0 0, v0000024d2cf38fb0_0;  alias, 1 drivers
v0000024d2cf473d0_0 .net "instruction_out", 31 0, v0000024d2cf48b90_0;  alias, 1 drivers
v0000024d2cf48d70_0 .net "mux3_select", 0 0, v0000024d2cf4a9c0_0;  alias, 1 drivers
v0000024d2cf48050_0 .net "pc4_out", 31 0, L_0000024d2cf4d160;  alias, 1 drivers
v0000024d2cf480f0_0 .net "pc_input", 31 0, L_0000024d2cf4ce40;  1 drivers
v0000024d2cf47bf0_0 .net "pc_out", 31 0, v0000024d2cf48230_0;  alias, 1 drivers
v0000024d2cf482d0_0 .net "reg_write_enable", 0 0, v0000024d2cf4a880_0;  alias, 1 drivers
v0000024d2cf47c90_0 .net "reg_write_enable_out", 0 0, L_0000024d2cec6b60;  alias, 1 drivers
v0000024d2cf48370_0 .net "write_data_out", 31 0, L_0000024d2cf4cc60;  alias, 1 drivers
v0000024d2cf47470_0 .net "write_reg_out", 4 0, L_0000024d2cec68c0;  alias, 1 drivers
L_0000024d2cf4cc60 .functor MUXZ 32, v0000024d2cf49160_0, v0000024d2cf492a0_0, L_0000024d2cec6850, C4<>;
L_0000024d2cf4ce40 .functor MUXZ 32, L_0000024d2cf4d160, v0000024d2cf3a450_0, L_0000024d2cec6070, C4<>;
L_0000024d2cf4d160 .arith/sum 32, v0000024d2cf48230_0, L_0000024d2cf520a8;
S_0000024d2cf3dc50 .scope module, "instruction_memory1" "instruction_memory" 12 40, 13 1 0, S_0000024d2cf3dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction";
v0000024d2cf47dd0_0 .net "PC", 31 0, v0000024d2cf48230_0;  alias, 1 drivers
v0000024d2cf48190_0 .net "clk", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf48b90_0 .var "instruction", 31 0;
v0000024d2cf478d0 .array "memory", 1023 0, 31 0;
v0000024d2cf48550_0 .net "reset", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
S_0000024d2cf3e8d0 .scope module, "pc1" "pc" 12 34, 14 1 0, S_0000024d2cf3dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc";
v0000024d2cf487d0_0 .net "CLK", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf47fb0_0 .net "RESET", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
v0000024d2cf48230_0 .var "pc", 31 0;
v0000024d2cf47ab0_0 .net "pc_in", 31 0, L_0000024d2cf4ce40;  alias, 1 drivers
S_0000024d2cf3ea60 .scope module, "IF_ID" "Instfetch_registers" 2 56, 15 1 0, S_0000024d2cdeb7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "PC4";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "PC_out";
    .port_info 6 /OUTPUT 32 "PC4_out";
v0000024d2cf484b0_0 .net "CLK", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf47010_0 .net "PC", 31 0, v0000024d2cf48230_0;  alias, 1 drivers
v0000024d2cf47150_0 .net "PC4", 31 0, L_0000024d2cf4d160;  alias, 1 drivers
v0000024d2cf47d30_0 .var "PC4_intermediate", 31 0;
v0000024d2cf47e70_0 .var "PC4_out", 31 0;
v0000024d2cf48910_0 .var "PC_intermediate", 31 0;
v0000024d2cf485f0_0 .var "PC_out", 31 0;
v0000024d2cf47790_0 .net "instruction", 31 0, v0000024d2cf48b90_0;  alias, 1 drivers
v0000024d2cf48690_0 .var "instruction_intermediate", 31 0;
v0000024d2cf489b0_0 .var "instruction_out", 31 0;
S_0000024d2cf3d7a0 .scope module, "MA" "memory_access" 2 217, 16 3 0, S_0000024d2cdeb7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 32 "alud";
    .port_info 7 /INPUT 32 "data2";
    .port_info 8 /INPUT 3 "func3";
    .port_info 9 /INPUT 5 "rd";
    .port_info 10 /OUTPUT 1 "mux3_select_out";
    .port_info 11 /OUTPUT 1 "regwrite_enable_out";
    .port_info 12 /OUTPUT 32 "alud_out";
    .port_info 13 /OUTPUT 5 "rd_out";
    .port_info 14 /OUTPUT 32 "read_data";
v0000024d2cf4aec0_0 .net "alud", 31 0, v0000024d2cf3b240_0;  alias, 1 drivers
v0000024d2cf498e0_0 .net "alud_out", 31 0, v0000024d2cf3b240_0;  alias, 1 drivers
v0000024d2cf4ac40_0 .net "clk", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf4ae20_0 .net "data2", 31 0, v0000024d2cf3c280_0;  alias, 1 drivers
v0000024d2cf49ac0_0 .net "func3", 2 0, v0000024d2cf3b6a0_0;  alias, 1 drivers
v0000024d2cf4a380_0 .net "mem_read", 0 0, v0000024d2cf3c640_0;  alias, 1 drivers
v0000024d2cf490c0_0 .net "mem_write", 0 0, v0000024d2cf3b740_0;  alias, 1 drivers
v0000024d2cf49700_0 .net "mux3_select", 0 0, v0000024d2cf3ce60_0;  alias, 1 drivers
v0000024d2cf49b60_0 .net "mux3_select_out", 0 0, v0000024d2cf3ce60_0;  alias, 1 drivers
v0000024d2cf49e80_0 .net "rd", 4 0, v0000024d2cf3b920_0;  alias, 1 drivers
v0000024d2cf4a920_0 .net "rd_out", 4 0, v0000024d2cf3b920_0;  alias, 1 drivers
v0000024d2cf49c00_0 .net "read_data", 31 0, v0000024d2cf47b50_0;  alias, 1 drivers
v0000024d2cf49520_0 .net "regwrite_enable", 0 0, v0000024d2cf3b100_0;  alias, 1 drivers
v0000024d2cf4a420_0 .net "regwrite_enable_out", 0 0, v0000024d2cf3b100_0;  alias, 1 drivers
v0000024d2cf4a4c0_0 .net "reset", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
S_0000024d2cf3dde0 .scope module, "data_memory" "Data_Memory" 16 29, 17 11 0, S_0000024d2cf3d7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 32 "mem_address";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "busywait";
v0000024d2cf475b0_0 .var *"_ivl_3", 31 0; Local signal
v0000024d2cf47a10_0 .var *"_ivl_6", 31 0; Local signal
v0000024d2cf47510_0 .var "busywait", 0 0;
v0000024d2cf476f0_0 .net "clk", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf47830_0 .net "data_in", 31 0, v0000024d2cf3c280_0;  alias, 1 drivers
v0000024d2cf47b50_0 .var "data_out", 31 0;
v0000024d2cf4aa60_0 .net "func3", 2 0, v0000024d2cf3b6a0_0;  alias, 1 drivers
v0000024d2cf49f20_0 .var/i "i", 31 0;
v0000024d2cf4a1a0_0 .net "mem_address", 31 0, v0000024d2cf3b240_0;  alias, 1 drivers
v0000024d2cf49840_0 .net "mem_read", 0 0, v0000024d2cf3c640_0;  alias, 1 drivers
v0000024d2cf4a240_0 .var "mem_read_access", 0 0;
v0000024d2cf49200_0 .net "mem_write", 0 0, v0000024d2cf3b740_0;  alias, 1 drivers
v0000024d2cf49a20_0 .var "mem_write_access", 0 0;
v0000024d2cf4a2e0 .array "memory_array", 0 255, 31 0;
v0000024d2cf4a560_0 .net "reset", 0 0, o0000024d2ceee4a8;  alias, 0 drivers
E_0000024d2ced0cb0 .event posedge, v0000024d2cf3efe0_0;
E_0000024d2ced16f0 .event anyedge, v0000024d2cf3b740_0, v0000024d2cf3c640_0;
S_0000024d2cf3e290 .scope task, "dump_memory" "dump_memory" 17 69, 17 69 0, S_0000024d2cf3dde0;
 .timescale -9 -10;
v0000024d2cf47290_0 .var/i "j", 31 0;
TD_CPU.MA.data_memory.dump_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d2cf47290_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000024d2cf47290_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 17 73 "$display", "Memory[%0d] = %0d", v0000024d2cf47290_0, &A<v0000024d2cf4a2e0, v0000024d2cf47290_0 > {0 0 0};
    %load/vec4 v0000024d2cf47290_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d2cf47290_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000024d2cf3df70 .scope module, "MA_WB" "MA_WB_register" 2 124, 18 9 0, S_0000024d2cdeb7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MUX3_select";
    .port_info 2 /INPUT 1 "regwrite_enable";
    .port_info 3 /INPUT 32 "ALU_out";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /OUTPUT 1 "MUX3_select_out";
    .port_info 7 /OUTPUT 1 "regwrite_enable_out";
    .port_info 8 /OUTPUT 32 "ALU_out_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 5 "rd_out";
v0000024d2cf49ca0_0 .net "ALU_out", 31 0, v0000024d2cf3b240_0;  alias, 1 drivers
v0000024d2cf492a0_0 .var "ALU_out_out", 31 0;
v0000024d2cf49020_0 .net "CLK", 0 0, o0000024d2ceed758;  alias, 0 drivers
v0000024d2cf4a600_0 .net "MUX3_select", 0 0, v0000024d2cf3ce60_0;  alias, 1 drivers
v0000024d2cf4a9c0_0 .var "MUX3_select_out", 0 0;
v0000024d2cf4ab00_0 .net "rd", 4 0, v0000024d2cf3b920_0;  alias, 1 drivers
v0000024d2cf49d40_0 .var "rd_out", 4 0;
v0000024d2cf4a7e0_0 .net "read_data", 31 0, v0000024d2cf47b50_0;  alias, 1 drivers
v0000024d2cf49160_0 .var "read_data_out", 31 0;
v0000024d2cf493e0_0 .net "regwrite_enable", 0 0, v0000024d2cf3b100_0;  alias, 1 drivers
v0000024d2cf4a880_0 .var "regwrite_enable_out", 0 0;
S_0000024d2cdeb930 .scope module, "Zero_out" "Zero_out" 4 155;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "result";
    .port_info 1 /OUTPUT 1 "zero";
L_0000024d2cf523c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d2cf4c260_0 .net/2u *"_ivl_0", 31 0, L_0000024d2cf523c0;  1 drivers
v0000024d2cf4b540_0 .net *"_ivl_2", 0 0, L_0000024d2cf4dd40;  1 drivers
L_0000024d2cf52408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024d2cf4c300_0 .net/2s *"_ivl_4", 1 0, L_0000024d2cf52408;  1 drivers
L_0000024d2cf52450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d2cf4d0c0_0 .net/2s *"_ivl_6", 1 0, L_0000024d2cf52450;  1 drivers
v0000024d2cf4cee0_0 .net *"_ivl_8", 1 0, L_0000024d2cf4ece0;  1 drivers
o0000024d2cef08a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024d2cf4c620_0 .net "result", 31 0, o0000024d2cef08a8;  0 drivers
v0000024d2cf4d5c0_0 .net "zero", 0 0, L_0000024d2cf4e560;  1 drivers
L_0000024d2cf4dd40 .cmp/eq 32, o0000024d2cef08a8, L_0000024d2cf523c0;
L_0000024d2cf4ece0 .functor MUXZ 2, L_0000024d2cf52450, L_0000024d2cf52408, L_0000024d2cf4dd40, C4<>;
L_0000024d2cf4e560 .part L_0000024d2cf4ece0, 0, 1;
    .scope S_0000024d2cf3ea60;
T_1 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf48690_0;
    %assign/vec4 v0000024d2cf489b0_0, 0;
    %load/vec4 v0000024d2cf48910_0;
    %assign/vec4 v0000024d2cf485f0_0, 0;
    %load/vec4 v0000024d2cf47d30_0;
    %assign/vec4 v0000024d2cf47e70_0, 0;
    %load/vec4 v0000024d2cf47790_0;
    %assign/vec4 v0000024d2cf48690_0, 0;
    %load/vec4 v0000024d2cf47010_0;
    %assign/vec4 v0000024d2cf48910_0, 0;
    %load/vec4 v0000024d2cf47150_0;
    %assign/vec4 v0000024d2cf47d30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024d2cf3d2f0;
T_2 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf42e90_0;
    %assign/vec4 v0000024d2cf41450_0, 0;
    %load/vec4 v0000024d2cf41950_0;
    %assign/vec4 v0000024d2cf41630_0, 0;
    %load/vec4 v0000024d2cf42530_0;
    %assign/vec4 v0000024d2cf425d0_0, 0;
    %load/vec4 v0000024d2cf42710_0;
    %assign/vec4 v0000024d2cf427b0_0, 0;
    %load/vec4 v0000024d2cf48cd0_0;
    %assign/vec4 v0000024d2cf47650_0, 0;
    %load/vec4 v0000024d2cf42850_0;
    %assign/vec4 v0000024d2cf413b0_0, 0;
    %load/vec4 v0000024d2cf40ff0_0;
    %assign/vec4 v0000024d2cf414f0_0, 0;
    %load/vec4 v0000024d2cf41c70_0;
    %assign/vec4 v0000024d2cf41d10_0, 0;
    %load/vec4 v0000024d2cf42df0_0;
    %assign/vec4 v0000024d2cf42210_0, 0;
    %load/vec4 v0000024d2cf42ad0_0;
    %assign/vec4 v0000024d2cf42170_0, 0;
    %load/vec4 v0000024d2cf41ef0_0;
    %assign/vec4 v0000024d2cf41b30_0, 0;
    %load/vec4 v0000024d2cf428f0_0;
    %assign/vec4 v0000024d2cf423f0_0, 0;
    %load/vec4 v0000024d2cf41310_0;
    %assign/vec4 v0000024d2cf42cb0_0, 0;
    %load/vec4 v0000024d2cf42030_0;
    %assign/vec4 v0000024d2cf411d0_0, 0;
    %load/vec4 v0000024d2cf41e50_0;
    %assign/vec4 v0000024d2cf420d0_0, 0;
    %load/vec4 v0000024d2cf41bd0_0;
    %assign/vec4 v0000024d2cf419f0_0, 0;
    %load/vec4 v0000024d2cf41270_0;
    %assign/vec4 v0000024d2cf42d50_0, 0;
    %load/vec4 v0000024d2cf42c10_0;
    %assign/vec4 v0000024d2cf42e90_0, 0;
    %load/vec4 v0000024d2cf42350_0;
    %assign/vec4 v0000024d2cf41950_0, 0;
    %load/vec4 v0000024d2cf418b0_0;
    %assign/vec4 v0000024d2cf42530_0, 0;
    %load/vec4 v0000024d2cf42670_0;
    %assign/vec4 v0000024d2cf42710_0, 0;
    %load/vec4 v0000024d2cf416d0_0;
    %assign/vec4 v0000024d2cf48cd0_0, 0;
    %load/vec4 v0000024d2cf41130_0;
    %assign/vec4 v0000024d2cf42850_0, 0;
    %load/vec4 v0000024d2cf422b0_0;
    %assign/vec4 v0000024d2cf40ff0_0, 0;
    %load/vec4 v0000024d2cf42b70_0;
    %assign/vec4 v0000024d2cf41c70_0, 0;
    %load/vec4 v0000024d2cf41810_0;
    %assign/vec4 v0000024d2cf42df0_0, 0;
    %load/vec4 v0000024d2cf42a30_0;
    %assign/vec4 v0000024d2cf42ad0_0, 0;
    %load/vec4 v0000024d2cf41090_0;
    %assign/vec4 v0000024d2cf41ef0_0, 0;
    %load/vec4 v0000024d2cf42990_0;
    %assign/vec4 v0000024d2cf428f0_0, 0;
    %load/vec4 v0000024d2cf41a90_0;
    %assign/vec4 v0000024d2cf41310_0, 0;
    %load/vec4 v0000024d2cf41590_0;
    %assign/vec4 v0000024d2cf42030_0, 0;
    %load/vec4 v0000024d2cf42490_0;
    %assign/vec4 v0000024d2cf41e50_0, 0;
    %load/vec4 v0000024d2cf41f90_0;
    %assign/vec4 v0000024d2cf41bd0_0, 0;
    %load/vec4 v0000024d2cf41770_0;
    %assign/vec4 v0000024d2cf41270_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024d2cf37fa0;
T_3 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf3c500_0;
    %assign/vec4 v0000024d2cf3b740_0, 0;
    %load/vec4 v0000024d2cf3afc0_0;
    %assign/vec4 v0000024d2cf3c640_0, 0;
    %load/vec4 v0000024d2cf3b880_0;
    %assign/vec4 v0000024d2cf3ce60_0, 0;
    %load/vec4 v0000024d2cf3c820_0;
    %assign/vec4 v0000024d2cf3b100_0, 0;
    %load/vec4 v0000024d2cf3b7e0_0;
    %assign/vec4 v0000024d2cf3b240_0, 0;
    %load/vec4 v0000024d2cf3cd20_0;
    %assign/vec4 v0000024d2cf3c280_0, 0;
    %load/vec4 v0000024d2cf3b600_0;
    %assign/vec4 v0000024d2cf3b6a0_0, 0;
    %load/vec4 v0000024d2cf3b060_0;
    %assign/vec4 v0000024d2cf3b920_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024d2cf3df70;
T_4 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf4a600_0;
    %assign/vec4 v0000024d2cf4a9c0_0, 0;
    %load/vec4 v0000024d2cf493e0_0;
    %assign/vec4 v0000024d2cf4a880_0, 0;
    %load/vec4 v0000024d2cf49ca0_0;
    %assign/vec4 v0000024d2cf492a0_0, 0;
    %load/vec4 v0000024d2cf4a7e0_0;
    %assign/vec4 v0000024d2cf49160_0, 0;
    %load/vec4 v0000024d2cf4ab00_0;
    %assign/vec4 v0000024d2cf49d40_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024d2cf3e8d0;
T_5 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf47fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d2cf48230_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024d2cf47ab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000024d2cf48230_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024d2cf3dc50;
T_6 ;
    %vpi_call 13 12 "$readmemh", "instructions.txt", v0000024d2cf478d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024d2cf3dc50;
T_7 ;
    %wait E_0000024d2ced0630;
    %ix/getv 4, v0000024d2cf47dd0_0;
    %load/vec4a v0000024d2cf478d0, 4;
    %assign/vec4 v0000024d2cf48b90_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024d2cf3d930;
T_8 ;
    %wait E_0000024d2ced08b0;
    %load/vec4 v0000024d2cf40340_0;
    %pad/u 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf40de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3c320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3be20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024d2cf3b380_0, 0, 3;
    %load/vec4 v0000024d2cf3c6e0_0;
    %load/vec4 v0000024d2cf3bb00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %dup/vec4;
    %pushi/vec4 0, 0, 9;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 9;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 9;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 9;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 9;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 9;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 9;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 9;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 9;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 9;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 9;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 9;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 9;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 9;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 9;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 9;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 9;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 9;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.5 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.8 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.9 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.10 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.12 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.13 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.14 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.15 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.16 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.17 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.18 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000024d2cf3bce0_0, 0, 5;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.1 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024d2cf3e5b0;
T_9 ;
    %wait E_0000024d2ced1870;
    %load/vec4 v0000024d2cf3f760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024d2cf3fb20_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024d2cf3fb20_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3fb20_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000024d2cf3fb20_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d2cf3fbc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf3fb20_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024d2cf3d160;
T_10 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf3efe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024d2cf3fe40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000024d2cf3f6c0_0;
    %load/vec4 v0000024d2cf3f620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d2cf3f4e0, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024d2cdfc6b0;
T_11 ;
    %wait E_0000024d2ced07b0;
    %load/vec4 v0000024d2cf36590_0;
    %pad/s 65;
    %load/vec4 v0000024d2cf361d0_0;
    %pad/s 65;
    %mul;
    %store/vec4 v0000024d2cf35cd0_0, 0, 65;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000024d2cdfc840;
T_12 ;
    %wait E_0000024d2ced07b0;
    %load/vec4 v0000024d2cf37350_0;
    %pad/s 65;
    %load/vec4 v0000024d2cf36770_0;
    %pad/s 65;
    %mul;
    %store/vec4 v0000024d2cf35d70_0, 0, 65;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000024d2cdf6c20;
T_13 ;
    %wait E_0000024d2ced07b0;
    %load/vec4 v0000024d2cf37850_0;
    %pad/u 64;
    %load/vec4 v0000024d2cf37a30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000024d2cf36ef0_0, 0, 64;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024d2cdf6a90;
T_14 ;
    %wait E_0000024d2ced07b0;
    %load/vec4 v0000024d2cf373f0_0;
    %pad/u 64;
    %load/vec4 v0000024d2cf36b30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000024d2cf36a90_0, 0, 64;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024d2ce1a9d0;
T_15 ;
    %wait E_0000024d2ced00f0;
    %load/vec4 v0000024d2cf39f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.0 ;
    %load/vec4 v0000024d2cf3a4f0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.1 ;
    %load/vec4 v0000024d2cf39ff0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.2 ;
    %load/vec4 v0000024d2cf39050_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.3 ;
    %load/vec4 v0000024d2cf3a6d0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.4 ;
    %load/vec4 v0000024d2cf395f0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.5 ;
    %load/vec4 v0000024d2cf3ab30_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.6 ;
    %load/vec4 v0000024d2cf397d0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.7 ;
    %load/vec4 v0000024d2cf394b0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.8 ;
    %load/vec4 v0000024d2cf392d0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.9 ;
    %load/vec4 v0000024d2cf3a090_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.10 ;
    %load/vec4 v0000024d2cf39cd0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.11 ;
    %load/vec4 v0000024d2cf39190_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.12 ;
    %load/vec4 v0000024d2cf39a50_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.13 ;
    %load/vec4 v0000024d2cf3a950_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.14 ;
    %load/vec4 v0000024d2cf390f0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.15 ;
    %load/vec4 v0000024d2cf39230_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.16 ;
    %load/vec4 v0000024d2cf3a310_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.17 ;
    %load/vec4 v0000024d2cf3abd0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.18 ;
    %load/vec4 v0000024d2cf399b0_0;
    %store/vec4 v0000024d2cf3a450_0, 0, 32;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000024d2cf38c20;
T_16 ;
    %wait E_0000024d2ced0570;
    %load/vec4 v0000024d2cf39e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000024d2cf3a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000024d2cf3a630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
    %jmp T_16.11;
T_16.4 ;
    %load/vec4 v0000024d2cf39af0_0;
    %load/vec4 v0000024d2cf39730_0;
    %cmp/e;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.12 ;
    %jmp T_16.11;
T_16.5 ;
    %load/vec4 v0000024d2cf39af0_0;
    %load/vec4 v0000024d2cf39730_0;
    %cmp/ne;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.14 ;
    %jmp T_16.11;
T_16.6 ;
    %load/vec4 v0000024d2cf39af0_0;
    %load/vec4 v0000024d2cf39730_0;
    %cmp/s;
    %jmp/0xz  T_16.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.16 ;
    %jmp T_16.11;
T_16.7 ;
    %load/vec4 v0000024d2cf39730_0;
    %load/vec4 v0000024d2cf39af0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_16.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.18 ;
    %jmp T_16.11;
T_16.8 ;
    %load/vec4 v0000024d2cf39af0_0;
    %load/vec4 v0000024d2cf39730_0;
    %cmp/u;
    %jmp/0xz  T_16.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.20 ;
    %jmp T_16.11;
T_16.9 ;
    %load/vec4 v0000024d2cf39730_0;
    %load/vec4 v0000024d2cf39af0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.22 ;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf38fb0_0, 0, 1;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000024d2cf3dde0;
T_17 ;
    %wait E_0000024d2ced16f0;
    %load/vec4 v0000024d2cf49840_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0000024d2cf49200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %pad/s 1;
    %store/vec4 v0000024d2cf47510_0, 0, 1;
    %load/vec4 v0000024d2cf49840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.5, 9;
    %load/vec4 v0000024d2cf49200_0;
    %nor/r;
    %and;
T_17.5;
    %flag_set/vec4 8;
    %jmp/0 T_17.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.4, 8;
T_17.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.4, 8;
 ; End of false expr.
    %blend;
T_17.4;
    %pad/s 1;
    %store/vec4 v0000024d2cf4a240_0, 0, 1;
    %load/vec4 v0000024d2cf49840_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v0000024d2cf49200_0;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %pad/s 1;
    %store/vec4 v0000024d2cf49a20_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000024d2cf3dde0;
T_18 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf4a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %ix/getv 4, v0000024d2cf4a1a0_0;
    %load/vec4a v0000024d2cf4a2e0, 4;
    %store/vec4 v0000024d2cf475b0_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024d2cf475b0_0;
    %store/vec4 v0000024d2cf47b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf47510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf4a240_0, 0, 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024d2cf3dde0;
T_19 ;
    %wait E_0000024d2ced0630;
    %load/vec4 v0000024d2cf49a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000024d2cf47830_0;
    %store/vec4 v0000024d2cf47a10_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024d2cf47a10_0;
    %ix/getv 4, v0000024d2cf4a1a0_0;
    %store/vec4a v0000024d2cf4a2e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf47510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf49a20_0, 0, 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024d2cf3dde0;
T_20 ;
    %wait E_0000024d2ced0cb0;
    %load/vec4 v0000024d2cf4a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d2cf49f20_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000024d2cf49f20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024d2cf49f20_0;
    %store/vec4a v0000024d2cf4a2e0, 4, 0;
    %load/vec4 v0000024d2cf49f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d2cf49f20_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf47510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf4a240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d2cf49a20_0, 0, 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024d2cf3dde0;
T_21 ;
    %vpi_call 17 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0000024d2cf476f0_0, v0000024d2cf4a560_0, v0000024d2cf49840_0, v0000024d2cf49200_0, v0000024d2cf4a1a0_0, v0000024d2cf47830_0, v0000024d2cf47b50_0, v0000024d2cf47510_0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./Stages of the pipeline/instruction execution stage/instruction_execution.v";
    "./../ALU/ALU.v";
    "./../branch control/branch_control.v";
    "./pipeline registers/MA register/EX_MA.v";
    "./Stages of the pipeline/instruction decode stage/instruction_decode.v";
    "./../Control Unit/control_unit.v";
    "./../extend Immediate/immidiate.v";
    "./../Register/register.v";
    "./pipeline registers/EX registers/Execution.v";
    "./Stages of the pipeline/instruction fetch stage/instruction_fetch.v";
    "./../instruction memory/instruction_memory.v";
    "./../PC/PC.v";
    "./pipeline registers/IF registers/instructionfetch.v";
    "./Stages of the pipeline/Memory Access stage/memory_access.v";
    "./../Data Memory/Data_Memory.v";
    "./pipeline registers/WB register/MA_WB.v";
