##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_SIG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_SIG_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (UART_SIG_IntClock:R vs. UART_SIG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_2            | Frequency: 84.19 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK          | Frequency: 57.42 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SIG_IntClock  | Frequency: 54.79 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2            Clock_2            1e+007           9988122     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_SIG_IntClock  41666.7          24250       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SIG_IntClock  UART_SIG_IntClock  1.30417e+007     13023414    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
Tx_SIG(0)_PAD  31278         UART_SIG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 84.19 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988122p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988122  RISE       1
\PWM_LED:PWMUDB:status_2\/main_1          macrocell1      2800   5090  9988122  RISE       1
\PWM_LED:PWMUDB:status_2\/q               macrocell1      3350   8440  9988122  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2938  11378  9988122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.42 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell7      5017   7684  24250  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell7      3350  11034  24250  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2913  13946  24250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_SIG_IntClock
***********************************************
Clock: UART_SIG_IntClock
Frequency: 54.79 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q                      macrocell14     1250   1250  13023414  RISE       1
\UART_SIG:BUART:counter_load_not\/main_0           macrocell3      4536   5786  13023414  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell3      3350   9136  13023414  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12063  13023414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_SIG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell7      5017   7684  24250  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell7      3350  11034  24250  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2913  13946  24250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988122p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988122  RISE       1
\PWM_LED:PWMUDB:status_2\/main_1          macrocell1      2800   5090  9988122  RISE       1
\PWM_LED:PWMUDB:status_2\/q               macrocell1      3350   8440  9988122  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2938  11378  9988122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1


5.3::Critical Path Report for (UART_SIG_IntClock:R vs. UART_SIG_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q                      macrocell14     1250   1250  13023414  RISE       1
\UART_SIG:BUART:counter_load_not\/main_0           macrocell3      4536   5786  13023414  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell3      3350   9136  13023414  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12063  13023414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell7      5017   7684  24250  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell7      3350  11034  24250  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2913  13946  24250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 29374p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                        iocell1       2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_state_0\/main_9  macrocell19   6116   8783  29374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 29390p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                        iocell1       2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_state_2\/main_8  macrocell22   6099   8766  29390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_last\/main_0
Capture Clock  : \UART_SIG:BUART:rx_last\/clock_0
Path slack     : 29390p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                     iocell1       2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_last\/main_0  macrocell28   6099   8766  29390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_last\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 29665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  24250  RISE       1
\UART_SIG:BUART:rx_status_3\/main_6  macrocell27   5824   8491  29665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  24250  RISE       1
\UART_SIG:BUART:pollcount_1\/main_3  macrocell25   5017   7684  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  24250  RISE       1
\UART_SIG:BUART:pollcount_0\/main_2  macrocell26   5017   7684  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988122p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988122  RISE       1
\PWM_LED:PWMUDB:status_2\/main_1          macrocell1      2800   5090  9988122  RISE       1
\PWM_LED:PWMUDB:status_2\/q               macrocell1      3350   8440  9988122  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2938  11378  9988122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:runmode_enable\/q
Path End       : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988493p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  9988326  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4197   5447  9988493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988843p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9988122  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2807   5097  9988843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_LED:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990564  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/main_0    macrocell11     3416   5926  9990564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_LED:PWMUDB:status_0\/clock_0
Path slack     : 9991325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990564  RISE       1
\PWM_LED:PWMUDB:status_0\/main_1        macrocell12     2655   5165  9991325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_LED:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_LED:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992340p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992340  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/main_0      macrocell10    2940   4150  9992340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:prevCompare1\/q
Path End       : \PWM_LED:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_LED:PWMUDB:status_0\/clock_0
Path slack     : 9992341p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:prevCompare1\/q   macrocell11   1250   1250  9992341  RISE       1
\PWM_LED:PWMUDB:status_0\/main_0  macrocell12   2899   4149  9992341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:status_0\/q
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995309p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:status_0\/q               macrocell12    1250   1250  9995309  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2941   4191  9995309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q                      macrocell14     1250   1250  13023414  RISE       1
\UART_SIG:BUART:counter_load_not\/main_0           macrocell3      4536   5786  13023414  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell3      3350   9136  13023414  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12063  13023414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SIG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q            macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_counter_load\/main_2  macrocell6    2792   4042  13026602  RISE       1
\UART_SIG:BUART:rx_counter_load\/q       macrocell6    3350   7392  13026602  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/load   count7cell    2313   9705  13026602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_load_fifo\/q
Path End       : \UART_SIG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SIG:BUART:sRX:RxSts\/clock
Path slack     : 13026890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14277
-------------------------------------   ----- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_load_fifo\/q      macrocell20    1250   1250  13026890  RISE       1
\UART_SIG:BUART:rx_status_4\/main_0  macrocell8     5441   6691  13026890  RISE       1
\UART_SIG:BUART:rx_status_4\/q       macrocell8     3350  10041  13026890  RISE       1
\UART_SIG:BUART:sRX:RxSts\/status_4  statusicell3   4236  14277  13026890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SIG:BUART:sTX:TxSts\/clock
Path slack     : 13027658p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13509
-------------------------------------   ----- 
End-of-path arrival time (ps)           13509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q        macrocell14    1250   1250  13023414  RISE       1
\UART_SIG:BUART:tx_status_0\/main_0  macrocell4     5984   7234  13027658  RISE       1
\UART_SIG:BUART:tx_status_0\/q       macrocell4     3350  10584  13027658  RISE       1
\UART_SIG:BUART:sTX:TxSts\/status_0  statusicell2   2925  13509  13027658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027874p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q                macrocell14     1250   1250  13023414  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   6533   7783  13027874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_load_fifo\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_load_fifo\/q            macrocell20     1250   1250  13026890  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   8768  10018  13028519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029042p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q                macrocell19     1250   1250  13026799  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5365   6615  13029042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029098p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  13026623  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   5308   6558  13029098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13025420  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5991   6181  13029476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SIG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13030107p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13029019  RISE       1
\UART_SIG:BUART:tx_state_0\/main_3                  macrocell15     4470   8050  13030107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SIG:BUART:txn\/main_3
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13030150p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  13030150  RISE       1
\UART_SIG:BUART:txn\/main_3                macrocell13     3637   8007  13030150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030633p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  13026623  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_0  macrocell24   6273   7523  13030633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030744p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q                macrocell15     1250   1250  13025367  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3663   4913  13030744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030944p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q               macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_2  macrocell24   5963   7213  13030944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030963p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q               macrocell19   1250   1250  13026799  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_1  macrocell24   5944   7194  13030963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030974p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q               macrocell22   1250   1250  13026628  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_3  macrocell24   5933   7183  13030974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031302p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  13031302  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3105   4355  13031302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q        macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_status_3\/main_3  macrocell27   5411   6661  13031496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q        macrocell22   1250   1250  13026628  RISE       1
\UART_SIG:BUART:rx_status_3\/main_4  macrocell27   5367   6617  13031540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031604p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13026623  RISE       1
\UART_SIG:BUART:rx_status_3\/main_0   macrocell27   5303   6553  13031604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13031810p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell14   1250   1250  13023414  RISE       1
\UART_SIG:BUART:tx_state_0\/main_0  macrocell15   5097   6347  13031810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13031810p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q      macrocell14   1250   1250  13023414  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_0  macrocell17   5097   6347  13031810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q        macrocell19   1250   1250  13026799  RISE       1
\UART_SIG:BUART:rx_status_3\/main_1  macrocell27   4929   6179  13031978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13032064p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell26   1250   1250  13027174  RISE       1
\UART_SIG:BUART:rx_state_0\/main_10  macrocell19   4842   6092  13032064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13032480p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13031302  RISE       1
\UART_SIG:BUART:rx_state_0\/main_2   macrocell19   4426   5676  13032480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13032480p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13031302  RISE       1
\UART_SIG:BUART:rx_state_3\/main_2   macrocell21   4426   5676  13032480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell16   1250   1250  13024060  RISE       1
\UART_SIG:BUART:tx_state_0\/main_4  macrocell15   3882   5132  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q      macrocell16   1250   1250  13024060  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_3  macrocell17   3882   5132  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033035p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  13031302  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_2  macrocell20   3871   5121  13033035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033035p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13031302  RISE       1
\UART_SIG:BUART:rx_state_2\/main_2   macrocell22   3871   5121  13033035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13033175p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell26   1250   1250  13027174  RISE       1
\UART_SIG:BUART:rx_status_3\/main_7  macrocell27   3732   4982  13033175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:txn\/main_2
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033258p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q  macrocell15   1250   1250  13025367  RISE       1
\UART_SIG:BUART:txn\/main_2    macrocell13   3648   4898  13033258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033262p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell15   1250   1250  13025367  RISE       1
\UART_SIG:BUART:tx_state_1\/main_1  macrocell14   3644   4894  13033262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033262p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell15   1250   1250  13025367  RISE       1
\UART_SIG:BUART:tx_state_2\/main_1  macrocell16   3644   4894  13033262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033329p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033329  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_0   macrocell23   2888   4828  13033329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13033329p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033329  RISE       1
\UART_SIG:BUART:pollcount_1\/main_0        macrocell25   2888   4828  13033329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 13033329p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033329  RISE       1
\UART_SIG:BUART:pollcount_0\/main_0        macrocell26   2888   4828  13033329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033330p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033330  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_2   macrocell23   2886   4826  13033330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033342  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_1   macrocell23   2875   4815  13033342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13033342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033342  RISE       1
\UART_SIG:BUART:pollcount_1\/main_1        macrocell25   2875   4815  13033342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 13033342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033342  RISE       1
\UART_SIG:BUART:pollcount_0\/main_1        macrocell26   2875   4815  13033342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell26   1250   1250  13027174  RISE       1
\UART_SIG:BUART:pollcount_1\/main_4  macrocell25   3510   4760  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell26   1250   1250  13027174  RISE       1
\UART_SIG:BUART:pollcount_0\/main_3  macrocell26   3510   4760  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_state_0\/main_6         macrocell19   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_state_3\/main_6         macrocell21   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_state_0\/main_5         macrocell19   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_state_3\/main_5         macrocell21   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_6       macrocell20   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_state_2\/main_6         macrocell22   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_5       macrocell20   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_state_2\/main_5         macrocell22   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell17   1250   1250  13033553  RISE       1
\UART_SIG:BUART:tx_state_1\/main_5  macrocell14   3354   4604  13033553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell17   1250   1250  13033553  RISE       1
\UART_SIG:BUART:tx_state_2\/main_5  macrocell16   3354   4604  13033553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:txn\/main_6
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033565p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q  macrocell17   1250   1250  13033553  RISE       1
\UART_SIG:BUART:txn\/main_6   macrocell13   3342   4592  13033565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\UART_SIG:BUART:rx_state_0\/main_7         macrocell19   2625   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\UART_SIG:BUART:rx_state_3\/main_7         macrocell21   2625   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_7       macrocell20   2616   4556  13033601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\UART_SIG:BUART:rx_state_2\/main_7         macrocell22   2616   4556  13033601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_1\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_1\/q      macrocell25   1250   1250  13028376  RISE       1
\UART_SIG:BUART:rx_state_0\/main_8  macrocell19   3235   4485  13033672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_1\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13033682p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_1\/q       macrocell25   1250   1250  13028376  RISE       1
\UART_SIG:BUART:rx_status_3\/main_5  macrocell27   3224   4474  13033682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:txn\/q
Path End       : \UART_SIG:BUART:txn\/main_0
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033718p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:txn\/q       macrocell13   1250   1250  13033718  RISE       1
\UART_SIG:BUART:txn\/main_0  macrocell13   3188   4438  13033718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13033807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13031302  RISE       1
\UART_SIG:BUART:rx_status_3\/main_2  macrocell27   3099   4349  13033807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell14   1250   1250  13023414  RISE       1
\UART_SIG:BUART:tx_state_1\/main_0  macrocell14   2928   4178  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell14   1250   1250  13023414  RISE       1
\UART_SIG:BUART:tx_state_2\/main_0  macrocell16   2928   4178  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:txn\/main_1
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033979p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q  macrocell14   1250   1250  13023414  RISE       1
\UART_SIG:BUART:txn\/main_1    macrocell13   2928   4178  13033979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034096p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q         macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_3  macrocell20   2811   4061  13034096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034096p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_state_2\/main_3  macrocell22   2811   4061  13034096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13026623  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_0  macrocell20   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13026623  RISE       1
\UART_SIG:BUART:rx_state_2\/main_0    macrocell22   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_state_0\/main_3  macrocell19   2792   4042  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell21   1250   1250  13026602  RISE       1
\UART_SIG:BUART:rx_state_3\/main_3  macrocell21   2792   4042  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell16   1250   1250  13024060  RISE       1
\UART_SIG:BUART:tx_state_1\/main_3  macrocell14   2790   4040  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell16   1250   1250  13024060  RISE       1
\UART_SIG:BUART:tx_state_2\/main_3  macrocell16   2790   4040  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q         macrocell22   1250   1250  13026628  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_4  macrocell20   2786   4036  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell22   1250   1250  13026628  RISE       1
\UART_SIG:BUART:rx_state_2\/main_4  macrocell22   2786   4036  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:txn\/main_4
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13034128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q  macrocell16   1250   1250  13024060  RISE       1
\UART_SIG:BUART:txn\/main_4    macrocell13   2778   4028  13034128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13026623  RISE       1
\UART_SIG:BUART:rx_state_0\/main_0    macrocell19   2771   4021  13034136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13026623  RISE       1
\UART_SIG:BUART:rx_state_3\/main_0    macrocell21   2771   4021  13034136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell22   1250   1250  13026628  RISE       1
\UART_SIG:BUART:rx_state_0\/main_4  macrocell19   2766   4016  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell22   1250   1250  13026628  RISE       1
\UART_SIG:BUART:rx_state_3\/main_4  macrocell21   2766   4016  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell19   1250   1250  13026799  RISE       1
\UART_SIG:BUART:rx_state_0\/main_1  macrocell19   2595   3845  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell19   1250   1250  13026799  RISE       1
\UART_SIG:BUART:rx_state_3\/main_1  macrocell21   2595   3845  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q         macrocell19   1250   1250  13026799  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_1  macrocell20   2595   3845  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell19   1250   1250  13026799  RISE       1
\UART_SIG:BUART:rx_state_2\/main_1  macrocell22   2595   3845  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell15   1250   1250  13025367  RISE       1
\UART_SIG:BUART:tx_state_0\/main_1  macrocell15   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q      macrocell15   1250   1250  13025367  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_1  macrocell17   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034392p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13025420  RISE       1
\UART_SIG:BUART:tx_state_0\/main_2               macrocell15     3575   3765  13034392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13034392p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13025420  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_2                macrocell17     3575   3765  13034392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_1\/q
Path End       : \UART_SIG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_1\/q       macrocell25   1250   1250  13028376  RISE       1
\UART_SIG:BUART:pollcount_1\/main_2  macrocell25   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_last\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_last\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_last\/q          macrocell28   1250   1250  13034603  RISE       1
\UART_SIG:BUART:rx_state_2\/main_9  macrocell22   2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell17   1250   1250  13033553  RISE       1
\UART_SIG:BUART:tx_state_0\/main_5  macrocell15   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13035163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2994
-------------------------------------   ---- 
End-of-path arrival time (ps)           2994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13035163  RISE       1
\UART_SIG:BUART:tx_state_1\/main_4               macrocell14     2804   2994  13035163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13035163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2994
-------------------------------------   ---- 
End-of-path arrival time (ps)           2994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13035163  RISE       1
\UART_SIG:BUART:tx_state_2\/main_4               macrocell16     2804   2994  13035163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:txn\/main_5
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13035188p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2969
-------------------------------------   ---- 
End-of-path arrival time (ps)           2969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13035163  RISE       1
\UART_SIG:BUART:txn\/main_5                      macrocell13     2779   2969  13035188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13035316p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2840
-------------------------------------   ---- 
End-of-path arrival time (ps)           2840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13025420  RISE       1
\UART_SIG:BUART:tx_state_1\/main_2               macrocell14     2650   2840  13035316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13035316p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2840
-------------------------------------   ---- 
End-of-path arrival time (ps)           2840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13025420  RISE       1
\UART_SIG:BUART:tx_state_2\/main_2               macrocell16     2650   2840  13035316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_status_3\/q
Path End       : \UART_SIG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SIG:BUART:sRX:RxSts\/clock
Path slack     : 13037014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_status_3\/q       macrocell27    1250   1250  13037014  RISE       1
\UART_SIG:BUART:sRX:RxSts\/status_3  statusicell3   2902   4152  13037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

