#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jun 20 17:04:47 2016
# Process ID: 3055
# Current directory: /home/node003/work/proj/spiral/dma/project_1
# Command line: vivado project_1.xpr
# Log file: /home/node003/work/proj/spiral/dma/project_1/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells axi_fft_0]
set_property location {1.5 41 -329} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ahblite_axi_bridge:3.0 ahblite_axi_bridge_0
endgroup
set_property location {0.5 -346 -261} [get_bd_cells ahblite_axi_bridge_0]
create_peripheral user.org user myip 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface s_axi_lite -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
set_property VALUE 512 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces s_axi_lite -of_objects [ipx::find_open_core user.org:user:myip:1.0]]]
add_peripheral_interface m_axi -interface_mode master -axi_type full [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myip:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory /home/node003/work/proj/spiral/dma/ip_repo /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
close_project
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/s_axi_lite]
delete_bd_objs [get_bd_cells ahblite_axi_bridge_0]
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myip_0/m_axi" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets myip_0_m_axi]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
ipx::unload_core /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
close_project
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
close_project
delete_bd_objs [get_bd_cells myip_0]
create_peripheral user.org user myipnew 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S_axi_config -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myipnew:1.0]
add_peripheral_interface M_axi_descriptor -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:myipnew:1.0]
add_peripheral_interface M_axi_hp -interface_mode master -axi_type full [ipx::find_open_core user.org:user:myipnew:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myipnew:1.0]
write_peripheral [ipx::find_open_core user.org:user:myipnew:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:myipnew:1.0 myipnew_0
endgroup
set_property location {1.5 509 -716} [get_bd_cells myipnew_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/S_axi_config]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/M_axi_descriptor]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/M_axi_hp]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets myipnew_0_M_axi_descriptor]
delete_bd_objs [get_bd_intf_nets myipnew_0_M_axi_hp] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/S_axi_config]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myipnew_0/M_axi_descriptor" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myipnew_0/M_axi_descriptor" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/M_axi_hp]
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets myipnew_0_M_axi_hp] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets myipnew_0_M_axi_descriptor] [get_bd_cells myipnew_0]
update_ip_catalog -rebuild -scan_changes
