# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/Modulul_1.v" \
"../../../../lab5.srcs/sources_1/new/Modulul_7.v" \
"../../../../lab5.srcs/sources_1/new/Modulul_2.v" \
"../../../../lab5.srcs/sources_1/new/Modulul_4.v" \
"../../../../lab5.srcs/sources_1/new/Modulul_5.v" \
"../../../../lab5.srcs/sources_1/new/Modulul_3.v" \
"../../../../lab5.srcs/sources_1/new/Modulul_6.v" \
"../../../../lab5.srcs/sources_1/new/Registru_16_biti.v" \
"../../../../lab5.srcs/sources_1/new/Registru_48_biti.v" \
"../../../../lab5.srcs/sources_1/new/Registru_57_biti.v" \
"../../../../lab5.srcs/sources_1/new/Registru_8_biti.v" \
"../../../../lab5.srcs/sources_1/new/Registru_26_biti.v" \
"../../../../lab5.srcs/sources_1/new/Registru_24_biti.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_1_0_0/sim/fp_arithmetic_Modulul_1_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_7_0_0/sim/fp_arithmetic_Modulul_7_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_2_0_0/sim/fp_arithmetic_Modulul_2_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_4_0_0/sim/fp_arithmetic_Modulul_4_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_5_0_0/sim/fp_arithmetic_Modulul_5_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_3_0_0/sim/fp_arithmetic_Modulul_3_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Modulul_6_0_0/sim/fp_arithmetic_Modulul_6_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_16_biti_0_0/sim/fp_arithmetic_Registru_16_biti_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_48_biti_0_0/sim/fp_arithmetic_Registru_48_biti_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_57_biti_0_0/sim/fp_arithmetic_Registru_57_biti_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_16_biti_1_0/sim/fp_arithmetic_Registru_16_biti_1_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_48_biti_1_0/sim/fp_arithmetic_Registru_48_biti_1_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_8_biti_0_0/sim/fp_arithmetic_Registru_8_biti_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_26_biti_0_0/sim/fp_arithmetic_Registru_26_biti_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_8_biti_1_0/sim/fp_arithmetic_Registru_8_biti_1_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_24_biti_0_0/sim/fp_arithmetic_Registru_24_biti_0_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/ip/fp_arithmetic_Registru_8_biti_2_0/sim/fp_arithmetic_Registru_8_biti_2_0.v" \
"../../../../lab5.ip_user_files/bd/fp_arithmetic/sim/fp_arithmetic.v" \
"../../../../lab5.srcs/sources_1/bd/fp_arithmetic/hdl/fp_arithmetic_wrapper.v" \
"../../../../lab5.srcs/sim_1/new/simulare_pt_detoate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
