

================================================================
== Vivado HLS Report for 'execute'
================================================================
* Date:           Sat Oct 20 00:06:18 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hashing
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.81|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    125|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|      77|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      77|    194|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_123_p2            |     +    |      0|  0|  39|          32|           6|
    |tmp_1_fu_112_p2            |   icmp   |      0|  0|  18|          32|           2|
    |tmp_5_fu_134_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_106_p2              |   icmp   |      0|  0|  18|          32|           1|
    |stored_val2_0_s_fu_143_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 125|         129|          73|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_93                   |  15|          3|   32|         96|
    |ap_NS_fsm                              |  21|          4|    1|          4|
    |ap_phi_mux_UnifiedRetVal_phi_fu_97_p6  |   9|          2|   32|         64|
    |key_val_dram_address0                  |  15|          3|    7|         21|
    |val_addr_bram_WEN_A                    |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  69|         14|   76|        193|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_93       |  32|   0|   32|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |key_val_dram_addr_reg_164  |   7|   0|    7|          0|
    |stored_val_reg_174         |  32|   0|   32|          0|
    |tmp_1_reg_160              |   1|   0|    1|          0|
    |tmp_5_reg_180              |   1|   0|    1|          0|
    |tmp_reg_156                |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  77|   0|   77|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    execute    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    execute    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    execute    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    execute    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    execute    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    execute    | return value |
|ap_return              | out |   32| ap_ctrl_hs |    execute    | return value |
|op_type                |  in |   32|   ap_none  |    op_type    |    scalar    |
|hash                   |  in |   32|   ap_none  |      hash     |    scalar    |
|val_addr               |  in |   32|   ap_none  |    val_addr   |    scalar    |
|key_val_dram_address0  | out |    7|  ap_memory |  key_val_dram |     array    |
|key_val_dram_ce0       | out |    1|  ap_memory |  key_val_dram |     array    |
|key_val_dram_we0       | out |    1|  ap_memory |  key_val_dram |     array    |
|key_val_dram_d0        | out |   32|  ap_memory |  key_val_dram |     array    |
|key_val_dram_q0        |  in |   32|  ap_memory |  key_val_dram |     array    |
|key_val_dram_address1  | out |    7|  ap_memory |  key_val_dram |     array    |
|key_val_dram_ce1       | out |    1|  ap_memory |  key_val_dram |     array    |
|key_val_dram_q1        |  in |   32|  ap_memory |  key_val_dram |     array    |
|val_addr_bram_Addr_A   | out |   32|    bram    | val_addr_bram |     array    |
|val_addr_bram_EN_A     | out |    1|    bram    | val_addr_bram |     array    |
|val_addr_bram_WEN_A    | out |    4|    bram    | val_addr_bram |     array    |
|val_addr_bram_Din_A    | out |   32|    bram    | val_addr_bram |     array    |
|val_addr_bram_Dout_A   |  in |   32|    bram    | val_addr_bram |     array    |
|val_addr_bram_Clk_A    | out |    1|    bram    | val_addr_bram |     array    |
|val_addr_bram_Rst_A    | out |    1|    bram    | val_addr_bram |     array    |
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	3  / (tmp)
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 5.81ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %op_type) nounwind, !map !16"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hash) nounwind, !map !22"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %val_addr) nounwind, !map !26"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([80 x i32]* %key_val_dram) nounwind, !map !30"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %val_addr_bram) nounwind, !map !36"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !42"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @execute_str) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val_addr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_addr) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hash_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hash) nounwind"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%op_type_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %op_type) nounwind"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %val_addr_bram, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([80 x i32]* %key_val_dram, [10 x i8]* @p_str24, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind"
ST_1 : Operation 16 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %op_type_read, 1" [hashing/execute.c:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "br i1 %tmp, label %UnifiedReturnBlock, label %1" [hashing/execute.c:9]
ST_1 : Operation 18 [1/1] (2.47ns)   --->   "%tmp_1 = icmp eq i32 %op_type_read, 2" [hashing/execute.c:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %val_addr_read to i64" [hashing/execute.c:15]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%key_val_dram_addr = getelementptr [80 x i32]* %key_val_dram, i64 0, i64 %tmp_2" [hashing/execute.c:15]
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%stored_hash = load i32* %key_val_dram_addr, align 4" [hashing/execute.c:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%tmp_3 = add i32 %val_addr_read, 40" [hashing/execute.c:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %tmp_3 to i64" [hashing/execute.c:16]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%key_val_dram_addr_1 = getelementptr [80 x i32]* %key_val_dram, i64 0, i64 %tmp_4" [hashing/execute.c:16]
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%stored_val = load i32* %key_val_dram_addr_1, align 4" [hashing/execute.c:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

 <State 2> : 5.73ns
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%stored_hash = load i32* %key_val_dram_addr, align 4" [hashing/execute.c:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%stored_val = load i32* %key_val_dram_addr_1, align 4" [hashing/execute.c:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i32 %stored_hash, %hash_read" [hashing/execute.c:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %4" [hashing/execute.c:13]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %._crit_edge1" [hashing/execute.c:18]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %hash_read to i64" [hashing/execute.c:19]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%val_addr_bram_addr = getelementptr [10 x i32]* %val_addr_bram, i64 0, i64 %tmp_s" [hashing/execute.c:19]
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "store i32 -1, i32* %val_addr_bram_addr, align 4" [hashing/execute.c:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "store i32 -1, i32* %key_val_dram_addr, align 4" [hashing/execute.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [hashing/execute.c:21]
ST_2 : Operation 36 [1/1] (1.81ns)   --->   "br label %UnifiedReturnBlock" [hashing/execute.c:23]

 <State 3> : 3.18ns
ST_3 : Operation 37 [1/1] (1.37ns)   --->   "%stored_val2_0_s = select i1 %tmp_5, i32 %stored_val, i32 -1" [hashing/execute.c:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.81ns)   --->   "br label %UnifiedReturnBlock" [hashing/execute.c:38]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i32 [ %stored_val2_0_s, %4 ], [ %stored_val, %._crit_edge1 ], [ -1, %0 ]"
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "ret i32 %UnifiedRetVal" [hashing/execute.c:38]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ op_type]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_val_dram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ val_addr_bram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4          (specbitsmap  ) [ 0000]
StgValue_5          (specbitsmap  ) [ 0000]
StgValue_6          (specbitsmap  ) [ 0000]
StgValue_7          (specbitsmap  ) [ 0000]
StgValue_8          (specbitsmap  ) [ 0000]
StgValue_9          (specbitsmap  ) [ 0000]
StgValue_10         (spectopmodule) [ 0000]
val_addr_read       (read         ) [ 0000]
hash_read           (read         ) [ 0010]
op_type_read        (read         ) [ 0000]
StgValue_14         (specinterface) [ 0000]
StgValue_15         (specinterface) [ 0000]
tmp                 (icmp         ) [ 0111]
StgValue_17         (br           ) [ 0111]
tmp_1               (icmp         ) [ 0011]
tmp_2               (zext         ) [ 0000]
key_val_dram_addr   (getelementptr) [ 0010]
tmp_3               (add          ) [ 0000]
tmp_4               (zext         ) [ 0000]
key_val_dram_addr_1 (getelementptr) [ 0010]
stored_hash         (load         ) [ 0000]
stored_val          (load         ) [ 0111]
tmp_5               (icmp         ) [ 0011]
StgValue_29         (br           ) [ 0000]
StgValue_30         (br           ) [ 0000]
tmp_s               (zext         ) [ 0000]
val_addr_bram_addr  (getelementptr) [ 0000]
StgValue_33         (store        ) [ 0000]
StgValue_34         (store        ) [ 0000]
StgValue_35         (br           ) [ 0000]
StgValue_36         (br           ) [ 0111]
stored_val2_0_s     (select       ) [ 0000]
StgValue_38         (br           ) [ 0000]
UnifiedRetVal       (phi          ) [ 0001]
StgValue_40         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="op_type">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_type"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hash">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_val_dram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_val_dram"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="val_addr_bram">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_addr_bram"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="execute_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="val_addr_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_addr_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="hash_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hash_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="op_type_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_type_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="key_val_dram_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_val_dram_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="3" bw="7" slack="0"/>
<pin id="76" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stored_hash/1 stored_val/1 StgValue_34/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="key_val_dram_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_val_dram_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="val_addr_bram_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr_bram_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_33_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="UnifiedRetVal_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2"/>
<pin id="95" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="UnifiedRetVal_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="32" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="4" bw="1" slack="2"/>
<pin id="103" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="6" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_3_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="stored_val2_0_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stored_val2_0_s/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="hash_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hash_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="2"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="key_val_dram_addr_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="1"/>
<pin id="166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="key_val_dram_addr "/>
</bind>
</comp>

<comp id="169" class="1005" name="key_val_dram_addr_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="key_val_dram_addr_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="stored_val_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stored_val "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_5_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="3"/><net_sink comp="63" pin=3"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="93" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="110"><net_src comp="50" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="38" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="127"><net_src comp="38" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="138"><net_src comp="63" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="153"><net_src comp="44" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="159"><net_src comp="106" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="112" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="56" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="172"><net_src comp="68" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="63" pin=3"/></net>

<net id="177"><net_src comp="63" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="183"><net_src comp="134" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_val_dram | {2 }
	Port: val_addr_bram | {2 }
 - Input state : 
	Port: execute : op_type | {1 }
	Port: execute : hash | {1 }
	Port: execute : val_addr | {1 }
	Port: execute : key_val_dram | {1 2 }
  - Chain level:
	State 1
		StgValue_17 : 1
		key_val_dram_addr : 1
		stored_hash : 2
		tmp_4 : 1
		key_val_dram_addr_1 : 2
		stored_val : 3
	State 2
		tmp_5 : 1
		StgValue_30 : 2
		val_addr_bram_addr : 1
		StgValue_33 : 2
	State 3
		UnifiedRetVal : 1
		StgValue_40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_106        |    0    |    18   |
|   icmp   |       tmp_1_fu_112       |    0    |    18   |
|          |       tmp_5_fu_134       |    0    |    18   |
|----------|--------------------------|---------|---------|
|    add   |       tmp_3_fu_123       |    0    |    39   |
|----------|--------------------------|---------|---------|
|  select  |  stored_val2_0_s_fu_143  |    0    |    32   |
|----------|--------------------------|---------|---------|
|          | val_addr_read_read_fu_38 |    0    |    0    |
|   read   |   hash_read_read_fu_44   |    0    |    0    |
|          |  op_type_read_read_fu_50 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_2_fu_118       |    0    |    0    |
|   zext   |       tmp_4_fu_129       |    0    |    0    |
|          |       tmp_s_fu_139       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   125   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    UnifiedRetVal_reg_93   |   32   |
|     hash_read_reg_150     |   32   |
|key_val_dram_addr_1_reg_169|    7   |
| key_val_dram_addr_reg_164 |    7   |
|     stored_val_reg_174    |   32   |
|       tmp_1_reg_160       |    1   |
|       tmp_5_reg_180       |    1   |
|        tmp_reg_156        |    1   |
+---------------------------+--------+
|           Total           |   113  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_63 |  p3  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   113  |   143  |
+-----------+--------+--------+--------+
