{"Source Block": ["oh/elink/hdl/erx_protocol.v@178:268@HdlStmProcess", "      \n      \n   end // always @ ( posedge rx_lclk_div4 )\n\n   // 2nd cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      rxactive_1 <= rxactive_0;\n      rxalign_1  <= rxalign_0;\n\n      // default pass-throughs\n      ctrlmode_1    <= ctrlmode_0;\n      dstaddr_1     <= dstaddr_0;\n      datamode_1    <= datamode_0;\n      write_1       <= write_0;\n      access_1      <= access_0;\n      data_1[31:16] <= data_0[31:16];\n      stream_1      <= stream_0;\n      \n      case(rxalign_0)\n        3'd7: begin\n           data_1[15:0] <= rx_data_in[63:48];\n           srcaddr_1    <= rx_data_in[47:16];\n        end\n\n        3'd6: begin\n           data_1[23:0] <= rx_data_in[63:40];\n           srcaddr_1   <= rx_data_in[39:8];\n        end\n\n        3'd5: begin\n           data_1       <= rx_data_in[63:32];\n           srcaddr_1    <= rx_data_in[31:0];\n           stream_1     <= rx_frame_par[7] & (rxactive_0 | stream_1);\n        end\n\n        3'd4: begin\n           dstaddr_1[3:0]  <= rx_data_in[63:60];\n           datamode_1      <= rx_data_in[59:58];\n           write_1         <= rx_data_in[57];\n           access_1        <= rx_data_in[56];\n           data_1          <= rx_data_in[55:24];\n           srcaddr_1[31:8] <= rx_data_in[23:0];\n           stream_1        <= rx_frame_par[6] & (rxactive_0 | stream_1);\n        end\n\n        3'd3: begin\n           dstaddr_1[11:0]  <= rx_data_in[63:52];\n           datamode_1       <= rx_data_in[51:50];\n           write_1          <= rx_data_in[49];\n           access_1         <= rx_data_in[48];\n           data_1           <= rx_data_in[47:16];\n           srcaddr_1[31:16] <= rx_data_in[15:0];\n           stream_1         <= rx_frame_par[5] & (rxactive_0 | stream_1);\n        end\n           \n        3'd2: begin\n           dstaddr_1[19:0]  <= rx_data_in[63:44];\n           datamode_1       <= rx_data_in[43:42];\n           write_1          <= rx_data_in[41];\n           access_1         <= rx_data_in[40];\n           data_1           <= rx_data_in[39:8];\n           srcaddr_1[31:24] <= rx_data_in[7:0];\n           stream_1         <= rx_frame_par[4] & (rxactive_0 | stream_1);\n        end\n        \n        3'd1: begin\n           dstaddr_1[27:0]  <= rx_data_in[63:36];\n           datamode_1       <= rx_data_in[35:34];\n           write_1          <= rx_data_in[33];\n           access_1         <= rx_data_in[32];\n           data_1           <= rx_data_in[31:0];\n           stream_1         <= rx_frame_par[3] & (rxactive_0 | stream_1);\n        end\n           \n        3'd0: begin\n           ctrlmode_1       <= rx_data_in[63:60];\n           dstaddr_1[31:0]  <= rx_data_in[59:28];\n           datamode_1       <= rx_data_in[27:26];\n           write_1          <= rx_data_in[25];\n           access_1         <= rx_data_in[24];\n           data_1[31:8]     <= rx_data_in[23:0];\n           stream_1         <= rx_frame_par[2] & (rxactive_0 | stream_1);\n        end\n      endcase\n   end // always @ ( posedge rx_lclk_div4 )\n   \n   // 3rd cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      // default pass-throughs\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[183, "   always @( posedge rx_lclk_div4 ) begin\n"], [185, "      rxactive_1 <= rxactive_0;\n"], [186, "      rxalign_1  <= rxalign_0;\n"], [189, "      ctrlmode_1    <= ctrlmode_0;\n"], [190, "      dstaddr_1     <= dstaddr_0;\n"], [191, "      datamode_1    <= datamode_0;\n"], [192, "      write_1       <= write_0;\n"], [193, "      access_1      <= access_0;\n"], [194, "      data_1[31:16] <= data_0[31:16];\n"], [195, "      stream_1      <= stream_0;\n"]], "Add": [[195, "   always @( posedge rx_lclk_div4 or posedge reset)\n"], [195, "     if(reset)\n"], [195, "       begin\n"], [195, "\t  rxactive_1 <= 1'b0;\t  \n"], [195, "\t  rxalign_1  <= 1'b0; \n"], [195, "\t  access_1   <= 1'b0;\t  \n"], [195, "       end\n"], [195, "     else\n"], [195, "       begin\n"], [195, "\t  rxactive_1 <= rxactive_0;\n"], [195, "\t  rxalign_1  <= rxalign_0;\n"], [195, "\t  ctrlmode_1    <= ctrlmode_0;\n"], [195, "\t  dstaddr_1     <= dstaddr_0;\n"], [195, "\t  datamode_1    <= datamode_0;\n"], [195, "\t  write_1       <= write_0;\n"], [195, "\t  access_1      <= access_0;\n"], [195, "\t  data_1[31:16] <= data_0[31:16];\n"], [195, "\t  stream_1      <= stream_0;\n"]]}}