{
  "rubric_id": "design_two_stage",
  "version": "0.1.0",
  "weights": { "structure": 0.50, "topology_terms": 0.20, "netlist_presence": 0.20, "safety": 0.10 },
  "criteria": [
    {
      "id": "structure",
      "desc": "Describes first stage (diff pair + load) feeding a second gain stage with load at the output.",
      "required": true,
      "section": "Structure",
      "patterns_any": ["first stage", "second stage", "diff pair", "load", "gain stage", "VDD", "output"],
      "min_any": 3,
      "weight": 0.50
    },
    {
      "id": "topology_terms",
      "desc": "Explicitly mentions two-stage / second stage topology.",
      "section": "Topology",
      "patterns_any": ["two-stage", "second stage"],
      "min_any": 1,
      "weight": 0.20
    },
    {
      "id": "netlist_presence",
      "desc": "Provides a SPICE-like netlist in a code block with transistor lines and placeholder W/L.",
      "section": "Netlist",
      "patterns_any": ["```", "M", "W=", "L="],
      "min_any": 3,
      "weight": 0.20
    },
    {
      "id": "safety",
      "desc": "Avoids cascode-only claims without a second stage.",
      "anti_patterns": ["cascode", "cascoded"],
      "weight": 0.10
    }
  ],
  "scoring": { "hallucination_penalty": 0.15, "min_pass": 0.70 }
}

