add wave  \
-unsigned \
sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PCLK 
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PRESETn \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PADDR \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PSEL \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PENABLE \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PWRITE \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PWDATA \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PREADY \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PRDATA \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/PSLVERR
#
#add wave \
#-unsigned \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/DPHASE_EN
#
#add wave \
#-analog-step \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/DPHASE
#
#add wave \
#-unsigned \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/s_dphase \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/s_dout \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/s_dphase_en \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/c_ADDR_CTRL \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/c_ADDR_STAT \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/c_ADDR_DPHA \
#sim:/testbench/Teton_0/FSK_TX_APB_IF_0/c_DEFAULT_DPHA
#
