INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/tb/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
