#ifndef _SPI_H_INCLUDED
#define _SPI_H_INCLUDED

#include <Arduino.h>
#include "stm32_gpio_af.h"

// SPI_HAS_TRANSACTION means SPI has
//   - beginTransaction()
//   - endTransaction()
//   - usingInterrupt()
//   - SPISetting(clock, bitOrder, dataMode)
#define SPI_HAS_TRANSACTION 1

// SPI_HAS_EXTENDED_CS_PIN_HANDLING means SPI has automatic
// CS pin handling and provides the following methods:
//   - begin(pin)
//   - end(pin)
//   - setBitOrder(pin, bitorder)
//   - setDataMode(pin, datamode)
//   - setClockDivider(pin, clockdiv)
//   - transfer(pin, data, SPI_LAST/SPI_CONTINUE)
//   - beginTransaction(pin, SPISettings settings) (if transactions are available)
// #define SPI_HAS_EXTENDED_CS_PIN_HANDLING 1

// For compatibility with sketches designed for AVR @ 16 MHz
// need to go from 64MHz to 16 (/4)
// New programs should use SPI.beginTransaction to set the SPI clock
#define SPI_CLOCK_DIV2	 2
#define SPI_CLOCK_DIV4	 4
#define SPI_CLOCK_DIV8	 8
#define SPI_CLOCK_DIV16	 16
#define SPI_CLOCK_DIV32	 32
#define SPI_CLOCK_DIV64	 64
#define SPI_CLOCK_DIV128 128

#define SPI_MODE0 0x00
#define SPI_MODE1 0x01
#define SPI_MODE2 0x02
#define SPI_MODE3 0x03

/*
 * Auxiliary macros to derive several names from the same values
 * They derive the name of the DMA Controller+Stream/Channel and the name of the IRQ line
 * corresponding to that name.
 * Also derive the name of ISRs.
 */
	#define _SPIx_DMA(a) DMA##a
	#define SPIx_DMA(a) _SPIx_DMA(a)
	#define _SPIx_DMA_IRQn(a) DMA##a##_IRQn
	#define SPIx_DMA_IRQn(a) _SPIx_DMA_IRQn(a)
	#define _SPI_DMA_IRQHandler(a) DMA##a##_IRQHandler
	#define SPI_DMA_IRQHandler(a) _SPI_DMA_IRQHandler(a)

	#define _SPISetDmaIRQ(a) HAL_NVIC_SetPriority(SPIx_DMA_IRQn(a##_StreamTX), 0, 0); \
							HAL_NVIC_SetPriority(SPIx_DMA_IRQn(a##_StreamRX), 0, 0); \
							HAL_NVIC_EnableIRQ(SPIx_DMA_IRQn(a##_StreamTX)); \
							HAL_NVIC_EnableIRQ(SPIx_DMA_IRQn(a##_StreamRX));

/*
 * MCU specific values, used by the macros above.
 */

#ifdef STM32F0
#endif
#ifdef STM32F1
    #define SPI1_StreamTX 1_Channel3
    #define SPI1_StreamRX 1_Channel2
    #define SPI1_ChannelTX 0
    #define SPI1_ChannelRX 0
    #define SPI2_StreamTX 1_Channel5
    #define SPI2_StreamRX 1_Channel4
    #define SPI2_ChannelTX 0
    #define SPI2_ChannelRX 0
    #define SPI3_StreamTX 2_Channel2
    #define SPI3_StreamRX 2_Channel1
    #define SPI3_ChannelTX 0
    #define SPI3_ChannelRX 0

	#define _DMA_Instance_Type DMA_Channel_TypeDef

	/*
	 * These settings are not possible for F1, L1, F3 series
	 * So we define them to nothing. We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan)
	#define _SPISetDMAFIFO(hdma_handler)

#endif
#ifdef STM32F2
    #define SPI1_StreamTX 2_Stream3
    #define SPI1_StreamRX 2_Stream0
    #define SPI1_ChannelTX DMA_CHANNEL_3
    #define SPI1_ChannelRX DMA_CHANNEL_3
    #define SPI2_StreamTX 1_Stream4
    #define SPI2_StreamRX 1_Stream3
    #define SPI2_ChannelTX DMA_CHANNEL_0
    #define SPI2_ChannelRX DMA_CHANNEL_0
    #define SPI3_StreamTX 1_Stream5
    #define SPI3_StreamRX 1_Stream0
    #define SPI3_ChannelTX DMA_CHANNEL_0
    #define SPI3_ChannelRX DMA_CHANNEL_0

	/*
	 * These settings below are only possible for F2, F4, F7 and L4 series
	 * We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define _DMA_Instance_Type DMA_Stream_TypeDef
	#define	_SPISetDMAChannel(hdma_handler,chan) hdma_handler.Init.Channel = chan

	#define _SPISetDMAFIFO(hdma_handler)	do { hdma_handler.Init.FIFOMode = DMA_FIFOMODE_DISABLE; \
								hdma_handler.Init.FIFOMode = DMA_FIFOMODE_ENABLE; \
								hdma_handler.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL; \
								hdma_handler.Init.MemBurst = DMA_MBURST_SINGLE; \
								hdma_handler.Init.PeriphBurst = DMA_PBURST_SINGLE; } while (0)

#endif
#ifdef STM32F3
    #define SPI1_StreamTX 1_Channel3
    #define SPI1_StreamRX 1_Channel2
    #define SPI1_ChannelTX 0
    #define SPI1_ChannelRX 0
    #define SPI2_StreamTX 1_Channel5
    #define SPI2_StreamRX 1_Channel4
    #define SPI2_ChannelTX 0
    #define SPI2_ChannelRX 0
    #define SPI3_StreamTX 2_Channel2
    #define SPI3_StreamRX 2_Channel1
    #define SPI3_ChannelTX 0
    #define SPI3_ChannelRX 0
    #define SPI4_StreamTX 2_Channel5
    #define SPI4_StreamRX 2_Channel4
    #define SPI4_ChannelTX 0
    #define SPI4_ChannelRX 0

	#define _DMA_Instance_Type DMA_Channel_TypeDef

	/*
	 * These settings are not possible for F1, L1, F3 series
	 * So we define them to nothing. We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan)
	#define _SPISetDMAFIFO(hdma_handler)

#endif
#ifdef STM32F4
    #define SPI1_StreamTX 2_Stream3
    #define SPI1_StreamRX 2_Stream0
    #define SPI1_ChannelTX DMA_CHANNEL_3
    #define SPI1_ChannelRX DMA_CHANNEL_3
    #define SPI2_StreamTX 1_Stream4
    #define SPI2_StreamRX 1_Stream3
    #define SPI2_ChannelTX DMA_CHANNEL_0
    #define SPI2_ChannelRX DMA_CHANNEL_0
    #define SPI3_StreamTX 1_Stream5
    #define SPI3_StreamRX 1_Stream0
    #define SPI3_ChannelTX DMA_CHANNEL_0
    #define SPI3_ChannelRX DMA_CHANNEL_0

	#define _DMA_Instance_Type DMA_Stream_TypeDef

	/*
	 * These settings below are only possible for F2, F4, F7 and L4 series
	 * We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan) hdma_handler.Init.Channel = chan

	#define _SPISetDMAFIFO(hdma_handler)	do { hdma_handler.Init.FIFOMode = DMA_FIFOMODE_DISABLE; \
								hdma_handler.Init.FIFOMode = DMA_FIFOMODE_ENABLE; \
								hdma_handler.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL; \
								hdma_handler.Init.MemBurst = DMA_MBURST_SINGLE; \
								hdma_handler.Init.PeriphBurst = DMA_PBURST_SINGLE; } while (0)

	#define _SPISetDmaIRQ(a) HAL_NVIC_SetPriority(SPIx_DMA_IRQn(a##_StreamTX), 0, 0); \
							HAL_NVIC_SetPriority(SPIx_DMA_IRQn(a##_StreamRX), 0, 0); \
							HAL_NVIC_EnableIRQ(SPIx_DMA_IRQn(a##_StreamTX)); \
							HAL_NVIC_EnableIRQ(SPIx_DMA_IRQn(a##_StreamRX));
#endif
#ifdef STM32F7
    #define SPI1_StreamTX 2_Stream3
    #define SPI1_StreamRX 2_Stream0
    #define SPI1_ChannelTX DMA_CHANNEL_3
    #define SPI1_ChannelRX DMA_CHANNEL_3
    #define SPI2_StreamTX 1_Stream4
    #define SPI2_StreamRX 1_Stream3
    #define SPI2_ChannelTX DMA_CHANNEL_0
    #define SPI2_ChannelRX DMA_CHANNEL_0
    #define SPI3_StreamTX 1_Stream5
    #define SPI3_StreamRX 1_Stream0
    #define SPI3_ChannelTX DMA_CHANNEL_0
    #define SPI3_ChannelRX DMA_CHANNEL_0

	#define _DMA_Instance_Type DMA_Stream_TypeDef

	/*
	 * These settings below are only possible for F2, F4, F7 and L4 series
	 * We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan) hdma_handler.Init.Channel = chan

	#define _SPISetDMAFIFO(hdma_handler)	do { hdma_handler.Init.FIFOMode = DMA_FIFOMODE_DISABLE; \
								hdma_handler.Init.FIFOMode = DMA_FIFOMODE_ENABLE; \
								hdma_handler.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL; \
								hdma_handler.Init.MemBurst = DMA_MBURST_SINGLE; \
								hdma_handler.Init.PeriphBurst = DMA_PBURST_SINGLE; } while (0)

	#define _SPISetDmaIRQ(a) HAL_NVIC_SetPriority(SPIx_DMA_IRQn(a##_StreamTX), 0, 0); \
							HAL_NVIC_SetPriority(SPIx_DMA_IRQn(a##_StreamRX), 0, 0); \
							HAL_NVIC_EnableIRQ(SPIx_DMA_IRQn(a##_StreamTX)); \
							HAL_NVIC_EnableIRQ(SPIx_DMA_IRQn(a##_StreamRX));
#endif
#ifdef STM32L0
    #define SPI1_StreamTX 1_Channel3
    #define SPI1_StreamRX 1_Channel2
    #define SPI1_ChannelTX DMA_REQUEST_1
    #define SPI1_ChannelRX DMA_REQUEST_1
	#define SPI2_StreamTX 1_Channel5
    #define SPI2_StreamRX 1_Channel4
    #define SPI2_ChannelTX DMA_REQUEST_2
    #define SPI2_ChannelRX DMA_REQUEST_2

	#define _DMA_Instance_Type DMA_Channel_TypeDef

	/*
	 * These settings are not possible for F1, L1, F3 series
	 * So we define them to nothing. We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan)
	#define _SPISetDMAFIFO(hdma_handler)

#endif
#ifdef STM32L1
    #define SPI1_StreamTX 1_Channel3
    #define SPI1_StreamRX 1_Channel2
    #define SPI1_ChannelTX 0
    #define SPI1_ChannelRX 0
    #define SPI2_StreamTX 1_Channel5
    #define SPI2_StreamRX 1_Channel4
    #define SPI2_ChannelTX 0
    #define SPI2_ChannelRX 0
    #define SPI3_StreamTX 2_Channel2
    #define SPI3_StreamRX 2_Channel1
    #define SPI3_ChannelTX 0
    #define SPI3_ChannelRX 0

	#define _DMA_Instance_Type DMA_Channel_TypeDef

	/*
	 * These settings are not possible for F1, L1, F3 series
	 * So we define them to nothing. We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan)
	#define _SPISetDMAFIFO(hdma_handler)

#endif
#ifdef STM32L4
    #define SPI1_StreamTX 1_Channel3
    #define SPI1_StreamRX 1_Channel2
    #define SPI1_ChannelTX DMA_REQUEST_1
    #define SPI1_ChannelRX DMA_REQUEST_1
    #define SPI2_StreamTX 1_Channel5
    #define SPI2_StreamRX 1_Channel4
    #define SPI2_ChannelTX DMA_REQUEST_1
    #define SPI2_ChannelRX DMA_REQUEST_1
    #define SPI3_StreamTX 2_Channel2
    #define SPI3_StreamRX 2_Channel1
    #define SPI3_ChannelTX DMA_REQUEST_3
    #define SPI3_ChannelRX DMA_REQUEST_3

	#define _DMA_Instance_Type DMA_Channel_TypeDef

	/*
	 * These settings are not possible for F1, L1, F3 series
	 * So we define them to nothing. We should move these to a single block
	 * for all the series that are compatible.
	 */
	#define	_SPISetDMAChannel(hdma_handler,chan) hdma_handler.Init.Request = chan
	#define _SPISetDMAFIFO(hdma_handler)
#endif

static uint8_t spi_ff_buffer = 0XFF;

class SPISettings {
  public:
    SPISettings(uint32_t clock, uint8_t bitOrder, uint8_t dataMode): clock(clock), bitOrder(bitOrder), dataMode(dataMode) {};
    SPISettings(): clock(0), bitOrder(0), dataMode(0) {};
    //init(4000000, MSBFIRST, SPI_MODE0);

    uint32_t clock;
    uint8_t bitOrder;
    uint8_t dataMode;
};



class SPIClass {
  public:
    SPIClass(SPI_TypeDef *instance) {
    	spiHandle.Instance = instance;
    };
    SPIClass(SPI_TypeDef *instance, uint8_t mosi, uint8_t miso, uint8_t sck) {
		spiHandle.Instance = instance;

		stm32SetMOSI(mosi);
		stm32SetMISO(miso);
		stm32SetSCK(sck);
	};

    void stm32SetMOSI(uint8_t mosi);
    void stm32SetMISO(uint8_t miso);
    void stm32SetSCK(uint8_t sck);
    void stm32SetInstance(SPI_TypeDef *instance);

    void begin();
    void end();

    void beginTransaction(SPISettings settings);
	void endTransaction();

	void setBitOrder(uint8_t);
	void setDataMode(uint8_t);
	void setClockDivider(uint8_t);

    uint8_t transfer(uint8_t data);
    uint16_t transfer16(uint16_t data);
    void transfer(uint8_t *buf, size_t count);
	uint8_t dmaTransfer(uint8_t *transmitBuf, uint8_t *receiveBuf, uint16_t length);
	uint8_t dmaSend(uint8_t *transmitBuf, uint16_t length, bool minc = 1);


	void _spi_TX_Callback (){ HAL_DMA_IRQHandler(&hdma_spi_tx); }
	void _spi_RX_Callback (){ HAL_DMA_IRQHandler(&hdma_spi_rx); }

  private:
    uint32_t apb_freq = 0;

    SPISettings settings = {};

    SPI_HandleTypeDef spiHandle = {};
    DMA_HandleTypeDef hdma_spi_rx = {};
    DMA_HandleTypeDef hdma_spi_tx = {};

    GPIO_TypeDef *mosiPort = NULL;
    uint32_t mosiPin = 0;
    GPIO_TypeDef *misoPort = NULL;
    uint32_t misoPin = 0;
    GPIO_TypeDef *sckPort = NULL;
    uint32_t sckPin = 0;
};

inline uint8_t SPIClass::transfer(uint8_t data) {
	while(__HAL_SPI_GET_FLAG(&spiHandle, SPI_FLAG_TXE) == RESET);
	*(volatile uint8_t*)&spiHandle.Instance->DR = data;
	while(__HAL_SPI_GET_FLAG(&spiHandle, SPI_FLAG_TXE) == RESET);
	while(__HAL_SPI_GET_FLAG(&spiHandle, SPI_FLAG_BSY) != RESET);
	while(__HAL_SPI_GET_FLAG(&spiHandle, SPI_FLAG_RXNE) == RESET);
	//while(__HAL_SPI_GET_FLAG(&spiHandle, SPI_FLAG_RXNE) == RESET);
	//while(__HAL_SPI_GET_FLAG(&spiHandle, SPI_FLAG_BSY) == SET);

	return *(volatile uint8_t*)&spiHandle.Instance->DR;

	/*
	if (HAL_SPI_TransmitReceive(&spiHandle, &data, &data, 1, 1000) != HAL_OK) {
		return 0;
	}
	return data;
	*/
}
inline uint16_t SPIClass::transfer16(uint16_t data) {
	if (HAL_SPI_TransmitReceive(&spiHandle, (uint8_t*)&data, (uint8_t*)&data, 2, 1000) != HAL_OK) {
		return 0;
	}
	return data;
}

inline void SPIClass::transfer(uint8_t *buf, size_t count) {
	HAL_SPI_TransmitReceive(&spiHandle, buf, buf, count, 1000);
}

#ifdef SPI1
	static void (*_spi1_this);
//	void SPI_DMA_IRQHandler(SPI1_StreamTX)(void);
//	void SPI_DMA_IRQHandler(SPI1_StreamRX)(void);
#endif
#ifdef SPI2
	static void (*_spi2_this);
//	void SPI_DMA_IRQHandler(SPI2_StreamTX)(void);
//	void SPI_DMA_IRQHandler(SPI2_StreamRX)(void);
#endif
#ifdef SPI3
	static void (*_spi3_this);
//	void SPI_DMA_IRQHandler(SPI3_StreamTX)(void);
//	void SPI_DMA_IRQHandler(SPI3_StreamRX)(void);
#endif
#ifdef SPI4
	static void (*_spi4_this);
#endif


extern SPIClass SPI;

#endif
