{
    "code": "module mux_2to1_8bit (\n    input logic clk,\n    input logic rst_n,\n    input logic sel,\n    input logic [7:0] in0,\n    input logic [7:0] in1,\n    output logic [7:0] out\n);\n\n    always @(*) begin\n        if (sel)\n            out = in1;\n        else\n            out = in0;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}