--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 676 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.547ns.
--------------------------------------------------------------------------------
Slack:                  16.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_1 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_1 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_1
    SLICE_X12Y28.A5      net (fanout=2)        0.465   M_counter2_q[1]
    SLICE_X12Y28.COUT    Topcya                0.474   M_counter2_q[4]
                                                       Maccum_M_counter2_q_lut<1>_INV_0
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.859ns logic, 1.637ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_5 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_5 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_5
    SLICE_X12Y29.A5      net (fanout=2)        0.465   M_counter2_q[5]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter2_q[8]
                                                       M_counter2_q[5]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.766ns logic, 1.634ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_1 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_1 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_1
    SLICE_X12Y28.A5      net (fanout=2)        0.465   M_counter2_q[1]
    SLICE_X12Y28.COUT    Topcya                0.474   M_counter2_q[4]
                                                       Maccum_M_counter2_q_lut<1>_INV_0
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.898ns logic, 1.485ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  16.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_1 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_1 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_1
    SLICE_X12Y28.A5      net (fanout=2)        0.465   M_counter2_q[1]
    SLICE_X12Y28.COUT    Topcya                0.474   M_counter2_q[4]
                                                       Maccum_M_counter2_q_lut<1>_INV_0
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.857ns logic, 1.493ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  16.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_26_1 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.687 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_26_1 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.525   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    SLICE_X12Y34.B3      net (fanout=2)        1.132   M_counter2_q_26_1
    SLICE_X12Y34.DMUX    Topbd                 0.695   M_counter2_q[28]
                                                       M_counter2_q_26_1_rt.1
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.334ns logic, 2.002ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_4 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_4 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_4
    SLICE_X12Y28.D5      net (fanout=2)        0.457   M_counter2_q[4]
    SLICE_X12Y28.COUT    Topcyd                0.312   M_counter2_q[4]
                                                       M_counter2_q[4]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.697ns logic, 1.629ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  16.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_9 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_9 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter2_q[12]
                                                       M_counter2_q_9
    SLICE_X12Y30.A5      net (fanout=2)        0.465   M_counter2_q[9]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter2_q[12]
                                                       M_counter2_q[9]_rt.1
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.673ns logic, 1.631ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  16.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_26_1 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.687 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_26_1 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.525   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    SLICE_X12Y34.B3      net (fanout=2)        1.132   M_counter2_q_26_1
    SLICE_X12Y34.CMUX    Topbc                 0.650   M_counter2_q[28]
                                                       M_counter2_q_26_1_rt.1
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.289ns logic, 2.010ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_5 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_5 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_5
    SLICE_X12Y29.A5      net (fanout=2)        0.465   M_counter2_q[5]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter2_q[8]
                                                       M_counter2_q[5]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.805ns logic, 1.482ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  16.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_5 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_5 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_5
    SLICE_X12Y29.A5      net (fanout=2)        0.465   M_counter2_q[5]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter2_q[8]
                                                       M_counter2_q[5]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.764ns logic, 1.490ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  16.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_2 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_2 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_2
    SLICE_X12Y28.B5      net (fanout=2)        0.224   M_counter2_q[2]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_counter2_q[4]
                                                       M_counter2_q[2]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.868ns logic, 1.396ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  16.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_8 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_8 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_8
    SLICE_X12Y29.D5      net (fanout=2)        0.457   M_counter2_q[8]
    SLICE_X12Y29.COUT    Topcyd                0.312   M_counter2_q[8]
                                                       M_counter2_q[8]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.604ns logic, 1.626ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  16.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_4 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_4 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_4
    SLICE_X12Y28.D5      net (fanout=2)        0.457   M_counter2_q[4]
    SLICE_X12Y28.COUT    Topcyd                0.312   M_counter2_q[4]
                                                       M_counter2_q[4]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (1.736ns logic, 1.477ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  16.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_13 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.208ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_13 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_counter2_q[16]
                                                       M_counter2_q_13
    SLICE_X12Y31.A5      net (fanout=2)        0.465   M_counter2_q[13]
    SLICE_X12Y31.COUT    Topcya                0.474   M_counter2_q[16]
                                                       M_counter2_q[13]_rt.1
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (1.580ns logic, 1.628ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  16.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_26_1 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_26_1 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.525   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    SLICE_X12Y34.B3      net (fanout=2)        1.132   M_counter2_q_26_1
    SLICE_X12Y34.BMUX    Topbb                 0.464   M_counter2_q[28]
                                                       M_counter2_q_26_1_rt.1
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (1.074ns logic, 2.154ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_9 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_9 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter2_q[12]
                                                       M_counter2_q_9
    SLICE_X12Y30.A5      net (fanout=2)        0.465   M_counter2_q[9]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter2_q[12]
                                                       M_counter2_q[9]_rt.1
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.712ns logic, 1.479ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  16.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_4 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_4 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_4
    SLICE_X12Y28.D5      net (fanout=2)        0.457   M_counter2_q[4]
    SLICE_X12Y28.COUT    Topcyd                0.312   M_counter2_q[4]
                                                       M_counter2_q[4]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.695ns logic, 1.485ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  16.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_9 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_9 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter2_q[12]
                                                       M_counter2_q_9
    SLICE_X12Y30.A5      net (fanout=2)        0.465   M_counter2_q[9]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter2_q[12]
                                                       M_counter2_q[9]_rt.1
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.671ns logic, 1.487ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_6 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_6 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_6
    SLICE_X12Y29.B5      net (fanout=2)        0.224   M_counter2_q[6]
    SLICE_X12Y29.COUT    Topcyb                0.483   M_counter2_q[8]
                                                       M_counter2_q[6]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (1.775ns logic, 1.393ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  16.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_2 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_2 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_2
    SLICE_X12Y28.B5      net (fanout=2)        0.224   M_counter2_q[2]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_counter2_q[4]
                                                       M_counter2_q[2]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.907ns logic, 1.244ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  16.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_12 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_12 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   M_counter2_q[12]
                                                       M_counter2_q_12
    SLICE_X12Y30.D5      net (fanout=2)        0.457   M_counter2_q[12]
    SLICE_X12Y30.COUT    Topcyd                0.312   M_counter2_q[12]
                                                       M_counter2_q[12]_rt.1
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.511ns logic, 1.623ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  16.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_8 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_8 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_8
    SLICE_X12Y29.D5      net (fanout=2)        0.457   M_counter2_q[8]
    SLICE_X12Y29.COUT    Topcyd                0.312   M_counter2_q[8]
                                                       M_counter2_q[8]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.643ns logic, 1.474ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_2 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_2 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_2
    SLICE_X12Y28.B5      net (fanout=2)        0.224   M_counter2_q[2]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_counter2_q[4]
                                                       M_counter2_q[2]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.866ns logic, 1.252ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack:                  16.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_3 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_3 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.525   M_counter2_q[4]
                                                       M_counter2_q_3
    SLICE_X12Y28.C5      net (fanout=2)        0.226   M_counter2_q[3]
    SLICE_X12Y28.COUT    Topcyc                0.328   M_counter2_q[4]
                                                       M_counter2_q[3]_rt.1
                                                       Maccum_M_counter2_q_cy<4>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[4]
    SLICE_X12Y29.COUT    Tbyp                  0.093   M_counter2_q[8]
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.713ns logic, 1.398ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  16.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_13 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_13 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_counter2_q[16]
                                                       M_counter2_q_13
    SLICE_X12Y31.A5      net (fanout=2)        0.465   M_counter2_q[13]
    SLICE_X12Y31.COUT    Topcya                0.474   M_counter2_q[16]
                                                       M_counter2_q[13]_rt.1
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.619ns logic, 1.476ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  16.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_8 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_8 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_8
    SLICE_X12Y29.D5      net (fanout=2)        0.457   M_counter2_q[8]
    SLICE_X12Y29.COUT    Topcyd                0.312   M_counter2_q[8]
                                                       M_counter2_q[8]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (1.602ns logic, 1.482ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_13 (FF)
  Destination:          M_counter2_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_13 to M_counter2_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_counter2_q[16]
                                                       M_counter2_q_13
    SLICE_X12Y31.A5      net (fanout=2)        0.465   M_counter2_q[13]
    SLICE_X12Y31.COUT    Topcya                0.474   M_counter2_q[16]
                                                       M_counter2_q[13]_rt.1
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.DX      net (fanout=1)        0.878   Result[27]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.578ns logic, 1.484ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  16.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_10 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_10 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   M_counter2_q[12]
                                                       M_counter2_q_10
    SLICE_X12Y30.B5      net (fanout=2)        0.224   M_counter2_q[10]
    SLICE_X12Y30.COUT    Topcyb                0.483   M_counter2_q[12]
                                                       M_counter2_q[10]_rt.1
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (1.682ns logic, 1.390ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  16.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_6 (FF)
  Destination:          M_counter2_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_6 to M_counter2_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   M_counter2_q[8]
                                                       M_counter2_q_6
    SLICE_X12Y29.B5      net (fanout=2)        0.224   M_counter2_q[6]
    SLICE_X12Y29.COUT    Topcyb                0.483   M_counter2_q[8]
                                                       M_counter2_q[6]_rt.1
                                                       Maccum_M_counter2_q_cy<8>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[8]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter2_q[12]
                                                       Maccum_M_counter2_q_cy<12>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[12]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter2_q[16]
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X13Y34.AX      net (fanout=1)        0.870   Result[28]
    SLICE_X13Y34.CLK     Tdick                 0.114   M_counter2_q_27_1
                                                       M_counter2_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.814ns logic, 1.241ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  16.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter2_q_16 (FF)
  Destination:          M_counter2_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter2_q_16 to M_counter2_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_counter2_q[16]
                                                       M_counter2_q_16
    SLICE_X12Y31.D5      net (fanout=2)        0.457   M_counter2_q[16]
    SLICE_X12Y31.COUT    Topcyd                0.312   M_counter2_q[16]
                                                       M_counter2_q[16]_rt.1
                                                       Maccum_M_counter2_q_cy<16>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Maccum_M_counter2_q_cy[16]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter2_q[20]
                                                       Maccum_M_counter2_q_cy<20>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[20]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter2_q[24]
                                                       Maccum_M_counter2_q_cy<24>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Maccum_M_counter2_q_cy[24]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   M_counter2_q[28]
                                                       Maccum_M_counter2_q_cy<28>
    SLICE_X12Y26.DX      net (fanout=1)        1.022   Result[26]
    SLICE_X12Y26.CLK     Tdick                 0.085   M_counter2_q_26_1
                                                       M_counter2_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (1.418ns logic, 1.620ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[4]/CLK
  Logical resource: M_counter2_q_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[4]/CLK
  Logical resource: M_counter2_q_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[4]/CLK
  Logical resource: M_counter2_q_3/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[4]/CLK
  Logical resource: M_counter2_q_4/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[8]/CLK
  Logical resource: M_counter2_q_5/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[8]/CLK
  Logical resource: M_counter2_q_6/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[8]/CLK
  Logical resource: M_counter2_q_7/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[8]/CLK
  Logical resource: M_counter2_q_8/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[12]/CLK
  Logical resource: M_counter2_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[12]/CLK
  Logical resource: M_counter2_q_10/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[12]/CLK
  Logical resource: M_counter2_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[12]/CLK
  Logical resource: M_counter2_q_12/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[16]/CLK
  Logical resource: M_counter2_q_13/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[16]/CLK
  Logical resource: M_counter2_q_14/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[16]/CLK
  Logical resource: M_counter2_q_15/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[16]/CLK
  Logical resource: M_counter2_q_16/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[20]/CLK
  Logical resource: M_counter2_q_17/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[20]/CLK
  Logical resource: M_counter2_q_18/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[20]/CLK
  Logical resource: M_counter2_q_19/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[20]/CLK
  Logical resource: M_counter2_q_20/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[24]/CLK
  Logical resource: M_counter2_q_21/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[24]/CLK
  Logical resource: M_counter2_q_22/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[24]/CLK
  Logical resource: M_counter2_q_23/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[24]/CLK
  Logical resource: M_counter2_q_24/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[28]/CLK
  Logical resource: M_counter2_q_25/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[28]/CLK
  Logical resource: M_counter2_q_26/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[28]/CLK
  Logical resource: M_counter2_q_27/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[28]/CLK
  Logical resource: M_counter2_q_28/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_q[32]/CLK
  Logical resource: M_counter2_q_29/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.547|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 676 paths, 0 nets, and 99 connections

Design statistics:
   Minimum period:   3.547ns{1}   (Maximum frequency: 281.928MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 20 21:57:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



