

================================================================
== Vitis HLS Report for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:04:55 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      153|  10.000 ns|  0.765 us|    2|  153|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      151|        26|          2|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 29 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 30 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 31 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 32 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 33 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17"   --->   Operation 37 'read' 'trunc_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound"   --->   Operation 38 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j2"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j1_15 = load i32 %j1"   --->   Operation 46 'load' 'j1_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m1_10 = load i32 %m1"   --->   Operation 47 'load' 'm1_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten"   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i32 %m1_10"   --->   Operation 49 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1027_17 = trunc i32 %j1_15"   --->   Operation 50 'trunc' 'trunc_ln1027_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%add40 = add i6 %trunc_ln1027_17, i6 %trunc_ln1027"   --->   Operation 51 'add' 'add40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read"   --->   Operation 52 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.98ns)   --->   "%add_ln1027 = add i14 %indvar_flatten_load, i14 1"   --->   Operation 53 'add' 'add_ln1027' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit129.exitStub"   --->   Operation 54 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k2_load = load i7 %k2" [src/fft.cpp:22]   --->   Operation 55 'load' 'k2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.11ns)   --->   "%icmp_ln50 = icmp_ult  i32 %j1_15, i32 7" [src/fft.cpp:50]   --->   Operation 56 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.20ns)   --->   "%j1_16 = add i32 %j1_15, i32 1" [src/fft.cpp:52]   --->   Operation 57 'add' 'j1_16' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.11ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j1_15, i32 7" [src/fft.cpp:54]   --->   Operation 58 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.20ns)   --->   "%add_ln57 = add i32 %m1_10, i32 16" [src/fft.cpp:57]   --->   Operation 59 'add' 'add_ln57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node j1_18)   --->   "%j1_17 = select i1 %icmp_ln54, i32 0, i32 %j1_15" [src/fft.cpp:54]   --->   Operation 60 'select' 'j1_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m1_12)   --->   "%m1_11 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_10" [src/fft.cpp:54]   --->   Operation 61 'select' 'm1_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_18 = select i1 %icmp_ln50, i32 %j1_16, i32 %j1_17" [src/fft.cpp:50]   --->   Operation 62 'select' 'j1_18' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_12 = select i1 %icmp_ln50, i32 %m1_10, i32 %m1_11" [src/fft.cpp:50]   --->   Operation 63 'select' 'm1_12' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.86ns)   --->   "%icmp_ln1027_8 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read"   --->   Operation 64 'icmp' 'icmp_ln1027_8' <Predicate = (!icmp_ln1027)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.52ns)   --->   "%select_ln1027_12 = select i1 %icmp_ln1027_8, i32 %j1_18, i32 %j1_15"   --->   Operation 65 'select' 'select_ln1027_12' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1027_18 = trunc i32 %select_ln1027_12"   --->   Operation 66 'trunc' 'trunc_ln1027_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1027_19 = trunc i32 %m1_12"   --->   Operation 67 'trunc' 'trunc_ln1027_19' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1027_20 = trunc i32 %j1_18"   --->   Operation 68 'trunc' 'trunc_ln1027_20' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%add40_mid1 = add i6 %trunc_ln1027_20, i6 %trunc_ln1027_19"   --->   Operation 69 'add' 'add40_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.52ns)   --->   "%select_ln1027_14 = select i1 %icmp_ln1027_8, i32 %m1_12, i32 %m1_10"   --->   Operation 70 'select' 'select_ln1027_14' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %k2_load, i7 1" [src/fft.cpp:22]   --->   Operation 71 'add' 'add_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%k2_5 = select i1 %icmp_ln1027_8, i7 1, i7 %add_ln22" [src/fft.cpp:22]   --->   Operation 72 'select' 'k2_5' <Predicate = (!icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten" [src/fft.cpp:22]   --->   Operation 73 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 74 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_14, i32 %m1" [src/fft.cpp:22]   --->   Operation 74 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_12, i32 %j1" [src/fft.cpp:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln22 = store i7 %k2_5, i7 %k2" [src/fft.cpp:22]   --->   Operation 76 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j2_load = load i32 %j2"   --->   Operation 77 'load' 'j2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_8)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2"   --->   Operation 78 'load' 'm2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.52ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_8, i32 0, i32 %m2_load"   --->   Operation 79 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.52ns)   --->   "%select_ln1027_11 = select i1 %icmp_ln1027_8, i32 0, i32 %j2_load"   --->   Operation 80 'select' 'select_ln1027_11' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln1027_13 = select i1 %icmp_ln1027_8, i6 %add40_mid1, i6 %add40"   --->   Operation 81 'select' 'select_ln1027_13' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.88ns)   --->   "%add_ln1027_2 = add i6 %select_ln1027_13, i6 8"   --->   Operation 82 'add' 'add_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_12"   --->   Operation 83 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%w_7_addr = getelementptr i16 %w_7, i64 0, i64 %zext_ln1027"   --->   Operation 84 'getelementptr' 'w_7_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.79ns)   --->   "%w_7_load = load i5 %w_7_addr"   --->   Operation 85 'load' 'w_7_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%w_12_addr = getelementptr i16 %w_12, i64 0, i64 %zext_ln1027"   --->   Operation 86 'getelementptr' 'w_12_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.79ns)   --->   "%w_12_load = load i5 %w_12_addr"   --->   Operation 87 'load' 'w_12_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1027_21 = trunc i32 %select_ln1027"   --->   Operation 88 'trunc' 'trunc_ln1027_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1027_22 = trunc i32 %select_ln1027_11"   --->   Operation 89 'trunc' 'trunc_ln1027_22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1027_23 = trunc i32 %select_ln1027_11"   --->   Operation 90 'trunc' 'trunc_ln1027_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.74ns)   --->   "%add_ln28 = add i3 %trunc_ln1027_23, i3 %trunc_ln1027_18" [src/fft.cpp:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (!icmp_ln1027)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln29 = add i12 %trunc_ln1027_22, i12 %trunc_ln1027_21" [src/fft.cpp:29]   --->   Operation 92 'add' 'add_ln29' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln30 = add i12 %add_ln29, i12 8" [src/fft.cpp:30]   --->   Operation 93 'add' 'add_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_ult  i32 %select_ln1027_11, i32 7" [src/fft.cpp:40]   --->   Operation 94 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.20ns)   --->   "%j2_7 = add i32 %select_ln1027_11, i32 1" [src/fft.cpp:42]   --->   Operation 95 'add' 'j2_7' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.11ns)   --->   "%icmp_ln44 = icmp_eq  i32 %select_ln1027_11, i32 7" [src/fft.cpp:44]   --->   Operation 96 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.20ns)   --->   "%add_ln47 = add i32 %select_ln1027, i32 16" [src/fft.cpp:47]   --->   Operation 97 'add' 'add_ln47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node j2_9)   --->   "%j2_8 = select i1 %icmp_ln44, i32 0, i32 %select_ln1027_11" [src/fft.cpp:44]   --->   Operation 98 'select' 'j2_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node m2_6)   --->   "%m2_5 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027" [src/fft.cpp:44]   --->   Operation 99 'select' 'm2_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.52ns) (out node of the LUT)   --->   "%j2_9 = select i1 %icmp_ln40, i32 %j2_7, i32 %j2_8" [src/fft.cpp:40]   --->   Operation 100 'select' 'j2_9' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.52ns) (out node of the LUT)   --->   "%m2_6 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_5" [src/fft.cpp:40]   --->   Operation 101 'select' 'm2_6' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %m2_6, i32 %m2" [src/fft.cpp:22]   --->   Operation 102 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %j2_9, i32 %j2" [src/fft.cpp:22]   --->   Operation 103 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln1027_2, i6 0"   --->   Operation 104 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_13, i6 0"   --->   Operation 105 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.79ns)   --->   "%w_7_load = load i5 %w_7_addr"   --->   Operation 106 'load' 'w_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 107 [1/2] (0.79ns)   --->   "%w_12_load = load i5 %w_12_addr"   --->   Operation 107 'load' 'w_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %select_ln1027_11" [src/fft.cpp:27]   --->   Operation 108 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%w_7_addr_1 = getelementptr i16 %w_7, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 109 'getelementptr' 'w_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%w_12_addr_1 = getelementptr i16 %w_12, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 110 'getelementptr' 'w_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_7_addr_1" [src/fft.cpp:27]   --->   Operation 111 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 112 [2/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_12_addr_1" [src/fft.cpp:27]   --->   Operation 112 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 113 [1/1] (0.96ns)   --->   "%add_ln388 = add i12 %tmp, i12 %add_ln29"   --->   Operation 113 'add' 'add_ln388' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i12 %add_ln388"   --->   Operation 114 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388"   --->   Operation 115 'getelementptr' 'I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.96ns)   --->   "%add_ln328 = add i12 %tmp_s, i12 %add_ln29"   --->   Operation 116 'add' 'add_ln328' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 117 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 118 [1/1] (0.96ns)   --->   "%add_ln388_5 = add i12 %tmp_s, i12 %add_ln30"   --->   Operation 118 'add' 'add_ln388_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln388_9 = zext i12 %add_ln388_5"   --->   Operation 119 'zext' 'zext_ln388_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%I_addr_15 = getelementptr i32 %I, i64 0, i64 %zext_ln388_9"   --->   Operation 120 'getelementptr' 'I_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.96ns)   --->   "%add_ln388_6 = add i12 %tmp, i12 %add_ln30"   --->   Operation 121 'add' 'add_ln388_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [2/2] (1.35ns)   --->   "%I_load_14 = load i12 %I_addr_15"   --->   Operation 122 'load' 'I_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 123 [1/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_7_addr_1" [src/fft.cpp:27]   --->   Operation 123 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 124 [1/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_12_addr_1" [src/fft.cpp:27]   --->   Operation 124 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %add_ln28" [src/fft.cpp:28]   --->   Operation 125 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%w_7_addr_2 = getelementptr i16 %w_7, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 126 'getelementptr' 'w_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%w_12_addr_2 = getelementptr i16 %w_12, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 127 'getelementptr' 'w_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_7_addr_2" [src/fft.cpp:28]   --->   Operation 128 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 129 [2/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_12_addr_2" [src/fft.cpp:28]   --->   Operation 129 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 130 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 130 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %I_load"   --->   Operation 131 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 132 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31"   --->   Operation 133 'partselect' 'trunc_ln388_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_s"   --->   Operation 134 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln388_10 = zext i12 %add_ln388_6"   --->   Operation 135 'zext' 'zext_ln388_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%I_addr_16 = getelementptr i32 %I, i64 0, i64 %zext_ln388_10"   --->   Operation 136 'getelementptr' 'I_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (1.35ns)   --->   "%I_load_14 = load i12 %I_addr_15"   --->   Operation 137 'load' 'I_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln388_11 = trunc i32 %I_load_14"   --->   Operation 138 'trunc' 'trunc_ln388_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_r_M_real_59 = bitcast i16 %trunc_ln388_11"   --->   Operation 139 'bitcast' 'p_r_M_real_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln388_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_14, i32 16, i32 31"   --->   Operation 140 'partselect' 'trunc_ln388_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_r_M_imag_65 = bitcast i16 %trunc_ln388_2"   --->   Operation 141 'bitcast' 'p_r_M_imag_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (1.35ns)   --->   "%I_load_15 = load i12 %I_addr_16"   --->   Operation 142 'load' 'I_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 143 [1/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_7_addr_2" [src/fft.cpp:28]   --->   Operation 143 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 144 [1/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_12_addr_2" [src/fft.cpp:28]   --->   Operation 144 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 145 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 145 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 146 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 147 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 148 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [4/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 149 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [4/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 150 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (1.35ns)   --->   "%I_load_15 = load i12 %I_addr_16"   --->   Operation 151 'load' 'I_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln388_12 = trunc i32 %I_load_15"   --->   Operation 152 'trunc' 'trunc_ln388_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%p_r_M_real_61 = bitcast i16 %trunc_ln388_12"   --->   Operation 153 'bitcast' 'p_r_M_real_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln388_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_15, i32 16, i32 31"   --->   Operation 154 'partselect' 'trunc_ln388_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_r_M_imag_67 = bitcast i16 %trunc_ln388_4"   --->   Operation 155 'bitcast' 'p_r_M_imag_67' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 156 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 156 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 157 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 158 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 159 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [3/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 160 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [3/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 161 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 162 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [4/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 163 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [4/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 164 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 165 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 166 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 167 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 168 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 168 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 169 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 170 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 171 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 172 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 173 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 174 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 175 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 176 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 177 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 178 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 179 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 180 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 180 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 181 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 182 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 183 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 184 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 185 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 186 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 187 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 188 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 189 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 190 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 191 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 192 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 192 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [5/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 193 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [5/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 194 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 195 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 196 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 197 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 198 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 199 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 200 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 201 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 201 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [4/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 202 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [4/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 203 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [5/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 204 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [5/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 205 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [5/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 206 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 207 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 207 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [3/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 208 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 209 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [4/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 210 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [4/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 211 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [4/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 212 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %add_ln328"   --->   Operation 213 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%I_addr_14 = getelementptr i32 %I, i64 0, i64 %zext_ln328"   --->   Operation 214 'getelementptr' 'I_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 215 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [2/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 216 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 217 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [3/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 218 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [3/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 219 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 220 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [2/2] (1.35ns)   --->   "%I_load_16 = load i12 %I_addr_14"   --->   Operation 221 'load' 'I_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 222 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 222 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 223 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 224 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [2/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 225 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [2/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 226 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [2/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 227 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/2] (1.35ns)   --->   "%I_load_16 = load i12 %I_addr_14"   --->   Operation 228 'load' 'I_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %I_load_16"   --->   Operation 229 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_r_M_real_63 = bitcast i16 %trunc_ln328"   --->   Operation 230 'bitcast' 'p_r_M_real_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln328_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_16, i32 16, i32 31"   --->   Operation 231 'partselect' 'trunc_ln328_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%p_r_M_imag_69 = bitcast i16 %trunc_ln328_3"   --->   Operation 232 'bitcast' 'p_r_M_imag_69' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 233 [1/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 233 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 234 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 235 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [5/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 236 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [5/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 237 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 238 [4/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 238 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [5/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 239 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [5/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 240 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [5/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 241 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [4/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 242 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [5/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 243 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [5/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 244 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [5/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 245 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 246 [3/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 246 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [4/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 247 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [4/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 248 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [4/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 249 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [3/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 250 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [4/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 251 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [4/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 252 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [4/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 253 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 254 [2/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 254 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [3/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 255 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [3/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 256 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [3/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 257 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [2/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 258 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 259 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [3/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 260 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [3/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 261 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.95>
ST_19 : Operation 262 [1/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 262 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 263 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [2/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 264 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [2/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 265 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 266 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 267 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [2/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 268 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [2/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 269 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.95>
ST_20 : Operation 270 [1/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 270 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 271 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 272 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 273 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 274 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 275 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.95>
ST_21 : Operation 276 [5/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 276 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [5/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 277 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [5/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 278 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [5/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 279 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [5/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 280 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [5/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 281 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 282 [4/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 282 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [4/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 283 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [4/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 284 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [4/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 285 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [4/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 286 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [4/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 287 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [5/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 288 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [5/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 289 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 290 [3/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 290 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [3/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 291 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [3/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 292 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [3/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 293 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [3/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 294 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [3/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 295 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [4/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 296 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [4/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 297 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.95>
ST_24 : Operation 298 [2/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 298 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [2/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 299 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 300 [2/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 300 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [2/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 301 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [2/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 302 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [2/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 303 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [3/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 304 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [3/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 305 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.95>
ST_25 : Operation 306 [1/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 306 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 307 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i16 %p_r_M_real_69" [src/fft.cpp:36]   --->   Operation 308 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i16 %p_r_M_imag_75" [src/fft.cpp:36]   --->   Operation 309 'bitcast' 'bitcast_ln36_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_3, i16 %bitcast_ln36" [src/fft.cpp:36]   --->   Operation 310 'bitconcatenate' 'add3_i_i290_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 311 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 312 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i16 %p_r_M_real_71" [src/fft.cpp:37]   --->   Operation 313 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln37_3 = bitcast i16 %p_r_M_imag_77" [src/fft.cpp:37]   --->   Operation 314 'bitcast' 'bitcast_ln37_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_3, i16 %bitcast_ln37" [src/fft.cpp:37]   --->   Operation 315 'bitconcatenate' 'add3_i_i294_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 316 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 317 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i16 %p_r_M_real_73" [src/fft.cpp:38]   --->   Operation 318 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i16 %p_r_M_imag_79" [src/fft.cpp:38]   --->   Operation 319 'bitcast' 'bitcast_ln38_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_3, i16 %bitcast_ln38" [src/fft.cpp:38]   --->   Operation 320 'bitconcatenate' 'sub3_i_i298_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [2/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 321 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [2/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 322 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 341 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.95>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln328" [src/fft.cpp:36]   --->   Operation 323 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%X_addr_8 = getelementptr i32 %X, i64 0, i64 %zext_ln388_9" [src/fft.cpp:37]   --->   Operation 324 'getelementptr' 'X_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr" [src/fft.cpp:36]   --->   Operation 325 'store' 'store_ln36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr_8" [src/fft.cpp:37]   --->   Operation 326 'store' 'store_ln37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 327 [1/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 327 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 328 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i16 %p_r_M_real_74" [src/fft.cpp:39]   --->   Operation 329 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i16 %p_r_M_imag_80" [src/fft.cpp:39]   --->   Operation 330 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_3, i16 %bitcast_ln39" [src/fft.cpp:39]   --->   Operation 331 'bitconcatenate' 'sub3_i_i302_partset' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.35>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str"   --->   Operation 332 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 333 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:25]   --->   Operation 334 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/fft.cpp:10]   --->   Operation 335 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%X_addr_9 = getelementptr i32 %X, i64 0, i64 %zext_ln388" [src/fft.cpp:38]   --->   Operation 336 'getelementptr' 'X_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%X_addr_10 = getelementptr i32 %X, i64 0, i64 %zext_ln388_10" [src/fft.cpp:39]   --->   Operation 337 'getelementptr' 'X_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_9" [src/fft.cpp:38]   --->   Operation 338 'store' 'store_ln38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_10" [src/fft.cpp:39]   --->   Operation 339 'store' 'store_ln39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body26" [src/fft.cpp:22]   --->   Operation 340 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (0.489 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'load' operation ('m1') on local variable 'm1' [26]  (0 ns)
	'add' operation ('add_ln57', src/fft.cpp:57) [41]  (1.2 ns)
	'select' operation ('m1', src/fft.cpp:54) [43]  (0 ns)
	'select' operation ('m1', src/fft.cpp:50) [45]  (0.525 ns)
	'select' operation ('select_ln1027_14') [65]  (0.525 ns)
	'store' operation ('store_ln22', src/fft.cpp:22) of variable 'select_ln1027_14' on local variable 'm1' [181]  (0.489 ns)

 <State 3>: 2.74ns
The critical path consists of the following:
	'load' operation ('m2_load') on local variable 'm2' [37]  (0 ns)
	'select' operation ('select_ln1027') [49]  (0.525 ns)
	'add' operation ('add_ln47', src/fft.cpp:47) [173]  (1.2 ns)
	'select' operation ('m2', src/fft.cpp:44) [175]  (0 ns)
	'select' operation ('m2', src/fft.cpp:40) [177]  (0.525 ns)
	'store' operation ('store_ln22', src/fft.cpp:22) of variable 'm2', src/fft.cpp:40 on local variable 'm2' [183]  (0.489 ns)

 <State 4>: 2.31ns
The critical path consists of the following:
	'add' operation ('add_ln388') [83]  (0.962 ns)
	'getelementptr' operation ('I_addr') [85]  (0 ns)
	'load' operation ('I_load') on array 'I' [91]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load') on array 'I' [91]  (1.35 ns)

 <State 6>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [96]  (2.63 ns)

 <State 7>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [96]  (2.63 ns)

 <State 8>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [96]  (2.63 ns)

 <State 9>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [96]  (2.63 ns)

 <State 10>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [98]  (2.95 ns)

 <State 11>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [98]  (2.95 ns)

 <State 12>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [98]  (2.95 ns)

 <State 13>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [98]  (2.95 ns)

 <State 14>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [98]  (2.95 ns)

 <State 15>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_imag') [121]  (2.95 ns)

 <State 16>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [138]  (2.95 ns)

 <State 17>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [138]  (2.95 ns)

 <State 18>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [138]  (2.95 ns)

 <State 19>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [138]  (2.95 ns)

 <State 20>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_imag') [139]  (2.95 ns)

 <State 21>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [146]  (2.95 ns)

 <State 22>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [146]  (2.95 ns)

 <State 23>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [146]  (2.95 ns)

 <State 24>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [146]  (2.95 ns)

 <State 25>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [146]  (2.95 ns)

 <State 26>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r._M_real') [164]  (2.95 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('X_addr_9', src/fft.cpp:38) [90]  (0 ns)
	'store' operation ('store_ln38', src/fft.cpp:38) of variable 'sub3_i_i298_partset', src/fft.cpp:38 on array 'X' [163]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
