INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dds_compiler_v4_0_0'...
WARNING:sim - A core named 'dds_compiler_v4_0_0' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'dds_compiler_v4_0_0'...
Delivering associated files for 'dds_compiler_v4_0_0'...
Generating implementation netlist for 'dds_compiler_v4_0_0'...
INFO:sim - Pre-processing HDL files for 'dds_compiler_v4_0_0'...
Running synthesis for 'dds_compiler_v4_0_0'
Running ngcbuild...
Writing VHO instantiation template for 'dds_compiler_v4_0_0'...
Writing VHDL behavioral simulation model for 'dds_compiler_v4_0_0'...
Delivered 2 files into directory
C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_com
piler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: dds_compiler_v4_0_0.xco
XMDF file found: dds_compiler_v4_0_0_xmdf.tcl
Adding
C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_com
piler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.asy -view all -origin_type imported
Adding
C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_com
piler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.ngc -view all -origin_type created
Checking file
"C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_co
mpiler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.ngc" for project device match ...
File
"C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_co
mpiler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.ngc" device information matches
project device.
Adding
C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_com
piler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds
   _compiler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Newcomputer/DSM_Final/DSM_Final/project_1/project_1.srcs/sources_1/ip/dds_com
piler_v4_0_0/tmp/_cg/dds_compiler_v4_0_0.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dds_compiler_v4_0_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
