$date
	Sat Nov 15 09:29:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 3 & sel [2:0] $end
$scope module dut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 3 ) sel [2:0] $end
$var reg 4 * alu_out [3:0] $end
$var reg 4 + result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
b0 )
b0 (
b0 '
b0 &
1%
0$
b0 #
b0 "
bx !
$end
#5000
b0 !
b0 +
1$
#10000
0$
#15000
1$
#20000
b101 *
0$
b101 #
b101 (
b111 "
b111 '
0%
#25000
b101 !
b101 +
1$
#30000
0$
#35000
1$
#40000
b111 *
0$
b1 &
b1 )
#45000
b111 !
b111 +
1$
#50000
0$
#55000
1$
#60000
b1100 *
0$
b10 &
b10 )
#65000
b1100 !
b1100 +
1$
#70000
0$
#75000
1$
#80000
b10 *
0$
b11 &
b11 )
#85000
b10 !
b10 +
1$
#90000
0$
#95000
1$
#100000
0$
b100 &
b100 )
#105000
1$
#110000
0$
#115000
1$
#120000
b1110 *
0$
b101 &
b101 )
#125000
b1110 !
b1110 +
1$
#130000
0$
#135000
1$
#140000
b11 *
0$
b110 &
b110 )
#145000
b11 !
b11 +
1$
#150000
0$
#155000
1$
#160000
b111 *
0$
b111 &
b111 )
#165000
b111 !
b111 +
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
#250000
0$
#255000
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1$
#280000
0$
