#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb6f9c05b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb6f9c093a0 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fb6f9c20ec0_0 .net "active", 0 0, v0x7fb6f9c1f420_0;  1 drivers
v0x7fb6f9c20f50_0 .var "clk", 0 0;
v0x7fb6f9c20fe0_0 .var "clk_enable", 0 0;
v0x7fb6f9c21070_0 .net "data_address", 31 0, L_0x7fb6f9c267e0;  1 drivers
v0x7fb6f9c21100_0 .net "data_read", 0 0, v0x7fb6f9c1fee0_0;  1 drivers
v0x7fb6f9c211d0_0 .var "data_readdata", 31 0;
v0x7fb6f9c21260_0 .net "data_write", 0 0, v0x7fb6f9c20010_0;  1 drivers
v0x7fb6f9c21310_0 .net "data_writedata", 31 0, v0x7fb6f9c200b0_0;  1 drivers
v0x7fb6f9c213c0_0 .net "instr_address", 31 0, L_0x7fb6f9c27a30;  1 drivers
v0x7fb6f9c214f0_0 .var "instr_readdata", 31 0;
v0x7fb6f9c21580_0 .net "register_v0", 31 0, v0x7fb6f9c20e30_0;  1 drivers
v0x7fb6f9c21610_0 .var "reset", 0 0;
S_0x7fb6f9c097f0 .scope module, "dut" "mips_cpu_harvard" 3 58, 4 1 0, S_0x7fb6f9c093a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fb6f9c25cb0 .functor BUFZ 1, L_0x7fb6f9c238c0, C4<0>, C4<0>, C4<0>;
L_0x7fb6f9c263a0 .functor BUFZ 32, L_0x7fb6f9c25f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb6f9c267e0 .functor BUFZ 32, v0x7fb6f9c19b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb6f9c27060 .functor OR 1, L_0x7fb6f9c26cc0, L_0x7fb6f9c26f80, C4<0>, C4<0>;
L_0x7fb6f9c27850 .functor OR 1, L_0x7fb6f9c275e0, L_0x7fb6f9c27400, C4<0>, C4<0>;
L_0x7fb6f9c27940 .functor AND 1, L_0x7fb6f9c272c0, L_0x7fb6f9c27850, C4<1>, C4<1>;
L_0x7fb6f9c27a30 .functor BUFZ 32, v0x7fb6f9c1ceb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb6f9f63200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1e1f0_0 .net/2u *"_ivl_20", 15 0, L_0x7fb6f9f63200;  1 drivers
v0x7fb6f9c1e280_0 .net *"_ivl_23", 15 0, L_0x7fb6f9c26450;  1 drivers
L_0x7fb6f9f63290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1e310_0 .net/2u *"_ivl_30", 31 0, L_0x7fb6f9f63290;  1 drivers
v0x7fb6f9c1e3a0_0 .net *"_ivl_34", 31 0, L_0x7fb6f9c26b70;  1 drivers
L_0x7fb6f9f632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1e430_0 .net *"_ivl_37", 25 0, L_0x7fb6f9f632d8;  1 drivers
L_0x7fb6f9f63320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1e500_0 .net/2u *"_ivl_38", 31 0, L_0x7fb6f9f63320;  1 drivers
v0x7fb6f9c1e5a0_0 .net *"_ivl_40", 0 0, L_0x7fb6f9c26cc0;  1 drivers
v0x7fb6f9c1e640_0 .net *"_ivl_42", 31 0, L_0x7fb6f9c26da0;  1 drivers
L_0x7fb6f9f63368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1e6f0_0 .net *"_ivl_45", 25 0, L_0x7fb6f9f63368;  1 drivers
L_0x7fb6f9f633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1e800_0 .net/2u *"_ivl_46", 31 0, L_0x7fb6f9f633b0;  1 drivers
v0x7fb6f9c1e8b0_0 .net *"_ivl_48", 0 0, L_0x7fb6f9c26f80;  1 drivers
v0x7fb6f9c1e950_0 .net *"_ivl_52", 31 0, L_0x7fb6f9c27150;  1 drivers
L_0x7fb6f9f633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1ea00_0 .net *"_ivl_55", 25 0, L_0x7fb6f9f633f8;  1 drivers
L_0x7fb6f9f63440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1eab0_0 .net/2u *"_ivl_56", 31 0, L_0x7fb6f9f63440;  1 drivers
v0x7fb6f9c1eb60_0 .net *"_ivl_58", 0 0, L_0x7fb6f9c272c0;  1 drivers
v0x7fb6f9c1ec00_0 .net *"_ivl_60", 31 0, L_0x7fb6f9c27360;  1 drivers
L_0x7fb6f9f63488 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1ecb0_0 .net *"_ivl_63", 25 0, L_0x7fb6f9f63488;  1 drivers
L_0x7fb6f9f634d0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1ee40_0 .net/2u *"_ivl_64", 31 0, L_0x7fb6f9f634d0;  1 drivers
v0x7fb6f9c1eed0_0 .net *"_ivl_66", 0 0, L_0x7fb6f9c275e0;  1 drivers
v0x7fb6f9c1ef70_0 .net *"_ivl_68", 31 0, L_0x7fb6f9c27680;  1 drivers
v0x7fb6f9c1f020_0 .net *"_ivl_7", 4 0, L_0x7fb6f9c258f0;  1 drivers
L_0x7fb6f9f63518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1f0d0_0 .net *"_ivl_71", 25 0, L_0x7fb6f9f63518;  1 drivers
L_0x7fb6f9f63560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1f180_0 .net/2u *"_ivl_72", 31 0, L_0x7fb6f9f63560;  1 drivers
v0x7fb6f9c1f230_0 .net *"_ivl_74", 0 0, L_0x7fb6f9c27400;  1 drivers
v0x7fb6f9c1f2d0_0 .net *"_ivl_77", 0 0, L_0x7fb6f9c27850;  1 drivers
v0x7fb6f9c1f370_0 .net *"_ivl_9", 4 0, L_0x7fb6f9c25990;  1 drivers
v0x7fb6f9c1f420_0 .var "active", 0 0;
v0x7fb6f9c1f4c0_0 .net "alu_control_out", 3 0, v0x7fb6f9c19f50_0;  1 drivers
v0x7fb6f9c1f5a0_0 .net "alu_fcode", 5 0, L_0x7fb6f9c262c0;  1 drivers
v0x7fb6f9c1f630_0 .net "alu_op", 1 0, L_0x7fb6f9c24f60;  1 drivers
v0x7fb6f9c1f6c0_0 .net "alu_op1", 31 0, L_0x7fb6f9c263a0;  1 drivers
v0x7fb6f9c1f750_0 .net "alu_op2", 31 0, L_0x7fb6f9c266e0;  1 drivers
v0x7fb6f9c1f7e0_0 .net "alu_out", 31 0, v0x7fb6f9c19b00_0;  1 drivers
v0x7fb6f9c1ed60_0 .net "alu_src", 0 0, L_0x7fb6f9c231f0;  1 drivers
v0x7fb6f9c1fa70_0 .net "alu_z_flag", 0 0, L_0x7fb6f9c26910;  1 drivers
v0x7fb6f9c1fb00_0 .net "branch", 0 0, L_0x7fb6f9c24960;  1 drivers
v0x7fb6f9c1fbb0_0 .net "clk", 0 0, v0x7fb6f9c20f50_0;  1 drivers
v0x7fb6f9c1fc80_0 .net "clk_enable", 0 0, v0x7fb6f9c20fe0_0;  1 drivers
v0x7fb6f9c1fd10_0 .net "curr_addr", 31 0, v0x7fb6f9c1ceb0_0;  1 drivers
v0x7fb6f9c1fdc0_0 .net "curr_addr_p4", 31 0, L_0x7fb6f9c26a30;  1 drivers
v0x7fb6f9c1fe50_0 .net "data_address", 31 0, L_0x7fb6f9c267e0;  alias, 1 drivers
v0x7fb6f9c1fee0_0 .var "data_read", 0 0;
v0x7fb6f9c1ff70_0 .net "data_readdata", 31 0, v0x7fb6f9c211d0_0;  1 drivers
v0x7fb6f9c20010_0 .var "data_write", 0 0;
v0x7fb6f9c200b0_0 .var "data_writedata", 31 0;
v0x7fb6f9c20160_0 .net "instr_address", 31 0, L_0x7fb6f9c27a30;  alias, 1 drivers
v0x7fb6f9c20210_0 .net "instr_opcode", 5 0, L_0x7fb6f9c22560;  1 drivers
v0x7fb6f9c202d0_0 .net "instr_readdata", 31 0, v0x7fb6f9c214f0_0;  1 drivers
v0x7fb6f9c20370_0 .net "j_type", 0 0, L_0x7fb6f9c27060;  1 drivers
v0x7fb6f9c20410_0 .net "jr_type", 0 0, L_0x7fb6f9c27940;  1 drivers
v0x7fb6f9c204b0_0 .net "mem_read", 0 0, L_0x7fb6f9c23e30;  1 drivers
v0x7fb6f9c20560_0 .net "mem_to_reg", 0 0, L_0x7fb6f9c23490;  1 drivers
v0x7fb6f9c20610_0 .net "mem_write", 0 0, L_0x7fb6f9c243d0;  1 drivers
v0x7fb6f9c206c0_0 .var "next_instr_addr", 31 0;
v0x7fb6f9c20750_0 .net "offset", 31 0, L_0x7fb6f9c26640;  1 drivers
v0x7fb6f9c207f0_0 .net "reg_a_read_data", 31 0, L_0x7fb6f9c25f20;  1 drivers
v0x7fb6f9c208b0_0 .net "reg_a_read_index", 4 0, L_0x7fb6f9c257d0;  1 drivers
v0x7fb6f9c20960_0 .net "reg_b_read_data", 31 0, L_0x7fb6f9c261d0;  1 drivers
v0x7fb6f9c20a10_0 .net "reg_b_read_index", 4 0, L_0x7fb6f9c252d0;  1 drivers
v0x7fb6f9c20ac0_0 .net "reg_dst", 0 0, L_0x7fb6f9c22d60;  1 drivers
v0x7fb6f9c20b70_0 .net "reg_write", 0 0, L_0x7fb6f9c238c0;  1 drivers
v0x7fb6f9c20c20_0 .net "reg_write_data", 31 0, L_0x7fb6f9c25b50;  1 drivers
v0x7fb6f9c20cd0_0 .net "reg_write_enable", 0 0, L_0x7fb6f9c25cb0;  1 drivers
v0x7fb6f9c20d80_0 .net "reg_write_index", 4 0, L_0x7fb6f9c25a30;  1 drivers
v0x7fb6f9c20e30_0 .var "register_v0", 31 0;
v0x7fb6f9c1f870_0 .net "reset", 0 0, v0x7fb6f9c21610_0;  1 drivers
E_0x7fb6f9c06d10/0 .event edge, v0x7fb6f9c1c450_0, v0x7fb6f9c19bf0_0, v0x7fb6f9c1fdc0_0, v0x7fb6f9c20750_0;
E_0x7fb6f9c06d10/1 .event edge, v0x7fb6f9c20370_0, v0x7fb6f9c202d0_0, v0x7fb6f9c20410_0, v0x7fb6f9c1d9c0_0;
E_0x7fb6f9c06d10 .event/or E_0x7fb6f9c06d10/0, E_0x7fb6f9c06d10/1;
L_0x7fb6f9c22560 .part v0x7fb6f9c214f0_0, 26, 6;
L_0x7fb6f9c257d0 .part v0x7fb6f9c214f0_0, 21, 5;
L_0x7fb6f9c252d0 .part v0x7fb6f9c214f0_0, 16, 5;
L_0x7fb6f9c258f0 .part v0x7fb6f9c214f0_0, 11, 5;
L_0x7fb6f9c25990 .part v0x7fb6f9c214f0_0, 16, 5;
L_0x7fb6f9c25a30 .functor MUXZ 5, L_0x7fb6f9c25990, L_0x7fb6f9c258f0, L_0x7fb6f9c22d60, C4<>;
L_0x7fb6f9c25b50 .functor MUXZ 32, v0x7fb6f9c19b00_0, v0x7fb6f9c211d0_0, L_0x7fb6f9c23490, C4<>;
L_0x7fb6f9c262c0 .part v0x7fb6f9c214f0_0, 0, 6;
L_0x7fb6f9c26450 .part v0x7fb6f9c214f0_0, 0, 16;
L_0x7fb6f9c26640 .concat [ 16 16 0 0], L_0x7fb6f9c26450, L_0x7fb6f9f63200;
L_0x7fb6f9c266e0 .functor MUXZ 32, L_0x7fb6f9c261d0, L_0x7fb6f9c26640, L_0x7fb6f9c231f0, C4<>;
L_0x7fb6f9c26a30 .arith/sum 32, v0x7fb6f9c1ceb0_0, L_0x7fb6f9f63290;
L_0x7fb6f9c26b70 .concat [ 6 26 0 0], L_0x7fb6f9c22560, L_0x7fb6f9f632d8;
L_0x7fb6f9c26cc0 .cmp/eq 32, L_0x7fb6f9c26b70, L_0x7fb6f9f63320;
L_0x7fb6f9c26da0 .concat [ 6 26 0 0], L_0x7fb6f9c22560, L_0x7fb6f9f63368;
L_0x7fb6f9c26f80 .cmp/eq 32, L_0x7fb6f9c26da0, L_0x7fb6f9f633b0;
L_0x7fb6f9c27150 .concat [ 6 26 0 0], L_0x7fb6f9c22560, L_0x7fb6f9f633f8;
L_0x7fb6f9c272c0 .cmp/eq 32, L_0x7fb6f9c27150, L_0x7fb6f9f63440;
L_0x7fb6f9c27360 .concat [ 6 26 0 0], L_0x7fb6f9c262c0, L_0x7fb6f9f63488;
L_0x7fb6f9c275e0 .cmp/eq 32, L_0x7fb6f9c27360, L_0x7fb6f9f634d0;
L_0x7fb6f9c27680 .concat [ 6 26 0 0], L_0x7fb6f9c262c0, L_0x7fb6f9f63518;
L_0x7fb6f9c27400 .cmp/eq 32, L_0x7fb6f9c27680, L_0x7fb6f9f63560;
S_0x7fb6f9c09a80 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x7fb6f9c097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fb6f9f63248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c09bf0_0 .net/2u *"_ivl_0", 31 0, L_0x7fb6f9f63248;  1 drivers
v0x7fb6f9c198e0_0 .net "control", 3 0, v0x7fb6f9c19f50_0;  alias, 1 drivers
v0x7fb6f9c19990_0 .net "op1", 31 0, L_0x7fb6f9c263a0;  alias, 1 drivers
v0x7fb6f9c19a50_0 .net "op2", 31 0, L_0x7fb6f9c266e0;  alias, 1 drivers
v0x7fb6f9c19b00_0 .var "result", 31 0;
v0x7fb6f9c19bf0_0 .net "z_flag", 0 0, L_0x7fb6f9c26910;  alias, 1 drivers
E_0x7fb6f9c07920 .event edge, v0x7fb6f9c19a50_0, v0x7fb6f9c19990_0, v0x7fb6f9c198e0_0;
L_0x7fb6f9c26910 .cmp/eq 32, v0x7fb6f9c19b00_0, L_0x7fb6f9f63248;
S_0x7fb6f9c19d10 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x7fb6f9c097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fb6f9c19f50_0 .var "alu_control_out", 3 0;
v0x7fb6f9c1a010_0 .net "alu_fcode", 5 0, L_0x7fb6f9c262c0;  alias, 1 drivers
v0x7fb6f9c1a0b0_0 .net "alu_opcode", 1 0, L_0x7fb6f9c24f60;  alias, 1 drivers
E_0x7fb6f9c19f20 .event edge, v0x7fb6f9c1a0b0_0, v0x7fb6f9c1a010_0;
S_0x7fb6f9c1a1c0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x7fb6f9c097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fb6f9c22d60 .functor AND 1, L_0x7fb6f9c227b0, L_0x7fb6f9c22c80, C4<1>, C4<1>;
L_0x7fb6f9c22f70 .functor AND 1, L_0x7fb6f9c22e90, L_0x7fb6f9c228d0, C4<1>, C4<1>;
L_0x7fb6f9c23020 .functor AND 1, L_0x7fb6f9c22f70, L_0x7fb6f9c22a30, C4<1>, C4<1>;
L_0x7fb6f9c231f0 .functor AND 1, L_0x7fb6f9c23020, L_0x7fb6f9c23110, C4<1>, C4<1>;
L_0x7fb6f9c23490 .functor AND 1, L_0x7fb6f9c23320, L_0x7fb6f9c228d0, C4<1>, C4<1>;
L_0x7fb6f9c23580 .functor AND 1, L_0x7fb6f9c227b0, L_0x7fb6f9c228d0, C4<1>, C4<1>;
L_0x7fb6f9c23690 .functor AND 1, L_0x7fb6f9c23580, L_0x7fb6f9c235f0, C4<1>, C4<1>;
L_0x7fb6f9c238c0 .functor AND 1, L_0x7fb6f9c23690, L_0x7fb6f9c237c0, C4<1>, C4<1>;
L_0x7fb6f9c23a50 .functor AND 1, L_0x7fb6f9c239b0, L_0x7fb6f9c228d0, C4<1>, C4<1>;
L_0x7fb6f9c23ca0 .functor AND 1, L_0x7fb6f9c23a50, L_0x7fb6f9c23b10, C4<1>, C4<1>;
L_0x7fb6f9c23e30 .functor AND 1, L_0x7fb6f9c23ca0, L_0x7fb6f9c23d10, C4<1>, C4<1>;
L_0x7fb6f9c23c30 .functor AND 1, L_0x7fb6f9c23f80, L_0x7fb6f9c240a0, C4<1>, C4<1>;
L_0x7fb6f9c24180 .functor AND 1, L_0x7fb6f9c23c30, L_0x7fb6f9c22a30, C4<1>, C4<1>;
L_0x7fb6f9c243d0 .functor AND 1, L_0x7fb6f9c24180, L_0x7fb6f9c242a0, C4<1>, C4<1>;
L_0x7fb6f9c23500 .functor AND 1, L_0x7fb6f9c24440, L_0x7fb6f9c245e0, C4<1>, C4<1>;
L_0x7fb6f9c24230 .functor AND 1, L_0x7fb6f9c23500, L_0x7fb6f9c24820, C4<1>, C4<1>;
L_0x7fb6f9c24960 .functor AND 1, L_0x7fb6f9c24230, L_0x7fb6f9c22b70, C4<1>, C4<1>;
L_0x7fb6f9c24ba0 .functor AND 1, L_0x7fb6f9c227b0, L_0x7fb6f9c24a50, C4<1>, C4<1>;
L_0x7fb6f9c24cb0 .functor AND 1, L_0x7fb6f9c24ba0, L_0x7fb6f9c24c10, C4<1>, C4<1>;
L_0x7fb6f9c24340 .functor AND 1, L_0x7fb6f9c24cb0, L_0x7fb6f9c24e00, C4<1>, C4<1>;
L_0x7fb6f9c24ea0 .functor AND 1, L_0x7fb6f9c25040, L_0x7fb6f9c251b0, C4<1>, C4<1>;
L_0x7fb6f9c23bb0 .functor AND 1, L_0x7fb6f9c24ea0, L_0x7fb6f9c24d60, C4<1>, C4<1>;
L_0x7fb6f9c25560 .functor AND 1, L_0x7fb6f9c23bb0, L_0x7fb6f9c22b70, C4<1>, C4<1>;
v0x7fb6f9c1a4c0_0 .net *"_ivl_0", 31 0, L_0x7fb6f9c22680;  1 drivers
v0x7fb6f9c1a570_0 .net *"_ivl_102", 0 0, L_0x7fb6f9c25040;  1 drivers
v0x7fb6f9c1a610_0 .net *"_ivl_104", 0 0, L_0x7fb6f9c251b0;  1 drivers
v0x7fb6f9c1a6c0_0 .net *"_ivl_106", 0 0, L_0x7fb6f9c24ea0;  1 drivers
v0x7fb6f9c1a760_0 .net *"_ivl_108", 0 0, L_0x7fb6f9c24d60;  1 drivers
v0x7fb6f9c1a840_0 .net *"_ivl_110", 0 0, L_0x7fb6f9c23bb0;  1 drivers
v0x7fb6f9c1a8e0_0 .net *"_ivl_112", 0 0, L_0x7fb6f9c25560;  1 drivers
L_0x7fb6f9f630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1a980_0 .net/2u *"_ivl_12", 5 0, L_0x7fb6f9f630e0;  1 drivers
L_0x7fb6f9f63128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1aa30_0 .net/2u *"_ivl_16", 5 0, L_0x7fb6f9f63128;  1 drivers
v0x7fb6f9c1ab40_0 .net *"_ivl_21", 0 0, L_0x7fb6f9c22c80;  1 drivers
v0x7fb6f9c1abe0_0 .net *"_ivl_25", 0 0, L_0x7fb6f9c22e90;  1 drivers
v0x7fb6f9c1ac80_0 .net *"_ivl_27", 0 0, L_0x7fb6f9c22f70;  1 drivers
v0x7fb6f9c1ad20_0 .net *"_ivl_29", 0 0, L_0x7fb6f9c23020;  1 drivers
L_0x7fb6f9f63008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1adc0_0 .net *"_ivl_3", 25 0, L_0x7fb6f9f63008;  1 drivers
v0x7fb6f9c1ae70_0 .net *"_ivl_31", 0 0, L_0x7fb6f9c23110;  1 drivers
v0x7fb6f9c1af10_0 .net *"_ivl_35", 0 0, L_0x7fb6f9c23320;  1 drivers
v0x7fb6f9c1afb0_0 .net *"_ivl_39", 0 0, L_0x7fb6f9c23580;  1 drivers
L_0x7fb6f9f63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1b140_0 .net/2u *"_ivl_4", 31 0, L_0x7fb6f9f63050;  1 drivers
v0x7fb6f9c1b1d0_0 .net *"_ivl_41", 0 0, L_0x7fb6f9c235f0;  1 drivers
v0x7fb6f9c1b260_0 .net *"_ivl_43", 0 0, L_0x7fb6f9c23690;  1 drivers
v0x7fb6f9c1b300_0 .net *"_ivl_45", 0 0, L_0x7fb6f9c237c0;  1 drivers
v0x7fb6f9c1b3a0_0 .net *"_ivl_49", 0 0, L_0x7fb6f9c239b0;  1 drivers
v0x7fb6f9c1b440_0 .net *"_ivl_51", 0 0, L_0x7fb6f9c23a50;  1 drivers
v0x7fb6f9c1b4e0_0 .net *"_ivl_53", 0 0, L_0x7fb6f9c23b10;  1 drivers
v0x7fb6f9c1b580_0 .net *"_ivl_55", 0 0, L_0x7fb6f9c23ca0;  1 drivers
v0x7fb6f9c1b620_0 .net *"_ivl_57", 0 0, L_0x7fb6f9c23d10;  1 drivers
v0x7fb6f9c1b6c0_0 .net *"_ivl_61", 0 0, L_0x7fb6f9c23f80;  1 drivers
v0x7fb6f9c1b760_0 .net *"_ivl_63", 0 0, L_0x7fb6f9c240a0;  1 drivers
v0x7fb6f9c1b800_0 .net *"_ivl_65", 0 0, L_0x7fb6f9c23c30;  1 drivers
v0x7fb6f9c1b8a0_0 .net *"_ivl_67", 0 0, L_0x7fb6f9c24180;  1 drivers
v0x7fb6f9c1b940_0 .net *"_ivl_69", 0 0, L_0x7fb6f9c242a0;  1 drivers
v0x7fb6f9c1b9e0_0 .net *"_ivl_73", 0 0, L_0x7fb6f9c24440;  1 drivers
v0x7fb6f9c1ba80_0 .net *"_ivl_75", 0 0, L_0x7fb6f9c245e0;  1 drivers
v0x7fb6f9c1b050_0 .net *"_ivl_77", 0 0, L_0x7fb6f9c23500;  1 drivers
v0x7fb6f9c1bd10_0 .net *"_ivl_79", 0 0, L_0x7fb6f9c24820;  1 drivers
L_0x7fb6f9f63098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1bda0_0 .net/2u *"_ivl_8", 5 0, L_0x7fb6f9f63098;  1 drivers
v0x7fb6f9c1be30_0 .net *"_ivl_81", 0 0, L_0x7fb6f9c24230;  1 drivers
v0x7fb6f9c1bec0_0 .net *"_ivl_87", 0 0, L_0x7fb6f9c24a50;  1 drivers
v0x7fb6f9c1bf50_0 .net *"_ivl_89", 0 0, L_0x7fb6f9c24ba0;  1 drivers
v0x7fb6f9c1bff0_0 .net *"_ivl_91", 0 0, L_0x7fb6f9c24c10;  1 drivers
v0x7fb6f9c1c090_0 .net *"_ivl_93", 0 0, L_0x7fb6f9c24cb0;  1 drivers
v0x7fb6f9c1c130_0 .net *"_ivl_95", 0 0, L_0x7fb6f9c24e00;  1 drivers
v0x7fb6f9c1c1d0_0 .net *"_ivl_97", 0 0, L_0x7fb6f9c24340;  1 drivers
v0x7fb6f9c1c270_0 .net "alu_op", 1 0, L_0x7fb6f9c24f60;  alias, 1 drivers
v0x7fb6f9c1c330_0 .net "alu_src", 0 0, L_0x7fb6f9c231f0;  alias, 1 drivers
v0x7fb6f9c1c3c0_0 .net "beq", 0 0, L_0x7fb6f9c22b70;  1 drivers
v0x7fb6f9c1c450_0 .net "branch", 0 0, L_0x7fb6f9c24960;  alias, 1 drivers
v0x7fb6f9c1c4e0_0 .net "instr_opcode", 5 0, L_0x7fb6f9c22560;  alias, 1 drivers
v0x7fb6f9c1c570_0 .var "jump", 0 0;
v0x7fb6f9c1c600_0 .net "lw", 0 0, L_0x7fb6f9c228d0;  1 drivers
v0x7fb6f9c1c690_0 .net "mem_read", 0 0, L_0x7fb6f9c23e30;  alias, 1 drivers
v0x7fb6f9c1c720_0 .net "mem_to_reg", 0 0, L_0x7fb6f9c23490;  alias, 1 drivers
v0x7fb6f9c1c7b0_0 .net "mem_write", 0 0, L_0x7fb6f9c243d0;  alias, 1 drivers
v0x7fb6f9c1c850_0 .net "r_format", 0 0, L_0x7fb6f9c227b0;  1 drivers
v0x7fb6f9c1c8f0_0 .net "reg_dst", 0 0, L_0x7fb6f9c22d60;  alias, 1 drivers
v0x7fb6f9c1c990_0 .net "reg_write", 0 0, L_0x7fb6f9c238c0;  alias, 1 drivers
v0x7fb6f9c1ca30_0 .net "sw", 0 0, L_0x7fb6f9c22a30;  1 drivers
L_0x7fb6f9c22680 .concat [ 6 26 0 0], L_0x7fb6f9c22560, L_0x7fb6f9f63008;
L_0x7fb6f9c227b0 .cmp/eq 32, L_0x7fb6f9c22680, L_0x7fb6f9f63050;
L_0x7fb6f9c228d0 .cmp/eq 6, L_0x7fb6f9c22560, L_0x7fb6f9f63098;
L_0x7fb6f9c22a30 .cmp/eq 6, L_0x7fb6f9c22560, L_0x7fb6f9f630e0;
L_0x7fb6f9c22b70 .cmp/eq 6, L_0x7fb6f9c22560, L_0x7fb6f9f63128;
L_0x7fb6f9c22c80 .reduce/nor L_0x7fb6f9c228d0;
L_0x7fb6f9c22e90 .reduce/nor L_0x7fb6f9c227b0;
L_0x7fb6f9c23110 .reduce/nor L_0x7fb6f9c22b70;
L_0x7fb6f9c23320 .reduce/nor L_0x7fb6f9c227b0;
L_0x7fb6f9c235f0 .reduce/nor L_0x7fb6f9c22a30;
L_0x7fb6f9c237c0 .reduce/nor L_0x7fb6f9c22b70;
L_0x7fb6f9c239b0 .reduce/nor L_0x7fb6f9c227b0;
L_0x7fb6f9c23b10 .reduce/nor L_0x7fb6f9c22a30;
L_0x7fb6f9c23d10 .reduce/nor L_0x7fb6f9c22b70;
L_0x7fb6f9c23f80 .reduce/nor L_0x7fb6f9c227b0;
L_0x7fb6f9c240a0 .reduce/nor L_0x7fb6f9c228d0;
L_0x7fb6f9c242a0 .reduce/nor L_0x7fb6f9c22b70;
L_0x7fb6f9c24440 .reduce/nor L_0x7fb6f9c227b0;
L_0x7fb6f9c245e0 .reduce/nor L_0x7fb6f9c228d0;
L_0x7fb6f9c24820 .reduce/nor L_0x7fb6f9c22a30;
L_0x7fb6f9c24a50 .reduce/nor L_0x7fb6f9c228d0;
L_0x7fb6f9c24c10 .reduce/nor L_0x7fb6f9c22a30;
L_0x7fb6f9c24e00 .reduce/nor L_0x7fb6f9c22b70;
L_0x7fb6f9c24f60 .concat8 [ 1 1 0 0], L_0x7fb6f9c25560, L_0x7fb6f9c24340;
L_0x7fb6f9c25040 .reduce/nor L_0x7fb6f9c227b0;
L_0x7fb6f9c251b0 .reduce/nor L_0x7fb6f9c228d0;
L_0x7fb6f9c24d60 .reduce/nor L_0x7fb6f9c22a30;
S_0x7fb6f9c1cbc0 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x7fb6f9c097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fb6f9c1ce00_0 .net "clk", 0 0, v0x7fb6f9c20f50_0;  alias, 1 drivers
v0x7fb6f9c1ceb0_0 .var "curr_addr", 31 0;
v0x7fb6f9c1cf60_0 .net "next_addr", 31 0, v0x7fb6f9c206c0_0;  1 drivers
v0x7fb6f9c1d020_0 .net "reset", 0 0, v0x7fb6f9c21610_0;  alias, 1 drivers
E_0x7fb6f9c1cdb0 .event posedge, v0x7fb6f9c1ce00_0;
S_0x7fb6f9c1d120 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x7fb6f9c097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x7fb6f9c25f20 .functor BUFZ 32, L_0x7fb6f9c25d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb6f9c261d0 .functor BUFZ 32, L_0x7fb6f9c26010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb6f9c1d460_0 .net *"_ivl_0", 31 0, L_0x7fb6f9c25d60;  1 drivers
v0x7fb6f9c1d500_0 .net *"_ivl_10", 6 0, L_0x7fb6f9c260b0;  1 drivers
L_0x7fb6f9f631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1d5a0_0 .net *"_ivl_13", 1 0, L_0x7fb6f9f631b8;  1 drivers
v0x7fb6f9c1d650_0 .net *"_ivl_2", 6 0, L_0x7fb6f9c25e00;  1 drivers
L_0x7fb6f9f63170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c1d700_0 .net *"_ivl_5", 1 0, L_0x7fb6f9f63170;  1 drivers
v0x7fb6f9c1d7f0_0 .net *"_ivl_8", 31 0, L_0x7fb6f9c26010;  1 drivers
v0x7fb6f9c1d8a0_0 .net "r_clk", 0 0, v0x7fb6f9c20f50_0;  alias, 1 drivers
v0x7fb6f9c1d930_0 .net "r_clk_enable", 0 0, v0x7fb6f9c20fe0_0;  alias, 1 drivers
v0x7fb6f9c1d9c0_0 .net "read_data1", 31 0, L_0x7fb6f9c25f20;  alias, 1 drivers
v0x7fb6f9c1daf0_0 .net "read_data2", 31 0, L_0x7fb6f9c261d0;  alias, 1 drivers
v0x7fb6f9c1dba0_0 .net "read_reg1", 4 0, L_0x7fb6f9c257d0;  alias, 1 drivers
v0x7fb6f9c1dc50_0 .net "read_reg2", 4 0, L_0x7fb6f9c252d0;  alias, 1 drivers
v0x7fb6f9c1dd00 .array "registers", 31 0, 31 0;
v0x7fb6f9c1dda0_0 .net "reset", 0 0, v0x7fb6f9c21610_0;  alias, 1 drivers
v0x7fb6f9c1de50_0 .net "write_control", 0 0, L_0x7fb6f9c25cb0;  alias, 1 drivers
v0x7fb6f9c1dee0_0 .net "write_data", 31 0, L_0x7fb6f9c25b50;  alias, 1 drivers
v0x7fb6f9c1df70_0 .net "write_reg", 4 0, L_0x7fb6f9c25a30;  alias, 1 drivers
L_0x7fb6f9c25d60 .array/port v0x7fb6f9c1dd00, L_0x7fb6f9c25e00;
L_0x7fb6f9c25e00 .concat [ 5 2 0 0], L_0x7fb6f9c257d0, L_0x7fb6f9f63170;
L_0x7fb6f9c26010 .array/port v0x7fb6f9c1dd00, L_0x7fb6f9c260b0;
L_0x7fb6f9c260b0 .concat [ 5 2 0 0], L_0x7fb6f9c252d0, L_0x7fb6f9f631b8;
S_0x7fb6f9c09510 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fb6f9c27bc0 .functor BUFZ 32, L_0x7fb6f9c27b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb6f9c216d0_0 .net *"_ivl_0", 31 0, L_0x7fb6f9c27b20;  1 drivers
o0x7fb6f9f33f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb6f9c21770_0 .net "clk", 0 0, o0x7fb6f9f33f28;  0 drivers
o0x7fb6f9f33f58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb6f9c21810_0 .net "data_address", 31 0, o0x7fb6f9f33f58;  0 drivers
o0x7fb6f9f33f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb6f9c218d0_0 .net "data_read", 0 0, o0x7fb6f9f33f88;  0 drivers
v0x7fb6f9c21970_0 .net "data_readdata", 31 0, L_0x7fb6f9c27bc0;  1 drivers
o0x7fb6f9f33fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb6f9c21a60_0 .net "data_write", 0 0, o0x7fb6f9f33fe8;  0 drivers
o0x7fb6f9f34018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb6f9c21b00_0 .net "data_writedata", 31 0, o0x7fb6f9f34018;  0 drivers
v0x7fb6f9c21bb0_0 .var/i "i", 31 0;
v0x7fb6f9c21c60 .array "ram", 0 65535, 31 0;
E_0x7fb6f9c216a0 .event posedge, v0x7fb6f9c21770_0;
L_0x7fb6f9c27b20 .array/port v0x7fb6f9c21c60, o0x7fb6f9f33f58;
S_0x7fb6f9c09680 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fb6f9c05d50 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fb6f9c27f10 .functor BUFZ 32, L_0x7fb6f9c27c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb6f9c22040_0 .net *"_ivl_0", 31 0, L_0x7fb6f9c27c70;  1 drivers
v0x7fb6f9c22100_0 .net *"_ivl_3", 29 0, L_0x7fb6f9c27d10;  1 drivers
v0x7fb6f9c221a0_0 .net *"_ivl_4", 31 0, L_0x7fb6f9c27db0;  1 drivers
L_0x7fb6f9f635a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb6f9c22240_0 .net *"_ivl_7", 1 0, L_0x7fb6f9f635a8;  1 drivers
o0x7fb6f9f34288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb6f9c222f0_0 .net "instr_address", 31 0, o0x7fb6f9f34288;  0 drivers
v0x7fb6f9c223e0_0 .net "instr_readdata", 31 0, L_0x7fb6f9c27f10;  1 drivers
v0x7fb6f9c22490 .array "memory1", 0 1073741823, 31 0;
L_0x7fb6f9c27c70 .array/port v0x7fb6f9c22490, L_0x7fb6f9c27db0;
L_0x7fb6f9c27d10 .part o0x7fb6f9f34288, 0, 30;
L_0x7fb6f9c27db0 .concat [ 30 2 0 0], L_0x7fb6f9c27d10, L_0x7fb6f9f635a8;
S_0x7fb6f9c21df0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fb6f9c09680;
 .timescale 0 0;
v0x7fb6f9c21fb0_0 .var/i "i", 31 0;
    .scope S_0x7fb6f9c1d120;
T_0 ;
    %wait E_0x7fb6f9c1cdb0;
    %load/vec4 v0x7fb6f9c1dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb6f9c1d930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fb6f9c1de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fb6f9c1dee0_0;
    %load/vec4 v0x7fb6f9c1df70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c1dd00, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb6f9c19d10;
T_1 ;
    %wait E_0x7fb6f9c19f20;
    %load/vec4 v0x7fb6f9c1a0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb6f9c1a0b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fb6f9c1a0b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fb6f9c1a010_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb6f9c19f50_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb6f9c09a80;
T_2 ;
    %wait E_0x7fb6f9c07920;
    %load/vec4 v0x7fb6f9c198e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x7fb6f9c19990_0;
    %load/vec4 v0x7fb6f9c19a50_0;
    %and;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x7fb6f9c19990_0;
    %load/vec4 v0x7fb6f9c19a50_0;
    %or;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7fb6f9c19990_0;
    %load/vec4 v0x7fb6f9c19a50_0;
    %add;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7fb6f9c19990_0;
    %load/vec4 v0x7fb6f9c19a50_0;
    %sub;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7fb6f9c19990_0;
    %load/vec4 v0x7fb6f9c19a50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7fb6f9c19990_0;
    %load/vec4 v0x7fb6f9c19a50_0;
    %or;
    %inv;
    %assign/vec4 v0x7fb6f9c19b00_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb6f9c1cbc0;
T_3 ;
    %wait E_0x7fb6f9c1cdb0;
    %load/vec4 v0x7fb6f9c1d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fb6f9c1ceb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb6f9c1cf60_0;
    %assign/vec4 v0x7fb6f9c1ceb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb6f9c097f0;
T_4 ;
    %wait E_0x7fb6f9c06d10;
    %load/vec4 v0x7fb6f9c1fb00_0;
    %load/vec4 v0x7fb6f9c1fa70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fb6f9c1fdc0_0;
    %load/vec4 v0x7fb6f9c20750_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fb6f9c206c0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb6f9c20370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fb6f9c1fdc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fb6f9c202d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fb6f9c206c0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fb6f9c20410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fb6f9c207f0_0;
    %store/vec4 v0x7fb6f9c206c0_0, 0, 32;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb6f9c093a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb6f9c20f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fb6f9c20f50_0;
    %inv;
    %store/vec4 v0x7fb6f9c20f50_0, 0, 1;
    %delay 1, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x7fb6f9c093a0;
T_6 ;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x7fb6f9c214f0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x7fb6f9c211d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x7fb6f9c214f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fb6f9c211d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2890334312, 0, 32;
    %store/vec4 v0x7fb6f9c214f0_0, 0, 32;
    %load/vec4 v0x7fb6f9c21260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 50 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_6.1 ;
    %load/vec4 v0x7fb6f9c21100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 51 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_6.3 ;
    %load/vec4 v0x7fb6f9c21070_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 52 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x7fb6f9c21070_0 {0 0 0};
T_6.5 ;
    %load/vec4 v0x7fb6f9c21310_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %jmp T_6.7;
T_6.6 ;
    %vpi_call/w 3 53 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x7fb6f9c21310_0 {0 0 0};
T_6.7 ;
    %end;
    .thread T_6;
    .scope S_0x7fb6f9c09510;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb6f9c21bb0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fb6f9c21bb0_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb6f9c21bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c21c60, 0, 4;
    %load/vec4 v0x7fb6f9c21bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6f9c21bb0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fb6f9c09510;
T_8 ;
    %wait E_0x7fb6f9c216a0;
    %load/vec4 v0x7fb6f9c21a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fb6f9c21b00_0;
    %ix/getv 3, v0x7fb6f9c21810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6f9c21c60, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb6f9c09680;
T_9 ;
    %fork t_1, S_0x7fb6f9c21df0;
    %jmp t_0;
    .scope S_0x7fb6f9c21df0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb6f9c21fb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fb6f9c21fb0_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb6f9c21fb0_0;
    %store/vec4a v0x7fb6f9c22490, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb6f9c21fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb6f9c21fb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb6f9c22490, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb6f9c22490, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb6f9c22490, 4, 0;
    %end;
    .scope S_0x7fb6f9c09680;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
