<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_dijkstra_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="pkg_dijkstra" />
            <top_module name="tb_dijkstra" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="757001fs"></ZoomEndTime>
      <Cursor1Time time="15000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="188"></NameColumnWidth>
      <ValueColumnWidth column_width="83"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="51" />
   <wvobject fp_name="/tb_dijkstra/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/en" type="logic">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/flag_fin" type="logic">
      <obj_property name="ElementShortName">flag_fin</obj_property>
      <obj_property name="ObjectShortName">flag_fin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/busy_ram_ext" type="logic">
      <obj_property name="ElementShortName">busy_ram_ext</obj_property>
      <obj_property name="ObjectShortName">busy_ram_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/start_node" type="array">
      <obj_property name="ElementShortName">start_node[4:0]</obj_property>
      <obj_property name="ObjectShortName">start_node[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/end_node" type="array">
      <obj_property name="ElementShortName">end_node[4:0]</obj_property>
      <obj_property name="ObjectShortName">end_node[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_end_write" type="logic">
      <obj_property name="ElementShortName">flag_end_write</obj_property>
      <obj_property name="ObjectShortName">flag_end_write</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_init" type="logic">
      <obj_property name="ElementShortName">flag_init</obj_property>
      <obj_property name="ObjectShortName">flag_init</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/en_UpdateRam" type="logic">
      <obj_property name="ElementShortName">en_UpdateRam</obj_property>
      <obj_property name="ObjectShortName">en_UpdateRam</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/en_NearestNode" type="logic">
      <obj_property name="ElementShortName">en_NearestNode</obj_property>
      <obj_property name="ObjectShortName">en_NearestNode</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_read_path" type="logic">
      <obj_property name="ElementShortName">flag_read_path</obj_property>
      <obj_property name="ObjectShortName">flag_read_path</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/next_node" type="array">
      <obj_property name="ElementShortName">next_node[9:0]</obj_property>
      <obj_property name="ObjectShortName">next_node[9:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/current_state" type="other">
      <obj_property name="ElementShortName">current_state</obj_property>
      <obj_property name="ObjectShortName">current_state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/node_seen" type="array">
      <obj_property name="ElementShortName">node_seen[16:0]</obj_property>
      <obj_property name="ObjectShortName">node_seen[16:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp_in1" type="array">
      <obj_property name="ElementShortName">comp_in1[9:0]</obj_property>
      <obj_property name="ObjectShortName">comp_in1[9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp_in2" type="array">
      <obj_property name="ElementShortName">comp_in2[9:0]</obj_property>
      <obj_property name="ObjectShortName">comp_in2[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp_out" type="array">
      <obj_property name="ElementShortName">comp_out[9:0]</obj_property>
      <obj_property name="ObjectShortName">comp_out[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/next_node" type="array">
      <obj_property name="ElementShortName">next_node[9:0]</obj_property>
      <obj_property name="ObjectShortName">next_node[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/node" type="array">
      <obj_property name="ElementShortName">node[9:0]</obj_property>
      <obj_property name="ObjectShortName">node[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/current_state" type="other">
      <obj_property name="ElementShortName">current_state</obj_property>
      <obj_property name="ObjectShortName">current_state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/addr_ram" type="array">
      <obj_property name="ElementShortName">addr_ram[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_ram[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/data_ram" type="array">
      <obj_property name="ElementShortName">data_ram[9:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/addr_ram_ext" type="array">
      <obj_property name="ElementShortName">addr_ram_ext[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_ram_ext[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/data_ram_ext" type="array">
      <obj_property name="ElementShortName">data_ram_ext[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_ext[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/din_ram_ext" type="array">
      <obj_property name="ElementShortName">din_ram_ext[15:0]</obj_property>
      <obj_property name="ObjectShortName">din_ram_ext[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/en_ram_ext" type="logic">
      <obj_property name="ElementShortName">en_ram_ext</obj_property>
      <obj_property name="ObjectShortName">en_ram_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/busy_ram_ext" type="logic">
      <obj_property name="ElementShortName">busy_ram_ext</obj_property>
      <obj_property name="ObjectShortName">busy_ram_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/we_ram_ext" type="logic">
      <obj_property name="ElementShortName">we_ram_ext</obj_property>
      <obj_property name="ObjectShortName">we_ram_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/comp_in1" type="array">
      <obj_property name="ElementShortName">comp_in1[4:0]</obj_property>
      <obj_property name="ObjectShortName">comp_in1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/comp_in2" type="array">
      <obj_property name="ElementShortName">comp_in2[4:0]</obj_property>
      <obj_property name="ObjectShortName">comp_in2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/comp_out" type="array">
      <obj_property name="ElementShortName">comp_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">comp_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/addr_rom" type="array">
      <obj_property name="ElementShortName">addr_rom[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rom[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/data_rom" type="array">
      <obj_property name="ElementShortName">data_rom[9:0]</obj_property>
      <obj_property name="ObjectShortName">data_rom[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/en_rom" type="logic">
      <obj_property name="ElementShortName">en_rom</obj_property>
      <obj_property name="ObjectShortName">en_rom</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/addr_ram" type="array">
      <obj_property name="ElementShortName">addr_ram[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_ram[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/din_ram" type="array">
      <obj_property name="ElementShortName">din_ram[9:0]</obj_property>
      <obj_property name="ObjectShortName">din_ram[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/data_ram" type="array">
      <obj_property name="ElementShortName">data_ram[9:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/comp_in1" type="array">
      <obj_property name="ElementShortName">comp_in1[4:0]</obj_property>
      <obj_property name="ObjectShortName">comp_in1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/comp_in2" type="array">
      <obj_property name="ElementShortName">comp_in2[4:0]</obj_property>
      <obj_property name="ObjectShortName">comp_in2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/comp_out" type="array">
      <obj_property name="ElementShortName">comp_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">comp_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/addr_rom" type="array">
      <obj_property name="ElementShortName">addr_rom[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rom[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/data_rom" type="array">
      <obj_property name="ElementShortName">data_rom[9:0]</obj_property>
      <obj_property name="ObjectShortName">data_rom[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/en_rom" type="logic">
      <obj_property name="ElementShortName">en_rom</obj_property>
      <obj_property name="ObjectShortName">en_rom</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/addr_ram" type="array">
      <obj_property name="ElementShortName">addr_ram[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_ram[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/din_ram" type="array">
      <obj_property name="ElementShortName">din_ram[9:0]</obj_property>
      <obj_property name="ObjectShortName">din_ram[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/data_ram" type="array">
      <obj_property name="ElementShortName">data_ram[9:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/en_ram" type="logic">
      <obj_property name="ElementShortName">en_ram</obj_property>
      <obj_property name="ObjectShortName">en_ram</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/we_ram" type="logic">
      <obj_property name="ElementShortName">we_ram</obj_property>
      <obj_property name="ObjectShortName">we_ram</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/current_state" type="other">
      <obj_property name="ElementShortName">current_state</obj_property>
      <obj_property name="ObjectShortName">current_state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_dijkstra/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
</wave_config>
