{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543090444807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543090444817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 15:14:04 2018 " "Processing started: Sat Nov 24 15:14:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543090444817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090444817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090444817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543090446276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543090446276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpatest.v 2 2 " "Found 2 design units, including 2 entities, in source file vpatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAtest " "Found entity 1: VGAtest" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475736 ""} { "Info" "ISGN_ENTITY_NAME" "2 outlet " "Found entity 2: outlet" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalestaff.v 1 1 " "Found 1 design units, including 1 entities, in source file scalestaff.v" { { "Info" "ISGN_ENTITY_NAME" "1 scalestaff " "Found entity 1: scalestaff" {  } { { "scalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/scalestaff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacenote.v 1 1 " "Found 1 design units, including 1 entities, in source file spacenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 spacenote " "Found entity 1: spacenote" {  } { { "spacenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/spacenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090475755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xCounter_clear VPAtest.v(158) " "Verilog HDL Implicit Net warning at VPAtest.v(158): created implicit net for \"xCounter_clear\"" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090475756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yCounter_clear VPAtest.v(170) " "Verilog HDL Implicit Net warning at VPAtest.v(170): created implicit net for \"yCounter_clear\"" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090475756 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xCounter VPAtest.v(150) " "Verilog HDL error at VPAtest.v(150): object \"xCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 150 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xCounter VPAtest.v(152) " "Verilog HDL error at VPAtest.v(152): object \"xCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 152 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xCounter VPAtest.v(155) " "Verilog HDL error at VPAtest.v(155): object \"xCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xCounter VPAtest.v(158) " "Verilog HDL error at VPAtest.v(158): object \"xCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "yCounter VPAtest.v(164) " "Verilog HDL error at VPAtest.v(164): object \"yCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 164 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "yCounter VPAtest.v(166) " "Verilog HDL error at VPAtest.v(166): object \"yCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 166 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "yCounter VPAtest.v(168) " "Verilog HDL error at VPAtest.v(168): object \"yCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "yCounter VPAtest.v(170) " "Verilog HDL error at VPAtest.v(170): object \"yCounter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtest/VPAtest.v" 170 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543090475759 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543090475942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 24 15:14:35 2018 " "Processing ended: Sat Nov 24 15:14:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543090475942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543090475942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543090475942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090475942 ""}
