// Seed: 1380890816
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4
);
  initial
    @(posedge 1'd0 >= 1'b0 or negedge id_0) begin
      id_3 = 1'b0;
    end
  logic id_5;
  type_11(
      1, id_3 | 1 - 1, 1
  );
  type_12 id_6 (
      .id_0(),
      .id_1(id_3),
      .id_2(1'h0)
  );
  type_13(
      1'd0, id_7, id_7 - 1
  );
endmodule
