0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/sim/image.v,1550894694,verilog,,C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v,,image,,,,,,,,
C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v,1550894694,verilog,,,,vga_syncIndex,,,,,,,,
