$date
	Fri Sep 28 02:43:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 3 ! s2 [2:0] $end
$var wire 3 " s1 [2:0] $end
$var wire 3 # s [2:0] $end
$var reg 1 $ a $end
$var reg 1 % c $end
$var reg 1 & res $end
$scope module FSM $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 3 ' saida [2:0] $end
$var reg 3 ( state [2:0] $end
$upscope $end
$scope module FSM1 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 & res $end
$var wire 3 ) s [2:0] $end
$var wire 3 * p [2:0] $end
$var wire 3 + e [2:0] $end
$scope module e0 $end
$var wire 1 % c $end
$var wire 1 , data $end
$var wire 1 & r $end
$var reg 1 - q $end
$upscope $end
$scope module e1 $end
$var wire 1 % c $end
$var wire 1 . data $end
$var wire 1 & r $end
$var reg 1 / q $end
$upscope $end
$scope module e2 $end
$var wire 1 % c $end
$var wire 1 0 data $end
$var wire 1 & r $end
$var reg 1 1 q $end
$upscope $end
$upscope $end
$scope module FSM2 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 6 2 dout [5:0] $end
$var wire 1 & res $end
$var wire 3 3 s [2:0] $end
$var wire 4 4 address [3:0] $end
$scope module st0 $end
$var wire 1 % c $end
$var wire 1 5 data $end
$var wire 1 & r $end
$var reg 1 6 q $end
$upscope $end
$scope module st1 $end
$var wire 1 % c $end
$var wire 1 7 data $end
$var wire 1 & r $end
$var reg 1 8 q $end
$upscope $end
$scope module st2 $end
$var wire 1 % c $end
$var wire 1 9 data $end
$var wire 1 & r $end
$var reg 1 : q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
x9
x8
x7
x6
x5
bx 4
bx 3
bx 2
x1
x0
x/
x.
x-
x,
bx +
bx *
bx )
bx (
bx '
x&
0%
x$
bx #
bx "
bx !
$end
#1
1.
0,
00
b10 *
b0 !
b0 3
15
07
09
0-
0/
b0 "
b0 )
b0 +
01
b1000 2
06
08
0:
b10 #
b10 '
b0 (
b0 4
0$
0&
1%
#2
1&
0%
#3
1,
b11 *
b1 !
b1 3
05
17
b10001 2
b1 4
16
b10 "
b10 )
b10 +
1/
b110 #
b110 '
b10 (
1%
#4
0%
#5
0.
0,
10
b100 *
15
b101 !
b101 3
b11 "
b11 )
b11 +
1-
06
b11101 2
b10 4
18
b101 #
b101 '
b101 (
1%
#6
0%
#7
1.
00
b10 *
05
07
19
b100101 2
b11 4
16
11
0/
b100 "
b100 )
b100 +
0-
b110 #
b110 '
b110 (
1%
#8
0%
#9
1,
1.
b11 *
b100 !
b100 3
15
09
1/
b10 "
b10 )
b10 +
01
06
08
b1100 2
b100 4
1:
b100 #
b100 '
b100 (
1%
#10
0.
10
b101 *
05
17
0%
b10100 2
b1100 4
1$
#11
19
b101 !
b101 3
15
07
0:
b101101 2
b1010 4
18
11
0/
b101 "
b101 )
b101 +
1-
b110 #
b110 '
b10 (
1%
#12
0%
#13
17
09
16
08
b11101 2
b1101 4
1:
b101 #
b101 '
b101 (
1%
#14
0%
#15
b110 !
b110 3
07
0:
b1110 2
b1011 4
18
b11 (
1%
#16
0%
#17
b0 !
b0 3
b1000 2
b1001 4
08
b110 #
b110 '
b110 (
1%
#18
0%
#19
b100 #
b100 '
b100 (
1%
#20
0%
#21
b110 #
b110 '
b10 (
1%
#22
0%
#23
b101 #
b101 '
b101 (
1%
#24
0%
#25
b11 (
1%
#26
1.
00
b11 *
b1 !
b1 3
05
17
0%
b10001 2
b1 4
0$
#27
0,
0.
10
b100 *
b101 !
b101 3
15
18
b11101 2
b10 4
06
01
b11 "
b11 )
b11 +
1/
b110 #
b110 '
b110 (
1%
#28
0%
#29
00
1.
b10 *
05
07
19
0-
0/
b100 "
b100 )
b100 +
11
b100101 2
b11 4
16
b100 #
b100 '
b100 (
1%
#30
0%
#31
1,
1.
b11 *
b100 !
b100 3
15
09
1:
08
b1100 2
b100 4
06
01
b10 "
b10 )
b10 +
1/
b110 #
b110 '
b10 (
1%
#32
0%
#33
0.
0,
10
b100 *
05
17
b1 !
b1 3
b11 "
b11 )
b11 +
1-
16
b10001 2
b1 4
0:
b101 #
b101 '
b101 (
1%
#34
0%
#35
1.
00
b10 *
b101 !
b101 3
15
18
b11101 2
b10 4
06
11
0/
b100 "
b100 )
b100 +
0-
b110 #
b110 '
b110 (
1%
#36
0%
#37
1,
1.
b11 *
05
07
19
1/
b10 "
b10 )
b10 +
01
b100101 2
b11 4
16
b100 #
b100 '
b100 (
1%
#38
0.
10
b101 *
b110 !
b110 3
15
09
0%
b1110 2
b1011 4
1$
#39
b0 !
b0 3
b1000 2
b1001 4
08
11
0/
b101 "
b101 )
b101 +
1-
b110 #
b110 '
b10 (
1%
#40
0%
#41
b101 #
b101 '
b101 (
1%
#42
0%
