<stg><name>ws2812</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="34">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="6">
<condition id="41">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="9">
<condition id="47">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="8">
<condition id="49">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="3">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="3">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="8">
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="324" op_0_bw="324" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:12  %empty = call { i256, i32, i32, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %stream_V_data_V), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_V_keep_V), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_V_strb_V), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_user_V), !map !75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_last_V), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_id_V), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_dest_V), !map !87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ws2812_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="324" op_0_bw="324" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:12  %empty = call { i256, i32, i32, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="324">
<![CDATA[
:13  %tmp_data_V = extractvalue { i256, i32, i32, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="324">
<![CDATA[
:14  %tmp_last_V = extractvalue { i256, i32, i32, i1, i1, i1, i1 } %empty, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
:15  %odd_column_load = load i1* @odd_column, align 1

]]></Node>
<StgValue><ssdm name="odd_column_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %odd_column_load, label %.preheader.preheader, label %.preheader65.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader65:0  %i = phi i4 [ %i_4, %1 ], [ 0, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader65:1  %exitcond1 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader65:3  %i_4 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:4  br i1 %exitcond1, label %.loopexit64.loopexit5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
:1  %tmp_19 = trunc i4 %i to i3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %Lo_assign = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_19, i5 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %Hi_assign = or i8 %Lo_assign, 23

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_20 = icmp ugt i8 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_21 = zext i8 %Lo_assign to i9

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_22 = zext i8 %Hi_assign to i9

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_23 = call i256 @llvm.part.select.i256(i256 %tmp_data_V, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_24 = sub i9 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_25 = xor i9 %tmp_21, 255

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_26 = sub i9 %tmp_22, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:11  %tmp_27 = select i1 %tmp_20, i9 %tmp_24, i9 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:12  %tmp_28 = select i1 %tmp_20, i256 %tmp_23, i256 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %tmp_29 = select i1 %tmp_20, i9 %tmp_25, i9 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %tmp_30 = sub i9 255, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="9">
<![CDATA[
:15  %tmp_31 = zext i9 %tmp_29 to i256

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:17  %tmp_33 = lshr i256 %tmp_28, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.loopexit64.loopexit5:0  br label %.loopexit64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i4 [ %i_3, %2 ], [ 7, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp, label %.loopexit64.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="4">
<![CDATA[
:1  %tmp_1 = trunc i4 %i1 to i3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %Lo_assign_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_1, i5 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %Hi_assign_2 = or i8 %Lo_assign_2, 23

]]></Node>
<StgValue><ssdm name="Hi_assign_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_2 = icmp ugt i8 %Lo_assign_2, %Hi_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_3 = zext i8 %Lo_assign_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_4 = zext i8 %Hi_assign_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_5 = call i256 @llvm.part.select.i256(i256 %tmp_data_V, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_6 = sub i9 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_7 = xor i9 %tmp_3, 255

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_8 = sub i9 %tmp_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:11  %tmp_9 = select i1 %tmp_2, i9 %tmp_6, i9 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:12  %tmp_10 = select i1 %tmp_2, i256 %tmp_5, i256 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %tmp_11 = select i1 %tmp_2, i9 %tmp_7, i9 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %tmp_12 = sub i9 255, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="9">
<![CDATA[
:15  %tmp_13 = zext i9 %tmp_11 to i256

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:17  %tmp_15 = lshr i256 %tmp_10, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %i_3 = add i4 -1, %i1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.loopexit64.loopexit:0  br label %.loopexit64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit64:0  %tmp_s = xor i1 %odd_column_load, true

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit64:1  br i1 %tmp_last_V, label %.preheader8.preheader, label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="odd_column_load" val="0"/>
<literal name="exitcond1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="odd_column_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="9">
<![CDATA[
:16  %tmp_32 = zext i9 %tmp_30 to i256

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:18  %tmp_34 = lshr i256 -1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %p_Result_s = and i256 %tmp_33, %tmp_34

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="256">
<![CDATA[
:20  %tmp_36 = trunc i256 %p_Result_s to i24

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1">
<![CDATA[
:21  call fastcc void @ws2812_led(i24 %tmp_36, i1* %out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1">
<![CDATA[
:21  call fastcc void @ws2812_led(i24 %tmp_36, i1* %out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="256" op_0_bw="9">
<![CDATA[
:16  %tmp_14 = zext i9 %tmp_12 to i256

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:18  %tmp_16 = lshr i256 -1, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %p_Result_1 = and i256 %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="256">
<![CDATA[
:20  %tmp_18 = trunc i256 %p_Result_1 to i24

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1">
<![CDATA[
:21  call fastcc void @ws2812_led(i24 %tmp_18, i1* %out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1">
<![CDATA[
:21  call fastcc void @ws2812_led(i24 %tmp_18, i1* %out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader8:0  %i2 = phi i13 [ %i_5, %3 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8:1  %exitcond = icmp eq i13 %i2, -3192

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8:3  %i_5 = add i13 %i2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %exitcond, label %mergeST.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %out_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
mergeST.loopexit:0  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
mergeST:0  %odd_column_new = phi i1 [ %tmp_s, %.loopexit64 ], [ false, %mergeST.loopexit ]

]]></Node>
<StgValue><ssdm name="odd_column_new"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:1  store i1 %odd_column_new, i1* @odd_column, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
mergeST:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
