// Seed: 2890537840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5 = id_1;
  genvar id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge (-1)) begin : LABEL_0
    id_4 <= id_4;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd23
) (
    input tri1 id_0,
    output wor _id_1,
    input tri1 id_2,
    input supply1 id_3
);
  logic [-1 : -1  ==  id_1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
