
**** 10/23/17 21:55:11 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT_select-test_01"  [ C:\Users\katerina\Desktop\ptyxiaki\projects\new_cla_5\cla_adder_16-pspicefiles\root_select\test


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "test_01.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "C:/Users/katerina/Desktop/ptyxiaki/ptm_library/PTM_Models.lib" 
* From [PSPICE NETLIST] section of C:\Users\katerina\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 100ns 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\ROOT_select.net" 



**** INCLUDING ROOT_select.net ****
* source CLA_ADDER_16
V_CLOCK_1         CLOCK_1 0  
+PULSE 0 { vdd_nominal } { clock_period / 2 } 10p 10p { clock_period / 2 } {
+  clock_period }
C_output_S_C14         0 S13  1f  TC=0,0 
C_output_S_C11         0 S10  1f  TC=0,0 
C_output_S_C8         0 S7  1f  TC=0,0 
C_output_S_C5         0 S4  1f  TC=0,0 
C_output_S_C2         0 S1  1f  TC=0,0 
C_output_S_C16         0 S15  1f  TC=0,0 
C_output_S_C13         0 S12  1f  TC=0,0 
C_output_S_C10         0 S9  1f  TC=0,0 
C_output_S_C7         0 S6  1f  TC=0,0 
C_output_S_C4         0 S3  1f  TC=0,0 
C_output_S_C15         0 S14  1f  TC=0,0 
C_output_S_C12         0 S11  1f  TC=0,0 
C_output_S_C9         0 S8  1f  TC=0,0 
C_output_S_C6         0 S5  1f  TC=0,0 
C_output_S_C1         0 S0  1f  TC=0,0 
C_output_S_C3         0 S2  1f  TC=0,0 
V_V1         VDD 0 { vdd_nominal }
C_C2         0 C_OUT_NOT  1f  TC=0,0 
C_C1         0 C_OUT  1f  TC=0,0 
V_in_A_V1         A0 0   PWL   
+ FILE "stimuli/sel_A0.txt" 
V_in_A_V2         A1 0   PWL   
+ FILE "stimuli/sel_A1.txt" 
V_in_A_V3         A2 0   PWL   
+ FILE "stimuli/sel_A2.txt" 
V_in_A_V4         A3 0   PWL   
+ FILE "stimuli/sel_A3.txt" 
V_in_A_V5         A4 0   PWL   
+ FILE "stimuli/sel_A4.txt" 
V_in_A_V6         A5 0   PWL   
+ FILE "stimuli/sel_A5.txt" 
V_in_A_V7         A6 0   PWL   
+ FILE "stimuli/sel_A6.txt" 
V_in_A_V8         A7 0   PWL   
+ FILE "stimuli/sel_A7.txt" 
V_in_A_V9         A8 0   PWL   
+ FILE "stimuli/sel_A8.txt" 
V_in_A_V10         A9 0   PWL   
+ FILE "stimuli/sel_A9.txt" 
V_in_A_V11         A10 0   PWL   
+ FILE "stimuli/sel_A10.txt" 
V_in_A_V12         A11 0   PWL   
+ FILE "stimuli/sel_A11.txt" 
V_in_A_V13         A12 0   PWL   
+ FILE "stimuli/sel_A12.txt" 
V_in_A_V14         A13 0   PWL   
+ FILE "stimuli/sel_A13.txt" 
V_in_A_V15         A14 0   PWL   
+ FILE "stimuli/sel_A14.txt" 
V_in_A_V16         A15 0   PWL   
+ FILE "stimuli/sel_A15.txt" 
C_output_SB_C2         0 SB1  1f  TC=0,0 
C_output_SB_C1         0 SB0  1f  TC=0,0 
C_output_SB_C16         0 SB15  1f  TC=0,0 
C_output_SB_C15         0 SB14  1f  TC=0,0 
C_output_SB_C14         0 SB13  1f  TC=0,0 
C_output_SB_C13         0 SB12  1f  TC=0,0 
C_output_SB_C12         0 SB11  1f  TC=0,0 
C_output_SB_C11         0 SB10  1f  TC=0,0 
C_output_SB_C10         0 SB9  1f  TC=0,0 
C_output_SB_C9         0 SB8  1f  TC=0,0 
C_output_SB_C8         0 SB7  1f  TC=0,0 
C_output_SB_C7         0 SB6  1f  TC=0,0 
C_output_SB_C6         0 SB5  1f  TC=0,0 
C_output_SB_C5         0 SB4  1f  TC=0,0 
C_output_SB_C4         0 SB3  1f  TC=0,0 
C_output_SB_C3         0 SB2  1f  TC=0,0 
V_in_B_V1         B0 0   PWL   
+ FILE "stimuli/sel_B0.txt" 
V_in_B_V2         B1 0   PWL   
+ FILE "stimuli/sel_B1.txt" 
V_in_B_V3         B2 0   PWL   
+ FILE "stimuli/sel_B2.txt" 
V_in_B_V4         B3 0   PWL   
+ FILE "stimuli/sel_B3.txt" 
V_in_B_V5         B4 0   PWL   
+ FILE "stimuli/sel_B4.txt" 
V_in_B_V6         B5 0   PWL   
+ FILE "stimuli/sel_B5.txt" 
V_in_B_V7         B6 0   PWL   
+ FILE "stimuli/sel_B6.txt" 
V_in_B_V8         B7 0   PWL   
+ FILE "stimuli/sel_B7.txt" 
V_in_B_V9         B8 0   PWL   
+ FILE "stimuli/sel_B8.txt" 
V_in_B_V10         B9 0   PWL   
+ FILE "stimuli/sel_B9.txt" 
V_in_B_V11         B10 0   PWL   
+ FILE "stimuli/sel_B10.txt" 
V_in_B_V12         B11 0   PWL   
+ FILE "stimuli/sel_B11.txt" 
V_in_B_V13         B12 0   PWL   
+ FILE "stimuli/sel_B12.txt" 
V_in_B_V14         B13 0   PWL   
+ FILE "stimuli/sel_B13.txt" 
V_in_B_V15         B14 0   PWL   
+ FILE "stimuli/sel_B14.txt" 
V_in_B_V16         B15 0   PWL   
+ FILE "stimuli/sel_B15.txt" 
M_adder_not_A15_M1         adder_N10280 A15 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A15_M2         adder_N10280 A15 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A6_M1         A6 A6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A6_M2         A6 A6 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A13_M1         A13 A13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A13_M2         A13 A13 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A4_M1         adder_N05437 A4 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A4_M2         adder_N05437 A4 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B15_M1         B15 B15 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B15_M2         B15 B15 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B6_M1         adder_N05325 B6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B6_M2         adder_N05325 B6 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_Co_DIFF_NET_M2        
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00302 adder_block_3_N02116 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_Co_DIFF_NET_M5        
+  adder_block_3_block_carry_C3_N00845 adder_block_3_N01614
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_Co_DIFF_NET_M3        
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00314 adder_block_3_N02116
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_Co_DIFF_NET_M6        
+  adder_block_3_block_carry_C3_N00841 adder_block_3_N01607
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_Co_DIFF_NET_M1        
+  adder_block_3_block_carry_C3_N00845 adder_block_3_N02154 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_Co_DIFF_NET_M4        
+  adder_block_3_block_carry_C3_N00841 adder_block_3_N02112
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_DCML_M4         adder_block_3_N01628
+  adder_block_3_N01621 adder_block_3_block_carry_C3_DCML_N00757
+  adder_block_3_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M9         adder_block_3_N01621
+  adder_block_3_N01628 adder_block_3_block_carry_C3_DCML_N00714
+  adder_block_3_block_carry_C3_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M14        
+  adder_block_3_block_carry_C3_DCML_N00753
+  adder_block_3_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M2         adder_block_3_N01628
+  adder_block_3_N01621 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_DCML_M7         adder_block_3_N01628 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_DCML_M12        
+  adder_block_3_block_carry_C3_DCML_N00710
+  adder_block_3_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M5        
+  adder_block_3_block_carry_C3_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M10         adder_block_3_N01628
+  adder_block_3_N01621 adder_block_3_block_carry_C3_DCML_N00753
+  adder_block_3_block_carry_C3_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M15        
+  adder_block_3_block_carry_C3_DCML_N00745
+  adder_block_3_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M3         adder_block_3_N01621
+  adder_block_3_N01628 adder_block_3_block_carry_C3_DCML_N00757
+  adder_block_3_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M8        
+  adder_block_3_block_carry_C3_N00841 adder_block_3_N01621
+  adder_block_3_block_carry_C3_DCML_N00710
+  adder_block_3_block_carry_C3_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M13        
+  adder_block_3_block_carry_C3_DCML_N00714
+  adder_block_3_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C3_DCML_M1         adder_block_3_N01621
+  adder_block_3_N01628 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_DCML_M6         adder_block_3_N01621 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C3_DCML_M11        
+  adder_block_3_block_carry_C3_N00845 adder_block_3_N01628
+  adder_block_3_block_carry_C3_DCML_N00745
+  adder_block_3_block_carry_C3_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_Co_DIFF_NET_M2        
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00302 adder_block_3_N02088 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_Co_DIFF_NET_M5        
+  adder_block_3_block_carry_C1_N00845 adder_N63386
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_Co_DIFF_NET_M3        
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00314 adder_block_3_N02084
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_Co_DIFF_NET_M6        
+  adder_block_3_block_carry_C1_N00841 adder_N63382
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_Co_DIFF_NET_M1        
+  adder_block_3_block_carry_C1_N00845 adder_block_3_N02092 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_Co_DIFF_NET_M4        
+  adder_block_3_block_carry_C1_N00841 adder_block_3_N02080
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_DCML_M4         adder_block_3_N01600
+  adder_block_3_N01593 adder_block_3_block_carry_C1_DCML_N00757
+  adder_block_3_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M9         adder_block_3_N01593
+  adder_block_3_N01600 adder_block_3_block_carry_C1_DCML_N00714
+  adder_block_3_block_carry_C1_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M14        
+  adder_block_3_block_carry_C1_DCML_N00753
+  adder_block_3_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M2         adder_block_3_N01600
+  adder_block_3_N01593 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_DCML_M7         adder_block_3_N01600 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_DCML_M12        
+  adder_block_3_block_carry_C1_DCML_N00710
+  adder_block_3_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M5        
+  adder_block_3_block_carry_C1_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M10         adder_block_3_N01600
+  adder_block_3_N01593 adder_block_3_block_carry_C1_DCML_N00753
+  adder_block_3_block_carry_C1_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M15        
+  adder_block_3_block_carry_C1_DCML_N00745
+  adder_block_3_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M3         adder_block_3_N01593
+  adder_block_3_N01600 adder_block_3_block_carry_C1_DCML_N00757
+  adder_block_3_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M8        
+  adder_block_3_block_carry_C1_N00841 adder_block_3_N01593
+  adder_block_3_block_carry_C1_DCML_N00710
+  adder_block_3_block_carry_C1_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M13        
+  adder_block_3_block_carry_C1_DCML_N00714
+  adder_block_3_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C1_DCML_M1         adder_block_3_N01593
+  adder_block_3_N01600 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_DCML_M6         adder_block_3_N01593 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C1_DCML_M11        
+  adder_block_3_block_carry_C1_N00845 adder_block_3_N01600
+  adder_block_3_block_carry_C1_DCML_N00745
+  adder_block_3_block_carry_C1_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_Co_DIFF_NET_M2        
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00302 adder_block_3_N02104 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_Co_DIFF_NET_M5        
+  adder_block_3_block_carry_C2_N00845 adder_block_3_N01600
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_Co_DIFF_NET_M3        
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00314 adder_block_3_N02100
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_Co_DIFF_NET_M6        
+  adder_block_3_block_carry_C2_N00841 adder_block_3_N01593
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_Co_DIFF_NET_M1        
+  adder_block_3_block_carry_C2_N00845 adder_block_3_N02108 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_Co_DIFF_NET_M4        
+  adder_block_3_block_carry_C2_N00841 adder_block_3_N02096
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_DCML_M4         adder_block_3_N01614
+  adder_block_3_N01607 adder_block_3_block_carry_C2_DCML_N00757
+  adder_block_3_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M9         adder_block_3_N01607
+  adder_block_3_N01614 adder_block_3_block_carry_C2_DCML_N00714
+  adder_block_3_block_carry_C2_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M14        
+  adder_block_3_block_carry_C2_DCML_N00753
+  adder_block_3_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M2         adder_block_3_N01614
+  adder_block_3_N01607 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_DCML_M7         adder_block_3_N01614 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_DCML_M12        
+  adder_block_3_block_carry_C2_DCML_N00710
+  adder_block_3_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M5        
+  adder_block_3_block_carry_C2_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M10         adder_block_3_N01614
+  adder_block_3_N01607 adder_block_3_block_carry_C2_DCML_N00753
+  adder_block_3_block_carry_C2_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M15        
+  adder_block_3_block_carry_C2_DCML_N00745
+  adder_block_3_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M3         adder_block_3_N01607
+  adder_block_3_N01614 adder_block_3_block_carry_C2_DCML_N00757
+  adder_block_3_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M8        
+  adder_block_3_block_carry_C2_N00841 adder_block_3_N01607
+  adder_block_3_block_carry_C2_DCML_N00710
+  adder_block_3_block_carry_C2_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M13        
+  adder_block_3_block_carry_C2_DCML_N00714
+  adder_block_3_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C2_DCML_M1         adder_block_3_N01607
+  adder_block_3_N01614 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_DCML_M6         adder_block_3_N01607 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C2_DCML_M11        
+  adder_block_3_block_carry_C2_N00845 adder_block_3_N01614
+  adder_block_3_block_carry_C2_DCML_N00745
+  adder_block_3_block_carry_C2_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_Co_DIFF_NET_M2        
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00302 adder_block_3_N02166 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_Co_DIFF_NET_M5        
+  adder_block_3_block_carry_C4_N00845 adder_block_3_N01628
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_Co_DIFF_NET_M3        
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00314 adder_block_3_N02162
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_Co_DIFF_NET_M6        
+  adder_block_3_block_carry_C4_N00841 adder_block_3_N01621
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_Co_DIFF_NET_M1        
+  adder_block_3_block_carry_C4_N00845 adder_block_3_N02170 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_Co_DIFF_NET_M4        
+  adder_block_3_block_carry_C4_N00841 adder_block_3_N02158
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_3_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_DCML_M4         adder_N10516 adder_N10512
+  adder_block_3_block_carry_C4_DCML_N00757
+  adder_block_3_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M9         adder_N10512 adder_N10516
+  adder_block_3_block_carry_C4_DCML_N00714
+  adder_block_3_block_carry_C4_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M14        
+  adder_block_3_block_carry_C4_DCML_N00753
+  adder_block_3_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M2         adder_N10516 adder_N10512 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_DCML_M7         adder_N10516 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_DCML_M12        
+  adder_block_3_block_carry_C4_DCML_N00710
+  adder_block_3_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M5        
+  adder_block_3_block_carry_C4_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M10         adder_N10516 adder_N10512
+  adder_block_3_block_carry_C4_DCML_N00753
+  adder_block_3_block_carry_C4_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M15        
+  adder_block_3_block_carry_C4_DCML_N00745
+  adder_block_3_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M3         adder_N10512 adder_N10516
+  adder_block_3_block_carry_C4_DCML_N00757
+  adder_block_3_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M8        
+  adder_block_3_block_carry_C4_N00841 adder_N10512
+  adder_block_3_block_carry_C4_DCML_N00710
+  adder_block_3_block_carry_C4_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M13        
+  adder_block_3_block_carry_C4_DCML_N00714
+  adder_block_3_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_C4_DCML_M1         adder_N10512 adder_N10516 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_DCML_M6         adder_N10512 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_C4_DCML_M11        
+  adder_block_3_block_carry_C4_N00845 adder_N10516
+  adder_block_3_block_carry_C4_DCML_N00745
+  adder_block_3_block_carry_C4_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M5        
+  adder_block_3_block_carry_group_G_N01880 adder_block_3_N02154
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M4        
+  adder_block_3_block_carry_group_G_N01876 adder_block_3_N02158
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M1        
+  adder_block_3_block_carry_group_G_N01880 adder_block_3_N02170 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M3        
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 adder_block_3_N02162
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M8        
+  adder_block_3_block_carry_group_G_N01876 adder_block_3_N02112
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M7        
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 adder_block_3_N02116
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M6        
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 adder_block_3_N02116
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M2        
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 adder_block_3_N02166 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M10        
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 adder_block_3_N02104
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M14        
+  adder_block_3_block_carry_group_G_N01876 adder_block_3_N02088
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M9        
+  adder_block_3_block_carry_group_G_N01880 adder_block_3_N02108
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M13        
+  adder_block_3_block_carry_group_G_N01880 adder_block_3_N02092
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M12        
+  adder_block_3_block_carry_group_G_N01876 adder_block_3_N02096
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M11        
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 adder_block_3_N02100
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M4         adder_N61657 adder_N61653
+  adder_block_3_block_carry_group_G_DCML_N00757
+  adder_block_3_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M9         adder_N61653 adder_N61657
+  adder_block_3_block_carry_group_G_DCML_N00714
+  adder_block_3_block_carry_group_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M14        
+  adder_block_3_block_carry_group_G_DCML_N00753
+  adder_block_3_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M2         adder_N61657 adder_N61653
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M7         adder_N61657 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M12        
+  adder_block_3_block_carry_group_G_DCML_N00710
+  adder_block_3_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M5        
+  adder_block_3_block_carry_group_G_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M10         adder_N61657 adder_N61653
+  adder_block_3_block_carry_group_G_DCML_N00753
+  adder_block_3_block_carry_group_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M15        
+  adder_block_3_block_carry_group_G_DCML_N00745
+  adder_block_3_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M3         adder_N61653 adder_N61657
+  adder_block_3_block_carry_group_G_DCML_N00757
+  adder_block_3_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M8        
+  adder_block_3_block_carry_group_G_N01876 adder_N61653
+  adder_block_3_block_carry_group_G_DCML_N00710
+  adder_block_3_block_carry_group_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M13        
+  adder_block_3_block_carry_group_G_DCML_N00714
+  adder_block_3_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M1         adder_N61653 adder_N61657
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M6         adder_N61653 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_G_DCML_M11        
+  adder_block_3_block_carry_group_G_N01880 adder_N61657
+  adder_block_3_block_carry_group_G_DCML_N00745
+  adder_block_3_block_carry_group_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M4         adder_N61649 adder_N61645
+  adder_block_3_block_carry_group_P_DCML_N00757
+  adder_block_3_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M9         adder_N61645 adder_N61649
+  adder_block_3_block_carry_group_P_DCML_N00714
+  adder_block_3_block_carry_group_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M14        
+  adder_block_3_block_carry_group_P_DCML_N00753
+  adder_block_3_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M2         adder_N61649 adder_N61645
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M7         adder_N61649 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M12        
+  adder_block_3_block_carry_group_P_DCML_N00710
+  adder_block_3_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M5        
+  adder_block_3_block_carry_group_P_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M10         adder_N61649 adder_N61645
+  adder_block_3_block_carry_group_P_DCML_N00753
+  adder_block_3_block_carry_group_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M15        
+  adder_block_3_block_carry_group_P_DCML_N00745
+  adder_block_3_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M3         adder_N61645 adder_N61649
+  adder_block_3_block_carry_group_P_DCML_N00757
+  adder_block_3_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M8        
+  adder_block_3_block_carry_group_P_N02497 adder_N61645
+  adder_block_3_block_carry_group_P_DCML_N00710
+  adder_block_3_block_carry_group_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M13        
+  adder_block_3_block_carry_group_P_DCML_N00714
+  adder_block_3_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M1         adder_N61645 adder_N61649
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M6         adder_N61645 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_DCML_M11        
+  adder_block_3_block_carry_group_P_N02501 adder_N61649
+  adder_block_3_block_carry_group_P_DCML_N00745
+  adder_block_3_block_carry_group_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M8        
+  adder_block_3_block_carry_group_P_N02501 adder_block_3_N02084
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M2        
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 adder_block_3_N02084 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M7        
+  adder_block_3_block_carry_group_P_N02497 adder_block_3_N02080
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M4        
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 adder_block_3_N02084
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M1        
+  adder_block_3_block_carry_group_P_N02497 adder_block_3_N02080 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M3        
+  adder_block_3_block_carry_group_P_N02497 adder_block_3_N02080
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M6        
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 adder_block_3_N02084
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M5        
+  adder_block_3_block_carry_group_P_N02497 adder_block_3_N02080
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_S_DIFF_NET_M2        
+  adder_block_3_digit2_S_S_DIFF_NET_N00298 adder_block_3_N01607 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_S_DIFF_NET_M5         adder_block_3_digit2_S_N00086
+  adder_block_3_N02116 adder_block_3_digit2_S_S_DIFF_NET_N00298
+  adder_block_3_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_S_DIFF_NET_M3         adder_block_3_digit2_S_N00090
+  adder_block_3_N02116 adder_block_3_digit2_S_S_DIFF_NET_N00294
+  adder_block_3_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_S_DIFF_NET_M1        
+  adder_block_3_digit2_S_S_DIFF_NET_N00294 adder_block_3_N01614 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_S_DIFF_NET_M6         adder_block_3_digit2_S_N00090
+  adder_block_3_N02112 adder_block_3_digit2_S_S_DIFF_NET_N00298
+  adder_block_3_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_S_DIFF_NET_M4         adder_block_3_digit2_S_N00086
+  adder_block_3_N02112 adder_block_3_digit2_S_S_DIFF_NET_N00294
+  adder_block_3_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_DCML_M4         SB14 S14
+  adder_block_3_digit2_S_DCML_N00757 adder_block_3_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M9         S14 SB14
+  adder_block_3_digit2_S_DCML_N00714 adder_block_3_digit2_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M14         adder_block_3_digit2_S_DCML_N00753
+  adder_block_3_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M2         SB14 S14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_DCML_M7         SB14 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_DCML_M12         adder_block_3_digit2_S_DCML_N00710
+  adder_block_3_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M5         adder_block_3_digit2_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M10         SB14 S14
+  adder_block_3_digit2_S_DCML_N00753 adder_block_3_digit2_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M15         adder_block_3_digit2_S_DCML_N00745
+  adder_block_3_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M3         S14 SB14
+  adder_block_3_digit2_S_DCML_N00757 adder_block_3_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M8         adder_block_3_digit2_S_N00090 S14
+  adder_block_3_digit2_S_DCML_N00710 adder_block_3_digit2_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M13         adder_block_3_digit2_S_DCML_N00714
+  adder_block_3_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_S_DCML_M1         S14 SB14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_DCML_M6         S14 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_S_DCML_M11         adder_block_3_digit2_S_N00086 SB14
+  adder_block_3_digit2_S_DCML_N00745 adder_block_3_digit2_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_P_DIFF_NET_M4         adder_block_3_digit2_P_N00400
+  B14 adder_block_3_digit2_P_P_DIFF_NET_N00761
+  adder_block_3_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_P_DIFF_NET_M6         adder_block_3_digit2_P_N00404
+  B14 adder_block_3_digit2_P_P_DIFF_NET_N00765
+  adder_block_3_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_P_DIFF_NET_M1        
+  adder_block_3_digit2_P_P_DIFF_NET_N00761 A14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_P_DIFF_NET_M3         adder_block_3_digit2_P_N00404
+  adder_N10196 adder_block_3_digit2_P_P_DIFF_NET_N00761
+  adder_block_3_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_P_DIFF_NET_M5         adder_block_3_digit2_P_N00400
+  adder_N10196 adder_block_3_digit2_P_P_DIFF_NET_N00765
+  adder_block_3_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_P_DIFF_NET_M2        
+  adder_block_3_digit2_P_P_DIFF_NET_N00765 A14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_DCML_M4         adder_block_3_N02116
+  adder_block_3_N02112 adder_block_3_digit2_P_DCML_N00757
+  adder_block_3_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M9         adder_block_3_N02112
+  adder_block_3_N02116 adder_block_3_digit2_P_DCML_N00714
+  adder_block_3_digit2_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M14         adder_block_3_digit2_P_DCML_N00753
+  adder_block_3_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M2         adder_block_3_N02116
+  adder_block_3_N02112 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_DCML_M7         adder_block_3_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_DCML_M12         adder_block_3_digit2_P_DCML_N00710
+  adder_block_3_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M5         adder_block_3_digit2_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M10         adder_block_3_N02116
+  adder_block_3_N02112 adder_block_3_digit2_P_DCML_N00753
+  adder_block_3_digit2_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M15         adder_block_3_digit2_P_DCML_N00745
+  adder_block_3_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M3         adder_block_3_N02112
+  adder_block_3_N02116 adder_block_3_digit2_P_DCML_N00757
+  adder_block_3_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M8         adder_block_3_digit2_P_N00404
+  adder_block_3_N02112 adder_block_3_digit2_P_DCML_N00710
+  adder_block_3_digit2_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M13         adder_block_3_digit2_P_DCML_N00714
+  adder_block_3_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_P_DCML_M1         adder_block_3_N02112
+  adder_block_3_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_DCML_M6         adder_block_3_N02112 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_P_DCML_M11         adder_block_3_digit2_P_N00400
+  adder_block_3_N02116 adder_block_3_digit2_P_DCML_N00745
+  adder_block_3_digit2_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M4         adder_block_3_N02154
+  adder_block_3_N02116 adder_block_3_digit2_G_DCML_N00757
+  adder_block_3_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M9         adder_block_3_N02116
+  adder_block_3_N02154 adder_block_3_digit2_G_DCML_N00714
+  adder_block_3_digit2_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M14         adder_block_3_digit2_G_DCML_N00753
+  adder_block_3_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M2         adder_block_3_N02154
+  adder_block_3_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_DCML_M7         adder_block_3_N02154 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_DCML_M12         adder_block_3_digit2_G_DCML_N00710
+  adder_block_3_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M5         adder_block_3_digit2_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M10         adder_block_3_N02154
+  adder_block_3_N02116 adder_block_3_digit2_G_DCML_N00753
+  adder_block_3_digit2_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M15         adder_block_3_digit2_G_DCML_N00745
+  adder_block_3_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M3         adder_block_3_N02116
+  adder_block_3_N02154 adder_block_3_digit2_G_DCML_N00757
+  adder_block_3_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M8         adder_block_3_digit2_G_N00406
+  adder_block_3_N02116 adder_block_3_digit2_G_DCML_N00710
+  adder_block_3_digit2_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M13         adder_block_3_digit2_G_DCML_N00714
+  adder_block_3_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_DCML_M1         adder_block_3_N02116
+  adder_block_3_N02154 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_DCML_M6         adder_block_3_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_DCML_M11         adder_block_3_digit2_G_N00410
+  adder_block_3_N02154 adder_block_3_digit2_G_DCML_N00745
+  adder_block_3_digit2_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit2_G_G_DIFF_NET_M2        
+  adder_block_3_digit2_G_G_DIFF_NET_N01214 A14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_G_DIFF_NET_M4         adder_block_3_digit2_G_N00406
+  B14 adder_block_3_digit2_G_G_DIFF_NET_N01210
+  adder_block_3_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_G_DIFF_NET_M6         adder_block_3_digit2_G_N00406
+  B14 adder_block_3_digit2_G_G_DIFF_NET_N01214
+  adder_block_3_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_G_DIFF_NET_M1        
+  adder_block_3_digit2_G_G_DIFF_NET_N01210 A14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_G_DIFF_NET_M3         adder_block_3_digit2_G_N00410
+  adder_N10196 adder_block_3_digit2_G_G_DIFF_NET_N01210
+  adder_block_3_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit2_G_G_DIFF_NET_M5         adder_block_3_digit2_G_N00406
+  adder_N10196 adder_block_3_digit2_G_G_DIFF_NET_N01214
+  adder_block_3_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_S_DIFF_NET_M2        
+  adder_block_3_digit1_S_S_DIFF_NET_N00298 adder_block_3_N01593 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_S_DIFF_NET_M5         adder_block_3_digit1_S_N00086
+  adder_block_3_N02100 adder_block_3_digit1_S_S_DIFF_NET_N00298
+  adder_block_3_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_S_DIFF_NET_M3         adder_block_3_digit1_S_N00090
+  adder_block_3_N02100 adder_block_3_digit1_S_S_DIFF_NET_N00294
+  adder_block_3_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_S_DIFF_NET_M1        
+  adder_block_3_digit1_S_S_DIFF_NET_N00294 adder_block_3_N01600 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_S_DIFF_NET_M6         adder_block_3_digit1_S_N00090
+  adder_block_3_N02096 adder_block_3_digit1_S_S_DIFF_NET_N00298
+  adder_block_3_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_S_DIFF_NET_M4         adder_block_3_digit1_S_N00086
+  adder_block_3_N02096 adder_block_3_digit1_S_S_DIFF_NET_N00294
+  adder_block_3_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_DCML_M4         SB13 S13
+  adder_block_3_digit1_S_DCML_N00757 adder_block_3_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M9         S13 SB13
+  adder_block_3_digit1_S_DCML_N00714 adder_block_3_digit1_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M14         adder_block_3_digit1_S_DCML_N00753
+  adder_block_3_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M2         SB13 S13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_DCML_M7         SB13 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_DCML_M12         adder_block_3_digit1_S_DCML_N00710
+  adder_block_3_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M5         adder_block_3_digit1_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M10         SB13 S13
+  adder_block_3_digit1_S_DCML_N00753 adder_block_3_digit1_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M15         adder_block_3_digit1_S_DCML_N00745
+  adder_block_3_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M3         S13 SB13
+  adder_block_3_digit1_S_DCML_N00757 adder_block_3_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M8         adder_block_3_digit1_S_N00090 S13
+  adder_block_3_digit1_S_DCML_N00710 adder_block_3_digit1_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M13         adder_block_3_digit1_S_DCML_N00714
+  adder_block_3_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_S_DCML_M1         S13 SB13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_DCML_M6         S13 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_S_DCML_M11         adder_block_3_digit1_S_N00086 SB13
+  adder_block_3_digit1_S_DCML_N00745 adder_block_3_digit1_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_P_DIFF_NET_M4         adder_block_3_digit1_P_N00400
+  B13 adder_block_3_digit1_P_P_DIFF_NET_N00761
+  adder_block_3_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_P_DIFF_NET_M6         adder_block_3_digit1_P_N00404
+  B13 adder_block_3_digit1_P_P_DIFF_NET_N00765
+  adder_block_3_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_P_DIFF_NET_M1        
+  adder_block_3_digit1_P_P_DIFF_NET_N00761 A13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_P_DIFF_NET_M3         adder_block_3_digit1_P_N00404
+  adder_N10208 adder_block_3_digit1_P_P_DIFF_NET_N00761
+  adder_block_3_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_P_DIFF_NET_M5         adder_block_3_digit1_P_N00400
+  adder_N10208 adder_block_3_digit1_P_P_DIFF_NET_N00765
+  adder_block_3_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_P_DIFF_NET_M2        
+  adder_block_3_digit1_P_P_DIFF_NET_N00765 A13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_DCML_M4         adder_block_3_N02100
+  adder_block_3_N02096 adder_block_3_digit1_P_DCML_N00757
+  adder_block_3_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M9         adder_block_3_N02096
+  adder_block_3_N02100 adder_block_3_digit1_P_DCML_N00714
+  adder_block_3_digit1_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M14         adder_block_3_digit1_P_DCML_N00753
+  adder_block_3_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M2         adder_block_3_N02100
+  adder_block_3_N02096 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_DCML_M7         adder_block_3_N02100 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_DCML_M12         adder_block_3_digit1_P_DCML_N00710
+  adder_block_3_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M5         adder_block_3_digit1_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M10         adder_block_3_N02100
+  adder_block_3_N02096 adder_block_3_digit1_P_DCML_N00753
+  adder_block_3_digit1_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M15         adder_block_3_digit1_P_DCML_N00745
+  adder_block_3_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M3         adder_block_3_N02096
+  adder_block_3_N02100 adder_block_3_digit1_P_DCML_N00757
+  adder_block_3_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M8         adder_block_3_digit1_P_N00404
+  adder_block_3_N02096 adder_block_3_digit1_P_DCML_N00710
+  adder_block_3_digit1_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M13         adder_block_3_digit1_P_DCML_N00714
+  adder_block_3_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_P_DCML_M1         adder_block_3_N02096
+  adder_block_3_N02100 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_DCML_M6         adder_block_3_N02096 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_P_DCML_M11         adder_block_3_digit1_P_N00400
+  adder_block_3_N02100 adder_block_3_digit1_P_DCML_N00745
+  adder_block_3_digit1_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M4         adder_block_3_N02108
+  adder_block_3_N02104 adder_block_3_digit1_G_DCML_N00757
+  adder_block_3_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M9         adder_block_3_N02104
+  adder_block_3_N02108 adder_block_3_digit1_G_DCML_N00714
+  adder_block_3_digit1_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M14         adder_block_3_digit1_G_DCML_N00753
+  adder_block_3_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M2         adder_block_3_N02108
+  adder_block_3_N02104 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_DCML_M7         adder_block_3_N02108 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_DCML_M12         adder_block_3_digit1_G_DCML_N00710
+  adder_block_3_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M5         adder_block_3_digit1_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M10         adder_block_3_N02108
+  adder_block_3_N02104 adder_block_3_digit1_G_DCML_N00753
+  adder_block_3_digit1_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M15         adder_block_3_digit1_G_DCML_N00745
+  adder_block_3_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M3         adder_block_3_N02104
+  adder_block_3_N02108 adder_block_3_digit1_G_DCML_N00757
+  adder_block_3_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M8         adder_block_3_digit1_G_N00406
+  adder_block_3_N02104 adder_block_3_digit1_G_DCML_N00710
+  adder_block_3_digit1_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M13         adder_block_3_digit1_G_DCML_N00714
+  adder_block_3_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_DCML_M1         adder_block_3_N02104
+  adder_block_3_N02108 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_DCML_M6         adder_block_3_N02104 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_DCML_M11         adder_block_3_digit1_G_N00410
+  adder_block_3_N02108 adder_block_3_digit1_G_DCML_N00745
+  adder_block_3_digit1_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit1_G_G_DIFF_NET_M2        
+  adder_block_3_digit1_G_G_DIFF_NET_N01214 A13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_G_DIFF_NET_M4         adder_block_3_digit1_G_N00406
+  B13 adder_block_3_digit1_G_G_DIFF_NET_N01210
+  adder_block_3_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_G_DIFF_NET_M6         adder_block_3_digit1_G_N00406
+  B13 adder_block_3_digit1_G_G_DIFF_NET_N01214
+  adder_block_3_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_G_DIFF_NET_M1        
+  adder_block_3_digit1_G_G_DIFF_NET_N01210 A13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_G_DIFF_NET_M3         adder_block_3_digit1_G_N00410
+  adder_N10208 adder_block_3_digit1_G_G_DIFF_NET_N01210
+  adder_block_3_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit1_G_G_DIFF_NET_M5         adder_block_3_digit1_G_N00406
+  adder_N10208 adder_block_3_digit1_G_G_DIFF_NET_N01214
+  adder_block_3_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_S_DIFF_NET_M2        
+  adder_block_3_digit3_S_S_DIFF_NET_N00298 adder_block_3_N01621 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_S_DIFF_NET_M5         adder_block_3_digit3_S_N00086
+  adder_block_3_N02162 adder_block_3_digit3_S_S_DIFF_NET_N00298
+  adder_block_3_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_S_DIFF_NET_M3         adder_block_3_digit3_S_N00090
+  adder_block_3_N02162 adder_block_3_digit3_S_S_DIFF_NET_N00294
+  adder_block_3_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_S_DIFF_NET_M1        
+  adder_block_3_digit3_S_S_DIFF_NET_N00294 adder_block_3_N01628 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_S_DIFF_NET_M6         adder_block_3_digit3_S_N00090
+  adder_block_3_N02158 adder_block_3_digit3_S_S_DIFF_NET_N00298
+  adder_block_3_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_S_DIFF_NET_M4         adder_block_3_digit3_S_N00086
+  adder_block_3_N02158 adder_block_3_digit3_S_S_DIFF_NET_N00294
+  adder_block_3_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_DCML_M4         SB15 S15
+  adder_block_3_digit3_S_DCML_N00757 adder_block_3_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M9         S15 SB15
+  adder_block_3_digit3_S_DCML_N00714 adder_block_3_digit3_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M14         adder_block_3_digit3_S_DCML_N00753
+  adder_block_3_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M2         SB15 S15 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_DCML_M7         SB15 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_DCML_M12         adder_block_3_digit3_S_DCML_N00710
+  adder_block_3_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M5         adder_block_3_digit3_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M10         SB15 S15
+  adder_block_3_digit3_S_DCML_N00753 adder_block_3_digit3_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M15         adder_block_3_digit3_S_DCML_N00745
+  adder_block_3_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M3         S15 SB15
+  adder_block_3_digit3_S_DCML_N00757 adder_block_3_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M8         adder_block_3_digit3_S_N00090 S15
+  adder_block_3_digit3_S_DCML_N00710 adder_block_3_digit3_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M13         adder_block_3_digit3_S_DCML_N00714
+  adder_block_3_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_S_DCML_M1         S15 SB15 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_DCML_M6         S15 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_S_DCML_M11         adder_block_3_digit3_S_N00086 SB15
+  adder_block_3_digit3_S_DCML_N00745 adder_block_3_digit3_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_P_DIFF_NET_M4         adder_block_3_digit3_P_N00400
+  B15 adder_block_3_digit3_P_P_DIFF_NET_N00761
+  adder_block_3_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_P_DIFF_NET_M6         adder_block_3_digit3_P_N00404
+  B15 adder_block_3_digit3_P_P_DIFF_NET_N00765
+  adder_block_3_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_P_DIFF_NET_M1        
+  adder_block_3_digit3_P_P_DIFF_NET_N00761 adder_N10280 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_P_DIFF_NET_M3         adder_block_3_digit3_P_N00404
+  B15 adder_block_3_digit3_P_P_DIFF_NET_N00761
+  adder_block_3_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_P_DIFF_NET_M5         adder_block_3_digit3_P_N00400
+  B15 adder_block_3_digit3_P_P_DIFF_NET_N00765
+  adder_block_3_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_P_DIFF_NET_M2        
+  adder_block_3_digit3_P_P_DIFF_NET_N00765 A15 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_DCML_M4         adder_block_3_N02162
+  adder_block_3_N02158 adder_block_3_digit3_P_DCML_N00757
+  adder_block_3_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M9         adder_block_3_N02158
+  adder_block_3_N02162 adder_block_3_digit3_P_DCML_N00714
+  adder_block_3_digit3_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M14         adder_block_3_digit3_P_DCML_N00753
+  adder_block_3_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M2         adder_block_3_N02162
+  adder_block_3_N02158 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_DCML_M7         adder_block_3_N02162 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_DCML_M12         adder_block_3_digit3_P_DCML_N00710
+  adder_block_3_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M5         adder_block_3_digit3_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M10         adder_block_3_N02162
+  adder_block_3_N02158 adder_block_3_digit3_P_DCML_N00753
+  adder_block_3_digit3_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M15         adder_block_3_digit3_P_DCML_N00745
+  adder_block_3_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M3         adder_block_3_N02158
+  adder_block_3_N02162 adder_block_3_digit3_P_DCML_N00757
+  adder_block_3_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M8         adder_block_3_digit3_P_N00404
+  adder_block_3_N02158 adder_block_3_digit3_P_DCML_N00710
+  adder_block_3_digit3_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M13         adder_block_3_digit3_P_DCML_N00714
+  adder_block_3_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_P_DCML_M1         adder_block_3_N02158
+  adder_block_3_N02162 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_DCML_M6         adder_block_3_N02158 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_P_DCML_M11         adder_block_3_digit3_P_N00400
+  adder_block_3_N02162 adder_block_3_digit3_P_DCML_N00745
+  adder_block_3_digit3_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M4         adder_block_3_N02170
+  adder_block_3_N02166 adder_block_3_digit3_G_DCML_N00757
+  adder_block_3_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M9         adder_block_3_N02166
+  adder_block_3_N02170 adder_block_3_digit3_G_DCML_N00714
+  adder_block_3_digit3_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M14         adder_block_3_digit3_G_DCML_N00753
+  adder_block_3_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M2         adder_block_3_N02170
+  adder_block_3_N02166 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_DCML_M7         adder_block_3_N02170 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_DCML_M12         adder_block_3_digit3_G_DCML_N00710
+  adder_block_3_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M5         adder_block_3_digit3_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M10         adder_block_3_N02170
+  adder_block_3_N02166 adder_block_3_digit3_G_DCML_N00753
+  adder_block_3_digit3_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M15         adder_block_3_digit3_G_DCML_N00745
+  adder_block_3_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M3         adder_block_3_N02166
+  adder_block_3_N02170 adder_block_3_digit3_G_DCML_N00757
+  adder_block_3_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M8         adder_block_3_digit3_G_N00406
+  adder_block_3_N02166 adder_block_3_digit3_G_DCML_N00710
+  adder_block_3_digit3_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M13         adder_block_3_digit3_G_DCML_N00714
+  adder_block_3_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_DCML_M1         adder_block_3_N02166
+  adder_block_3_N02170 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_DCML_M6         adder_block_3_N02166 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_DCML_M11         adder_block_3_digit3_G_N00410
+  adder_block_3_N02170 adder_block_3_digit3_G_DCML_N00745
+  adder_block_3_digit3_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit3_G_G_DIFF_NET_M2        
+  adder_block_3_digit3_G_G_DIFF_NET_N01214 A15 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_G_DIFF_NET_M4         adder_block_3_digit3_G_N00406
+  B15 adder_block_3_digit3_G_G_DIFF_NET_N01210
+  adder_block_3_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_G_DIFF_NET_M6         adder_block_3_digit3_G_N00406
+  B15 adder_block_3_digit3_G_G_DIFF_NET_N01214
+  adder_block_3_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_G_DIFF_NET_M1        
+  adder_block_3_digit3_G_G_DIFF_NET_N01210 adder_N10280 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_G_DIFF_NET_M3         adder_block_3_digit3_G_N00410
+  B15 adder_block_3_digit3_G_G_DIFF_NET_N01210
+  adder_block_3_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit3_G_G_DIFF_NET_M5         adder_block_3_digit3_G_N00406
+  B15 adder_block_3_digit3_G_G_DIFF_NET_N01214
+  adder_block_3_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_S_DIFF_NET_M2        
+  adder_block_3_digit0_S_S_DIFF_NET_N00298 adder_N63382 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_S_DIFF_NET_M5         adder_block_3_digit0_S_N00086
+  adder_block_3_N02084 adder_block_3_digit0_S_S_DIFF_NET_N00298
+  adder_block_3_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_S_DIFF_NET_M3         adder_block_3_digit0_S_N00090
+  adder_block_3_N02084 adder_block_3_digit0_S_S_DIFF_NET_N00294
+  adder_block_3_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_S_DIFF_NET_M1        
+  adder_block_3_digit0_S_S_DIFF_NET_N00294 adder_N63386 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_S_DIFF_NET_M6         adder_block_3_digit0_S_N00090
+  adder_block_3_N02080 adder_block_3_digit0_S_S_DIFF_NET_N00298
+  adder_block_3_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_S_DIFF_NET_M4         adder_block_3_digit0_S_N00086
+  adder_block_3_N02080 adder_block_3_digit0_S_S_DIFF_NET_N00294
+  adder_block_3_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_DCML_M4         SB12 S12
+  adder_block_3_digit0_S_DCML_N00757 adder_block_3_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M9         S12 SB12
+  adder_block_3_digit0_S_DCML_N00714 adder_block_3_digit0_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M14         adder_block_3_digit0_S_DCML_N00753
+  adder_block_3_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M2         SB12 S12 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_DCML_M7         SB12 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_DCML_M12         adder_block_3_digit0_S_DCML_N00710
+  adder_block_3_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M5         adder_block_3_digit0_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M10         SB12 S12
+  adder_block_3_digit0_S_DCML_N00753 adder_block_3_digit0_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M15         adder_block_3_digit0_S_DCML_N00745
+  adder_block_3_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M3         S12 SB12
+  adder_block_3_digit0_S_DCML_N00757 adder_block_3_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M8         adder_block_3_digit0_S_N00090 S12
+  adder_block_3_digit0_S_DCML_N00710 adder_block_3_digit0_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M13         adder_block_3_digit0_S_DCML_N00714
+  adder_block_3_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_S_DCML_M1         S12 SB12 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_DCML_M6         S12 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_S_DCML_M11         adder_block_3_digit0_S_N00086 SB12
+  adder_block_3_digit0_S_DCML_N00745 adder_block_3_digit0_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_P_DIFF_NET_M4         adder_block_3_digit0_P_N00400
+  B12 adder_block_3_digit0_P_P_DIFF_NET_N00761
+  adder_block_3_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_P_DIFF_NET_M6         adder_block_3_digit0_P_N00404
+  B12 adder_block_3_digit0_P_P_DIFF_NET_N00765
+  adder_block_3_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_P_DIFF_NET_M1        
+  adder_block_3_digit0_P_P_DIFF_NET_N00761 adder_N10308 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_P_DIFF_NET_M3         adder_block_3_digit0_P_N00404
+  adder_N10220 adder_block_3_digit0_P_P_DIFF_NET_N00761
+  adder_block_3_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_P_DIFF_NET_M5         adder_block_3_digit0_P_N00400
+  adder_N10220 adder_block_3_digit0_P_P_DIFF_NET_N00765
+  adder_block_3_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_P_DIFF_NET_M2        
+  adder_block_3_digit0_P_P_DIFF_NET_N00765 A12 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_DCML_M4         adder_block_3_N02084
+  adder_block_3_N02080 adder_block_3_digit0_P_DCML_N00757
+  adder_block_3_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M9         adder_block_3_N02080
+  adder_block_3_N02084 adder_block_3_digit0_P_DCML_N00714
+  adder_block_3_digit0_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M14         adder_block_3_digit0_P_DCML_N00753
+  adder_block_3_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M2         adder_block_3_N02084
+  adder_block_3_N02080 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_DCML_M7         adder_block_3_N02084 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_DCML_M12         adder_block_3_digit0_P_DCML_N00710
+  adder_block_3_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M5         adder_block_3_digit0_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M10         adder_block_3_N02084
+  adder_block_3_N02080 adder_block_3_digit0_P_DCML_N00753
+  adder_block_3_digit0_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M15         adder_block_3_digit0_P_DCML_N00745
+  adder_block_3_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M3         adder_block_3_N02080
+  adder_block_3_N02084 adder_block_3_digit0_P_DCML_N00757
+  adder_block_3_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M8         adder_block_3_digit0_P_N00404
+  adder_block_3_N02080 adder_block_3_digit0_P_DCML_N00710
+  adder_block_3_digit0_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M13         adder_block_3_digit0_P_DCML_N00714
+  adder_block_3_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_P_DCML_M1         adder_block_3_N02080
+  adder_block_3_N02084 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_DCML_M6         adder_block_3_N02080 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_P_DCML_M11         adder_block_3_digit0_P_N00400
+  adder_block_3_N02084 adder_block_3_digit0_P_DCML_N00745
+  adder_block_3_digit0_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M4         adder_block_3_N02092
+  adder_block_3_N02088 adder_block_3_digit0_G_DCML_N00757
+  adder_block_3_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M9         adder_block_3_N02088
+  adder_block_3_N02092 adder_block_3_digit0_G_DCML_N00714
+  adder_block_3_digit0_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M14         adder_block_3_digit0_G_DCML_N00753
+  adder_block_3_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M2         adder_block_3_N02092
+  adder_block_3_N02088 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_DCML_M7         adder_block_3_N02092 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_DCML_M12         adder_block_3_digit0_G_DCML_N00710
+  adder_block_3_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M5         adder_block_3_digit0_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M10         adder_block_3_N02092
+  adder_block_3_N02088 adder_block_3_digit0_G_DCML_N00753
+  adder_block_3_digit0_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M15         adder_block_3_digit0_G_DCML_N00745
+  adder_block_3_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M3         adder_block_3_N02088
+  adder_block_3_N02092 adder_block_3_digit0_G_DCML_N00757
+  adder_block_3_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M8         adder_block_3_digit0_G_N00406
+  adder_block_3_N02088 adder_block_3_digit0_G_DCML_N00710
+  adder_block_3_digit0_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M13         adder_block_3_digit0_G_DCML_N00714
+  adder_block_3_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_DCML_M1         adder_block_3_N02088
+  adder_block_3_N02092 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_DCML_M6         adder_block_3_N02088 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_DCML_M11         adder_block_3_digit0_G_N00410
+  adder_block_3_N02092 adder_block_3_digit0_G_DCML_N00745
+  adder_block_3_digit0_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_3_digit0_G_G_DIFF_NET_M2        
+  adder_block_3_digit0_G_G_DIFF_NET_N01214 A12 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_G_DIFF_NET_M4         adder_block_3_digit0_G_N00406
+  B12 adder_block_3_digit0_G_G_DIFF_NET_N01210
+  adder_block_3_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_G_DIFF_NET_M6         adder_block_3_digit0_G_N00406
+  B12 adder_block_3_digit0_G_G_DIFF_NET_N01214
+  adder_block_3_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_G_DIFF_NET_M1        
+  adder_block_3_digit0_G_G_DIFF_NET_N01210 adder_N10308 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_G_DIFF_NET_M3         adder_block_3_digit0_G_N00410
+  adder_N10220 adder_block_3_digit0_G_G_DIFF_NET_N01210
+  adder_block_3_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_3_digit0_G_G_DIFF_NET_M5         adder_block_3_digit0_G_N00406
+  adder_N10220 adder_block_3_digit0_G_G_DIFF_NET_N01214
+  adder_block_3_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A2_M1         A2 A2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A2_M2         A2 A2 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B13_M1         adder_N10208 B13 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B13_M2         adder_N10208 B13 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B4_M1         adder_N05349 B4 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B4_M2         adder_N05349 B4 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A0_M1         adder_N03638 A0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A0_M2         adder_N03638 A0 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A10_M1         A10 A10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A10_M2         A10 A10 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B2_M1         adder_N03526 B2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B2_M2         adder_N03526 B2 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A8_M1         adder_N07311 A8 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A8_M2         adder_N07311 A8 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B10_M1         adder_N07199 B10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B10_M2         adder_N07199 B10 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B0_M1         adder_N03550 B0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B0_M2         adder_N03550 B0 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B8_M1         adder_N07223 B8 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B8_M2         adder_N07223 B8 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A7_M1         adder_N05409 A7 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A7_M2         adder_N05409 A7 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A14_M1         A14 A14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A14_M2         A14 A14 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A5_M1         A5 A5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A5_M2         A5 A5 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A12_M1         adder_N10308 A12 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A12_M2         adder_N10308 A12 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B7_M1         B7 B7 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B7_M2         B7 B7 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_M2        
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00302 adder_N61605 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_M5        
+  adder_LEVEL_2_CARRY_UNIT_C3_N00845 adder_N63340
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_M3        
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00314 adder_N61601
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_M6        
+  adder_LEVEL_2_CARRY_UNIT_C3_N00841 adder_N63325
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_M1        
+  adder_LEVEL_2_CARRY_UNIT_C3_N00845 adder_N61609 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_M4        
+  adder_LEVEL_2_CARRY_UNIT_C3_N00841 adder_N61597
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M4         adder_N63386 adder_N63382
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M9         adder_N63382 adder_N63386
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M14        
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M2         adder_N63386 adder_N63382 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M7         adder_N63386 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M12        
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M5        
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M10         adder_N63386 adder_N63382
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M15        
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M3         adder_N63382 adder_N63386
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M8        
+  adder_LEVEL_2_CARRY_UNIT_C3_N00841 adder_N63382
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M13        
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M1         adder_N63382 adder_N63386 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M6         adder_N63382 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M11        
+  adder_LEVEL_2_CARRY_UNIT_C3_N00845 adder_N63386
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_M2        
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00302 adder_N56337 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_M5        
+  adder_LEVEL_2_CARRY_UNIT_C1_N00845 VDD
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_M3        
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00314 adder_N56333
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_M6        
+  adder_LEVEL_2_CARRY_UNIT_C1_N00841 0
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_M1        
+  adder_LEVEL_2_CARRY_UNIT_C1_N00845 adder_N56341 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_M4        
+  adder_LEVEL_2_CARRY_UNIT_C1_N00841 adder_N56025
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M4         adder_N63362 adder_N63358
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M9         adder_N63358 adder_N63362
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M14        
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M2         adder_N63362 adder_N63358 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M7         adder_N63362 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M12        
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M5        
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M10         adder_N63362 adder_N63358
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M15        
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M3         adder_N63358 adder_N63362
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M8        
+  adder_LEVEL_2_CARRY_UNIT_C1_N00841 adder_N63358
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M13        
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M1         adder_N63358 adder_N63362 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M6         adder_N63358 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M11        
+  adder_LEVEL_2_CARRY_UNIT_C1_N00845 adder_N63362
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_M2        
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00302 adder_N62329 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_M5        
+  adder_LEVEL_2_CARRY_UNIT_C2_N00845 adder_N63362
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_M3        
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00314 adder_N62325
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_M6        
+  adder_LEVEL_2_CARRY_UNIT_C2_N00841 adder_N63358
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_M1        
+  adder_LEVEL_2_CARRY_UNIT_C2_N00845 adder_N62333 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_M4        
+  adder_LEVEL_2_CARRY_UNIT_C2_N00841 adder_N62321
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M4         adder_N63340 adder_N63325
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M9         adder_N63325 adder_N63340
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M14        
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M2         adder_N63340 adder_N63325 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M7         adder_N63340 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M12        
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M5        
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M10         adder_N63340 adder_N63325
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M15        
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M3         adder_N63325 adder_N63340
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M8        
+  adder_LEVEL_2_CARRY_UNIT_C2_N00841 adder_N63325
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M13        
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M1         adder_N63325 adder_N63340 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M6         adder_N63325 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M11        
+  adder_LEVEL_2_CARRY_UNIT_C2_N00845 adder_N63340
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_M2        
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00302 adder_N61653 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_M5        
+  adder_LEVEL_2_CARRY_UNIT_C4_N00845 adder_N63386
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_M3        
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00314 adder_N61649
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_M6        
+  adder_LEVEL_2_CARRY_UNIT_C4_N00841 adder_N63382
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00314
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_M1        
+  adder_LEVEL_2_CARRY_UNIT_C4_N00845 adder_N61657 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_M4        
+  adder_LEVEL_2_CARRY_UNIT_C4_N00841 adder_N61645
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00302
+  adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M4         C_OUT_NOT C_OUT
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M9         C_OUT C_OUT_NOT
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M14        
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M2         C_OUT_NOT C_OUT VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M7         C_OUT_NOT CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M12        
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M5        
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M10         C_OUT_NOT C_OUT
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M15        
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M3         C_OUT C_OUT_NOT
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M8        
+  adder_LEVEL_2_CARRY_UNIT_C4_N00841 C_OUT
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M13        
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M1         C_OUT C_OUT_NOT VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M6         C_OUT CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M11        
+  adder_LEVEL_2_CARRY_UNIT_C4_N00845 C_OUT_NOT
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M5        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01880 adder_N61609
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M4        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01876 adder_N61645
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M1        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01880 adder_N61657 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M3        
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 adder_N61649
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M8        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01876 adder_N61597
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M7        
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 adder_N61601
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M6        
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 adder_N61605
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M2        
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 adder_N61653 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M10        
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 adder_N62329
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M14        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01876 adder_N56337
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M9        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01880 adder_N62333
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M13        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01880 adder_N56341
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M12        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01876 adder_N62321
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M11        
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 adder_N62325
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967
+  adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M4         N13228 N13232
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M9         N13232 N13228
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M14        
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M2         N13228 N13232 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M7         N13228 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M12        
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M5        
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M10         N13228 N13232
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M15        
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M3         N13232 N13228
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M8        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01876 N13232
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M13        
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M1         N13232 N13228 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M6         N13232 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M11        
+  adder_LEVEL_2_CARRY_UNIT_group_G_N01880 N13228
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M4         N13236 N13240
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M9         N13240 N13236
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M14        
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M2         N13236 N13240 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M7         N13236 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M12        
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M5        
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M10         N13236 N13240
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M15        
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M3         N13240 N13236
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M8        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02497 N13240
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M13        
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M1         N13240 N13236 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M6         N13240 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M11        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02501 N13236
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745
+  adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M8        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02501 adder_N56333
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M2        
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 adder_N56333 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M7        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02497 adder_N56025
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M4        
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 adder_N56333
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M1        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02497 adder_N56025 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M3        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02497 adder_N56025
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M6        
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 adder_N56333
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M5        
+  adder_LEVEL_2_CARRY_UNIT_group_P_N02497 adder_N56025
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861
+  adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A3_M1         adder_N03610 A3 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A3_M2         adder_N03610 A3 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B14_M1         adder_N10196 B14 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B14_M2         adder_N10196 B14 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B5_M1         adder_N05337 B5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B5_M2         adder_N05337 B5 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_Co_DIFF_NET_M2        
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00302 adder_block_1_N02116 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_Co_DIFF_NET_M5        
+  adder_block_1_block_carry_C3_N00845 adder_block_1_N01614
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_Co_DIFF_NET_M3        
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00314 adder_block_1_N02116
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_Co_DIFF_NET_M6        
+  adder_block_1_block_carry_C3_N00841 adder_block_1_N01607
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_Co_DIFF_NET_M1        
+  adder_block_1_block_carry_C3_N00845 adder_block_1_N02154 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_Co_DIFF_NET_M4        
+  adder_block_1_block_carry_C3_N00841 adder_block_1_N02112
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_DCML_M4         adder_block_1_N01628
+  adder_block_1_N01621 adder_block_1_block_carry_C3_DCML_N00757
+  adder_block_1_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M9         adder_block_1_N01621
+  adder_block_1_N01628 adder_block_1_block_carry_C3_DCML_N00714
+  adder_block_1_block_carry_C3_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M14        
+  adder_block_1_block_carry_C3_DCML_N00753
+  adder_block_1_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M2         adder_block_1_N01628
+  adder_block_1_N01621 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_DCML_M7         adder_block_1_N01628 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_DCML_M12        
+  adder_block_1_block_carry_C3_DCML_N00710
+  adder_block_1_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M5        
+  adder_block_1_block_carry_C3_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M10         adder_block_1_N01628
+  adder_block_1_N01621 adder_block_1_block_carry_C3_DCML_N00753
+  adder_block_1_block_carry_C3_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M15        
+  adder_block_1_block_carry_C3_DCML_N00745
+  adder_block_1_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M3         adder_block_1_N01621
+  adder_block_1_N01628 adder_block_1_block_carry_C3_DCML_N00757
+  adder_block_1_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M8        
+  adder_block_1_block_carry_C3_N00841 adder_block_1_N01621
+  adder_block_1_block_carry_C3_DCML_N00710
+  adder_block_1_block_carry_C3_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M13        
+  adder_block_1_block_carry_C3_DCML_N00714
+  adder_block_1_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C3_DCML_M1         adder_block_1_N01621
+  adder_block_1_N01628 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_DCML_M6         adder_block_1_N01621 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C3_DCML_M11        
+  adder_block_1_block_carry_C3_N00845 adder_block_1_N01628
+  adder_block_1_block_carry_C3_DCML_N00745
+  adder_block_1_block_carry_C3_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_Co_DIFF_NET_M2        
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00302 adder_block_1_N02088 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_Co_DIFF_NET_M5        
+  adder_block_1_block_carry_C1_N00845 adder_N63362
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_Co_DIFF_NET_M3        
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00314 adder_block_1_N02084
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_Co_DIFF_NET_M6        
+  adder_block_1_block_carry_C1_N00841 adder_N63358
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_Co_DIFF_NET_M1        
+  adder_block_1_block_carry_C1_N00845 adder_block_1_N02092 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_Co_DIFF_NET_M4        
+  adder_block_1_block_carry_C1_N00841 adder_block_1_N02080
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_DCML_M4         adder_block_1_N01600
+  adder_block_1_N01593 adder_block_1_block_carry_C1_DCML_N00757
+  adder_block_1_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M9         adder_block_1_N01593
+  adder_block_1_N01600 adder_block_1_block_carry_C1_DCML_N00714
+  adder_block_1_block_carry_C1_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M14        
+  adder_block_1_block_carry_C1_DCML_N00753
+  adder_block_1_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M2         adder_block_1_N01600
+  adder_block_1_N01593 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_DCML_M7         adder_block_1_N01600 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_DCML_M12        
+  adder_block_1_block_carry_C1_DCML_N00710
+  adder_block_1_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M5        
+  adder_block_1_block_carry_C1_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M10         adder_block_1_N01600
+  adder_block_1_N01593 adder_block_1_block_carry_C1_DCML_N00753
+  adder_block_1_block_carry_C1_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M15        
+  adder_block_1_block_carry_C1_DCML_N00745
+  adder_block_1_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M3         adder_block_1_N01593
+  adder_block_1_N01600 adder_block_1_block_carry_C1_DCML_N00757
+  adder_block_1_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M8        
+  adder_block_1_block_carry_C1_N00841 adder_block_1_N01593
+  adder_block_1_block_carry_C1_DCML_N00710
+  adder_block_1_block_carry_C1_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M13        
+  adder_block_1_block_carry_C1_DCML_N00714
+  adder_block_1_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C1_DCML_M1         adder_block_1_N01593
+  adder_block_1_N01600 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_DCML_M6         adder_block_1_N01593 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C1_DCML_M11        
+  adder_block_1_block_carry_C1_N00845 adder_block_1_N01600
+  adder_block_1_block_carry_C1_DCML_N00745
+  adder_block_1_block_carry_C1_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_Co_DIFF_NET_M2        
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00302 adder_block_1_N02104 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_Co_DIFF_NET_M5        
+  adder_block_1_block_carry_C2_N00845 adder_block_1_N01600
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_Co_DIFF_NET_M3        
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00314 adder_block_1_N02100
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_Co_DIFF_NET_M6        
+  adder_block_1_block_carry_C2_N00841 adder_block_1_N01593
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_Co_DIFF_NET_M1        
+  adder_block_1_block_carry_C2_N00845 adder_block_1_N02108 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_Co_DIFF_NET_M4        
+  adder_block_1_block_carry_C2_N00841 adder_block_1_N02096
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_DCML_M4         adder_block_1_N01614
+  adder_block_1_N01607 adder_block_1_block_carry_C2_DCML_N00757
+  adder_block_1_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M9         adder_block_1_N01607
+  adder_block_1_N01614 adder_block_1_block_carry_C2_DCML_N00714
+  adder_block_1_block_carry_C2_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M14        
+  adder_block_1_block_carry_C2_DCML_N00753
+  adder_block_1_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M2         adder_block_1_N01614
+  adder_block_1_N01607 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_DCML_M7         adder_block_1_N01614 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_DCML_M12        
+  adder_block_1_block_carry_C2_DCML_N00710
+  adder_block_1_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M5        
+  adder_block_1_block_carry_C2_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M10         adder_block_1_N01614
+  adder_block_1_N01607 adder_block_1_block_carry_C2_DCML_N00753
+  adder_block_1_block_carry_C2_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M15        
+  adder_block_1_block_carry_C2_DCML_N00745
+  adder_block_1_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M3         adder_block_1_N01607
+  adder_block_1_N01614 adder_block_1_block_carry_C2_DCML_N00757
+  adder_block_1_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M8        
+  adder_block_1_block_carry_C2_N00841 adder_block_1_N01607
+  adder_block_1_block_carry_C2_DCML_N00710
+  adder_block_1_block_carry_C2_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M13        
+  adder_block_1_block_carry_C2_DCML_N00714
+  adder_block_1_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C2_DCML_M1         adder_block_1_N01607
+  adder_block_1_N01614 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_DCML_M6         adder_block_1_N01607 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C2_DCML_M11        
+  adder_block_1_block_carry_C2_N00845 adder_block_1_N01614
+  adder_block_1_block_carry_C2_DCML_N00745
+  adder_block_1_block_carry_C2_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_Co_DIFF_NET_M2        
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00302 adder_block_1_N02166 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_Co_DIFF_NET_M5        
+  adder_block_1_block_carry_C4_N00845 adder_block_1_N01628
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_Co_DIFF_NET_M3        
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00314 adder_block_1_N02162
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_Co_DIFF_NET_M6        
+  adder_block_1_block_carry_C4_N00841 adder_block_1_N01621
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_Co_DIFF_NET_M1        
+  adder_block_1_block_carry_C4_N00845 adder_block_1_N02170 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_Co_DIFF_NET_M4        
+  adder_block_1_block_carry_C4_N00841 adder_block_1_N02158
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_1_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_DCML_M4         adder_N05645 adder_N20385
+  adder_block_1_block_carry_C4_DCML_N00757
+  adder_block_1_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M9         adder_N20385 adder_N05645
+  adder_block_1_block_carry_C4_DCML_N00714
+  adder_block_1_block_carry_C4_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M14        
+  adder_block_1_block_carry_C4_DCML_N00753
+  adder_block_1_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M2         adder_N05645 adder_N20385 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_DCML_M7         adder_N05645 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_DCML_M12        
+  adder_block_1_block_carry_C4_DCML_N00710
+  adder_block_1_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M5        
+  adder_block_1_block_carry_C4_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M10         adder_N05645 adder_N20385
+  adder_block_1_block_carry_C4_DCML_N00753
+  adder_block_1_block_carry_C4_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M15        
+  adder_block_1_block_carry_C4_DCML_N00745
+  adder_block_1_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M3         adder_N20385 adder_N05645
+  adder_block_1_block_carry_C4_DCML_N00757
+  adder_block_1_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M8        
+  adder_block_1_block_carry_C4_N00841 adder_N20385
+  adder_block_1_block_carry_C4_DCML_N00710
+  adder_block_1_block_carry_C4_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M13        
+  adder_block_1_block_carry_C4_DCML_N00714
+  adder_block_1_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_C4_DCML_M1         adder_N20385 adder_N05645 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_DCML_M6         adder_N20385 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_C4_DCML_M11        
+  adder_block_1_block_carry_C4_N00845 adder_N05645
+  adder_block_1_block_carry_C4_DCML_N00745
+  adder_block_1_block_carry_C4_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M5        
+  adder_block_1_block_carry_group_G_N01880 adder_block_1_N02154
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M4        
+  adder_block_1_block_carry_group_G_N01876 adder_block_1_N02158
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M1        
+  adder_block_1_block_carry_group_G_N01880 adder_block_1_N02170 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M3        
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 adder_block_1_N02162
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M8        
+  adder_block_1_block_carry_group_G_N01876 adder_block_1_N02112
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M7        
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 adder_block_1_N02116
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M6        
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 adder_block_1_N02116
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M2        
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 adder_block_1_N02166 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M10        
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 adder_block_1_N02104
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M14        
+  adder_block_1_block_carry_group_G_N01876 adder_block_1_N02088
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M9        
+  adder_block_1_block_carry_group_G_N01880 adder_block_1_N02108
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M13        
+  adder_block_1_block_carry_group_G_N01880 adder_block_1_N02092
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M12        
+  adder_block_1_block_carry_group_G_N01876 adder_block_1_N02096
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M11        
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 adder_block_1_N02100
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M4         adder_N62333 adder_N62329
+  adder_block_1_block_carry_group_G_DCML_N00757
+  adder_block_1_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M9         adder_N62329 adder_N62333
+  adder_block_1_block_carry_group_G_DCML_N00714
+  adder_block_1_block_carry_group_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M14        
+  adder_block_1_block_carry_group_G_DCML_N00753
+  adder_block_1_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M2         adder_N62333 adder_N62329
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M7         adder_N62333 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M12        
+  adder_block_1_block_carry_group_G_DCML_N00710
+  adder_block_1_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M5        
+  adder_block_1_block_carry_group_G_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M10         adder_N62333 adder_N62329
+  adder_block_1_block_carry_group_G_DCML_N00753
+  adder_block_1_block_carry_group_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M15        
+  adder_block_1_block_carry_group_G_DCML_N00745
+  adder_block_1_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M3         adder_N62329 adder_N62333
+  adder_block_1_block_carry_group_G_DCML_N00757
+  adder_block_1_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M8        
+  adder_block_1_block_carry_group_G_N01876 adder_N62329
+  adder_block_1_block_carry_group_G_DCML_N00710
+  adder_block_1_block_carry_group_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M13        
+  adder_block_1_block_carry_group_G_DCML_N00714
+  adder_block_1_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M1         adder_N62329 adder_N62333
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M6         adder_N62329 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_G_DCML_M11        
+  adder_block_1_block_carry_group_G_N01880 adder_N62333
+  adder_block_1_block_carry_group_G_DCML_N00745
+  adder_block_1_block_carry_group_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M4         adder_N62325 adder_N62321
+  adder_block_1_block_carry_group_P_DCML_N00757
+  adder_block_1_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M9         adder_N62321 adder_N62325
+  adder_block_1_block_carry_group_P_DCML_N00714
+  adder_block_1_block_carry_group_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M14        
+  adder_block_1_block_carry_group_P_DCML_N00753
+  adder_block_1_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M2         adder_N62325 adder_N62321
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M7         adder_N62325 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M12        
+  adder_block_1_block_carry_group_P_DCML_N00710
+  adder_block_1_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M5        
+  adder_block_1_block_carry_group_P_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M10         adder_N62325 adder_N62321
+  adder_block_1_block_carry_group_P_DCML_N00753
+  adder_block_1_block_carry_group_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M15        
+  adder_block_1_block_carry_group_P_DCML_N00745
+  adder_block_1_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M3         adder_N62321 adder_N62325
+  adder_block_1_block_carry_group_P_DCML_N00757
+  adder_block_1_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M8        
+  adder_block_1_block_carry_group_P_N02497 adder_N62321
+  adder_block_1_block_carry_group_P_DCML_N00710
+  adder_block_1_block_carry_group_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M13        
+  adder_block_1_block_carry_group_P_DCML_N00714
+  adder_block_1_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M1         adder_N62321 adder_N62325
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M6         adder_N62321 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_DCML_M11        
+  adder_block_1_block_carry_group_P_N02501 adder_N62325
+  adder_block_1_block_carry_group_P_DCML_N00745
+  adder_block_1_block_carry_group_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M8        
+  adder_block_1_block_carry_group_P_N02501 adder_block_1_N02084
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M2        
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 adder_block_1_N02084 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M7        
+  adder_block_1_block_carry_group_P_N02497 adder_block_1_N02080
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M4        
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 adder_block_1_N02084
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M1        
+  adder_block_1_block_carry_group_P_N02497 adder_block_1_N02080 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M3        
+  adder_block_1_block_carry_group_P_N02497 adder_block_1_N02080
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M6        
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 adder_block_1_N02084
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M5        
+  adder_block_1_block_carry_group_P_N02497 adder_block_1_N02080
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_S_DIFF_NET_M2        
+  adder_block_1_digit2_S_S_DIFF_NET_N00298 adder_block_1_N01607 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_S_DIFF_NET_M5         adder_block_1_digit2_S_N00086
+  adder_block_1_N02116 adder_block_1_digit2_S_S_DIFF_NET_N00298
+  adder_block_1_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_S_DIFF_NET_M3         adder_block_1_digit2_S_N00090
+  adder_block_1_N02116 adder_block_1_digit2_S_S_DIFF_NET_N00294
+  adder_block_1_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_S_DIFF_NET_M1        
+  adder_block_1_digit2_S_S_DIFF_NET_N00294 adder_block_1_N01614 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_S_DIFF_NET_M6         adder_block_1_digit2_S_N00090
+  adder_block_1_N02112 adder_block_1_digit2_S_S_DIFF_NET_N00298
+  adder_block_1_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_S_DIFF_NET_M4         adder_block_1_digit2_S_N00086
+  adder_block_1_N02112 adder_block_1_digit2_S_S_DIFF_NET_N00294
+  adder_block_1_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_DCML_M4         SB6 S6
+  adder_block_1_digit2_S_DCML_N00757 adder_block_1_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M9         S6 SB6
+  adder_block_1_digit2_S_DCML_N00714 adder_block_1_digit2_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M14         adder_block_1_digit2_S_DCML_N00753
+  adder_block_1_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M2         SB6 S6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_DCML_M7         SB6 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_DCML_M12         adder_block_1_digit2_S_DCML_N00710
+  adder_block_1_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M5         adder_block_1_digit2_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M10         SB6 S6
+  adder_block_1_digit2_S_DCML_N00753 adder_block_1_digit2_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M15         adder_block_1_digit2_S_DCML_N00745
+  adder_block_1_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M3         S6 SB6
+  adder_block_1_digit2_S_DCML_N00757 adder_block_1_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M8         adder_block_1_digit2_S_N00090 S6
+  adder_block_1_digit2_S_DCML_N00710 adder_block_1_digit2_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M13         adder_block_1_digit2_S_DCML_N00714
+  adder_block_1_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_S_DCML_M1         S6 SB6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_DCML_M6         S6 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_S_DCML_M11         adder_block_1_digit2_S_N00086 SB6
+  adder_block_1_digit2_S_DCML_N00745 adder_block_1_digit2_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_P_DIFF_NET_M4         adder_block_1_digit2_P_N00400 B6
+  adder_block_1_digit2_P_P_DIFF_NET_N00761
+  adder_block_1_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_P_DIFF_NET_M6         adder_block_1_digit2_P_N00404 B6
+  adder_block_1_digit2_P_P_DIFF_NET_N00765
+  adder_block_1_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_P_DIFF_NET_M1        
+  adder_block_1_digit2_P_P_DIFF_NET_N00761 A6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_P_DIFF_NET_M3         adder_block_1_digit2_P_N00404
+  adder_N05325 adder_block_1_digit2_P_P_DIFF_NET_N00761
+  adder_block_1_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_P_DIFF_NET_M5         adder_block_1_digit2_P_N00400
+  adder_N05325 adder_block_1_digit2_P_P_DIFF_NET_N00765
+  adder_block_1_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_P_DIFF_NET_M2        
+  adder_block_1_digit2_P_P_DIFF_NET_N00765 A6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_DCML_M4         adder_block_1_N02116
+  adder_block_1_N02112 adder_block_1_digit2_P_DCML_N00757
+  adder_block_1_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M9         adder_block_1_N02112
+  adder_block_1_N02116 adder_block_1_digit2_P_DCML_N00714
+  adder_block_1_digit2_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M14         adder_block_1_digit2_P_DCML_N00753
+  adder_block_1_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M2         adder_block_1_N02116
+  adder_block_1_N02112 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_DCML_M7         adder_block_1_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_DCML_M12         adder_block_1_digit2_P_DCML_N00710
+  adder_block_1_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M5         adder_block_1_digit2_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M10         adder_block_1_N02116
+  adder_block_1_N02112 adder_block_1_digit2_P_DCML_N00753
+  adder_block_1_digit2_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M15         adder_block_1_digit2_P_DCML_N00745
+  adder_block_1_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M3         adder_block_1_N02112
+  adder_block_1_N02116 adder_block_1_digit2_P_DCML_N00757
+  adder_block_1_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M8         adder_block_1_digit2_P_N00404
+  adder_block_1_N02112 adder_block_1_digit2_P_DCML_N00710
+  adder_block_1_digit2_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M13         adder_block_1_digit2_P_DCML_N00714
+  adder_block_1_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_P_DCML_M1         adder_block_1_N02112
+  adder_block_1_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_DCML_M6         adder_block_1_N02112 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_P_DCML_M11         adder_block_1_digit2_P_N00400
+  adder_block_1_N02116 adder_block_1_digit2_P_DCML_N00745
+  adder_block_1_digit2_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M4         adder_block_1_N02154
+  adder_block_1_N02116 adder_block_1_digit2_G_DCML_N00757
+  adder_block_1_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M9         adder_block_1_N02116
+  adder_block_1_N02154 adder_block_1_digit2_G_DCML_N00714
+  adder_block_1_digit2_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M14         adder_block_1_digit2_G_DCML_N00753
+  adder_block_1_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M2         adder_block_1_N02154
+  adder_block_1_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_DCML_M7         adder_block_1_N02154 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_DCML_M12         adder_block_1_digit2_G_DCML_N00710
+  adder_block_1_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M5         adder_block_1_digit2_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M10         adder_block_1_N02154
+  adder_block_1_N02116 adder_block_1_digit2_G_DCML_N00753
+  adder_block_1_digit2_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M15         adder_block_1_digit2_G_DCML_N00745
+  adder_block_1_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M3         adder_block_1_N02116
+  adder_block_1_N02154 adder_block_1_digit2_G_DCML_N00757
+  adder_block_1_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M8         adder_block_1_digit2_G_N00406
+  adder_block_1_N02116 adder_block_1_digit2_G_DCML_N00710
+  adder_block_1_digit2_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M13         adder_block_1_digit2_G_DCML_N00714
+  adder_block_1_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_DCML_M1         adder_block_1_N02116
+  adder_block_1_N02154 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_DCML_M6         adder_block_1_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_DCML_M11         adder_block_1_digit2_G_N00410
+  adder_block_1_N02154 adder_block_1_digit2_G_DCML_N00745
+  adder_block_1_digit2_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit2_G_G_DIFF_NET_M2        
+  adder_block_1_digit2_G_G_DIFF_NET_N01214 A6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_G_DIFF_NET_M4         adder_block_1_digit2_G_N00406 B6
+  adder_block_1_digit2_G_G_DIFF_NET_N01210
+  adder_block_1_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_G_DIFF_NET_M6         adder_block_1_digit2_G_N00406 B6
+  adder_block_1_digit2_G_G_DIFF_NET_N01214
+  adder_block_1_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_G_DIFF_NET_M1        
+  adder_block_1_digit2_G_G_DIFF_NET_N01210 A6 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_G_DIFF_NET_M3         adder_block_1_digit2_G_N00410
+  adder_N05325 adder_block_1_digit2_G_G_DIFF_NET_N01210
+  adder_block_1_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit2_G_G_DIFF_NET_M5         adder_block_1_digit2_G_N00406
+  adder_N05325 adder_block_1_digit2_G_G_DIFF_NET_N01214
+  adder_block_1_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_S_DIFF_NET_M2        
+  adder_block_1_digit1_S_S_DIFF_NET_N00298 adder_block_1_N01593 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_S_DIFF_NET_M5         adder_block_1_digit1_S_N00086
+  adder_block_1_N02100 adder_block_1_digit1_S_S_DIFF_NET_N00298
+  adder_block_1_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_S_DIFF_NET_M3         adder_block_1_digit1_S_N00090
+  adder_block_1_N02100 adder_block_1_digit1_S_S_DIFF_NET_N00294
+  adder_block_1_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_S_DIFF_NET_M1        
+  adder_block_1_digit1_S_S_DIFF_NET_N00294 adder_block_1_N01600 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_S_DIFF_NET_M6         adder_block_1_digit1_S_N00090
+  adder_block_1_N02096 adder_block_1_digit1_S_S_DIFF_NET_N00298
+  adder_block_1_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_S_DIFF_NET_M4         adder_block_1_digit1_S_N00086
+  adder_block_1_N02096 adder_block_1_digit1_S_S_DIFF_NET_N00294
+  adder_block_1_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_DCML_M4         SB5 S5
+  adder_block_1_digit1_S_DCML_N00757 adder_block_1_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M9         S5 SB5
+  adder_block_1_digit1_S_DCML_N00714 adder_block_1_digit1_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M14         adder_block_1_digit1_S_DCML_N00753
+  adder_block_1_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M2         SB5 S5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_DCML_M7         SB5 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_DCML_M12         adder_block_1_digit1_S_DCML_N00710
+  adder_block_1_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M5         adder_block_1_digit1_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M10         SB5 S5
+  adder_block_1_digit1_S_DCML_N00753 adder_block_1_digit1_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M15         adder_block_1_digit1_S_DCML_N00745
+  adder_block_1_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M3         S5 SB5
+  adder_block_1_digit1_S_DCML_N00757 adder_block_1_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M8         adder_block_1_digit1_S_N00090 S5
+  adder_block_1_digit1_S_DCML_N00710 adder_block_1_digit1_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M13         adder_block_1_digit1_S_DCML_N00714
+  adder_block_1_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_S_DCML_M1         S5 SB5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_DCML_M6         S5 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_S_DCML_M11         adder_block_1_digit1_S_N00086 SB5
+  adder_block_1_digit1_S_DCML_N00745 adder_block_1_digit1_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_P_DIFF_NET_M4         adder_block_1_digit1_P_N00400 B5
+  adder_block_1_digit1_P_P_DIFF_NET_N00761
+  adder_block_1_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_P_DIFF_NET_M6         adder_block_1_digit1_P_N00404 B5
+  adder_block_1_digit1_P_P_DIFF_NET_N00765
+  adder_block_1_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_P_DIFF_NET_M1        
+  adder_block_1_digit1_P_P_DIFF_NET_N00761 A5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_P_DIFF_NET_M3         adder_block_1_digit1_P_N00404
+  adder_N05337 adder_block_1_digit1_P_P_DIFF_NET_N00761
+  adder_block_1_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_P_DIFF_NET_M5         adder_block_1_digit1_P_N00400
+  adder_N05337 adder_block_1_digit1_P_P_DIFF_NET_N00765
+  adder_block_1_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_P_DIFF_NET_M2        
+  adder_block_1_digit1_P_P_DIFF_NET_N00765 A5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_DCML_M4         adder_block_1_N02100
+  adder_block_1_N02096 adder_block_1_digit1_P_DCML_N00757
+  adder_block_1_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M9         adder_block_1_N02096
+  adder_block_1_N02100 adder_block_1_digit1_P_DCML_N00714
+  adder_block_1_digit1_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M14         adder_block_1_digit1_P_DCML_N00753
+  adder_block_1_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M2         adder_block_1_N02100
+  adder_block_1_N02096 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_DCML_M7         adder_block_1_N02100 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_DCML_M12         adder_block_1_digit1_P_DCML_N00710
+  adder_block_1_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M5         adder_block_1_digit1_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M10         adder_block_1_N02100
+  adder_block_1_N02096 adder_block_1_digit1_P_DCML_N00753
+  adder_block_1_digit1_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M15         adder_block_1_digit1_P_DCML_N00745
+  adder_block_1_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M3         adder_block_1_N02096
+  adder_block_1_N02100 adder_block_1_digit1_P_DCML_N00757
+  adder_block_1_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M8         adder_block_1_digit1_P_N00404
+  adder_block_1_N02096 adder_block_1_digit1_P_DCML_N00710
+  adder_block_1_digit1_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M13         adder_block_1_digit1_P_DCML_N00714
+  adder_block_1_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_P_DCML_M1         adder_block_1_N02096
+  adder_block_1_N02100 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_DCML_M6         adder_block_1_N02096 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_P_DCML_M11         adder_block_1_digit1_P_N00400
+  adder_block_1_N02100 adder_block_1_digit1_P_DCML_N00745
+  adder_block_1_digit1_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M4         adder_block_1_N02108
+  adder_block_1_N02104 adder_block_1_digit1_G_DCML_N00757
+  adder_block_1_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M9         adder_block_1_N02104
+  adder_block_1_N02108 adder_block_1_digit1_G_DCML_N00714
+  adder_block_1_digit1_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M14         adder_block_1_digit1_G_DCML_N00753
+  adder_block_1_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M2         adder_block_1_N02108
+  adder_block_1_N02104 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_DCML_M7         adder_block_1_N02108 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_DCML_M12         adder_block_1_digit1_G_DCML_N00710
+  adder_block_1_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M5         adder_block_1_digit1_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M10         adder_block_1_N02108
+  adder_block_1_N02104 adder_block_1_digit1_G_DCML_N00753
+  adder_block_1_digit1_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M15         adder_block_1_digit1_G_DCML_N00745
+  adder_block_1_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M3         adder_block_1_N02104
+  adder_block_1_N02108 adder_block_1_digit1_G_DCML_N00757
+  adder_block_1_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M8         adder_block_1_digit1_G_N00406
+  adder_block_1_N02104 adder_block_1_digit1_G_DCML_N00710
+  adder_block_1_digit1_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M13         adder_block_1_digit1_G_DCML_N00714
+  adder_block_1_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_DCML_M1         adder_block_1_N02104
+  adder_block_1_N02108 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_DCML_M6         adder_block_1_N02104 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_DCML_M11         adder_block_1_digit1_G_N00410
+  adder_block_1_N02108 adder_block_1_digit1_G_DCML_N00745
+  adder_block_1_digit1_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit1_G_G_DIFF_NET_M2        
+  adder_block_1_digit1_G_G_DIFF_NET_N01214 A5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_G_DIFF_NET_M4         adder_block_1_digit1_G_N00406 B5
+  adder_block_1_digit1_G_G_DIFF_NET_N01210
+  adder_block_1_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_G_DIFF_NET_M6         adder_block_1_digit1_G_N00406 B5
+  adder_block_1_digit1_G_G_DIFF_NET_N01214
+  adder_block_1_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_G_DIFF_NET_M1        
+  adder_block_1_digit1_G_G_DIFF_NET_N01210 A5 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_G_DIFF_NET_M3         adder_block_1_digit1_G_N00410
+  adder_N05337 adder_block_1_digit1_G_G_DIFF_NET_N01210
+  adder_block_1_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit1_G_G_DIFF_NET_M5         adder_block_1_digit1_G_N00406
+  adder_N05337 adder_block_1_digit1_G_G_DIFF_NET_N01214
+  adder_block_1_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_S_DIFF_NET_M2        
+  adder_block_1_digit3_S_S_DIFF_NET_N00298 adder_block_1_N01621 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_S_DIFF_NET_M5         adder_block_1_digit3_S_N00086
+  adder_block_1_N02162 adder_block_1_digit3_S_S_DIFF_NET_N00298
+  adder_block_1_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_S_DIFF_NET_M3         adder_block_1_digit3_S_N00090
+  adder_block_1_N02162 adder_block_1_digit3_S_S_DIFF_NET_N00294
+  adder_block_1_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_S_DIFF_NET_M1        
+  adder_block_1_digit3_S_S_DIFF_NET_N00294 adder_block_1_N01628 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_S_DIFF_NET_M6         adder_block_1_digit3_S_N00090
+  adder_block_1_N02158 adder_block_1_digit3_S_S_DIFF_NET_N00298
+  adder_block_1_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_S_DIFF_NET_M4         adder_block_1_digit3_S_N00086
+  adder_block_1_N02158 adder_block_1_digit3_S_S_DIFF_NET_N00294
+  adder_block_1_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_DCML_M4         SB7 S7
+  adder_block_1_digit3_S_DCML_N00757 adder_block_1_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M9         S7 SB7
+  adder_block_1_digit3_S_DCML_N00714 adder_block_1_digit3_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M14         adder_block_1_digit3_S_DCML_N00753
+  adder_block_1_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M2         SB7 S7 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_DCML_M7         SB7 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_DCML_M12         adder_block_1_digit3_S_DCML_N00710
+  adder_block_1_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M5         adder_block_1_digit3_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M10         SB7 S7
+  adder_block_1_digit3_S_DCML_N00753 adder_block_1_digit3_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M15         adder_block_1_digit3_S_DCML_N00745
+  adder_block_1_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M3         S7 SB7
+  adder_block_1_digit3_S_DCML_N00757 adder_block_1_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M8         adder_block_1_digit3_S_N00090 S7
+  adder_block_1_digit3_S_DCML_N00710 adder_block_1_digit3_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M13         adder_block_1_digit3_S_DCML_N00714
+  adder_block_1_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_S_DCML_M1         S7 SB7 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_DCML_M6         S7 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_S_DCML_M11         adder_block_1_digit3_S_N00086 SB7
+  adder_block_1_digit3_S_DCML_N00745 adder_block_1_digit3_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_P_DIFF_NET_M4         adder_block_1_digit3_P_N00400 B7
+  adder_block_1_digit3_P_P_DIFF_NET_N00761
+  adder_block_1_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_P_DIFF_NET_M6         adder_block_1_digit3_P_N00404 B7
+  adder_block_1_digit3_P_P_DIFF_NET_N00765
+  adder_block_1_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_P_DIFF_NET_M1        
+  adder_block_1_digit3_P_P_DIFF_NET_N00761 adder_N05409 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_P_DIFF_NET_M3         adder_block_1_digit3_P_N00404 B7
+  adder_block_1_digit3_P_P_DIFF_NET_N00761
+  adder_block_1_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_P_DIFF_NET_M5         adder_block_1_digit3_P_N00400 B7
+  adder_block_1_digit3_P_P_DIFF_NET_N00765
+  adder_block_1_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_P_DIFF_NET_M2        
+  adder_block_1_digit3_P_P_DIFF_NET_N00765 A7 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_DCML_M4         adder_block_1_N02162
+  adder_block_1_N02158 adder_block_1_digit3_P_DCML_N00757
+  adder_block_1_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M9         adder_block_1_N02158
+  adder_block_1_N02162 adder_block_1_digit3_P_DCML_N00714
+  adder_block_1_digit3_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M14         adder_block_1_digit3_P_DCML_N00753
+  adder_block_1_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M2         adder_block_1_N02162
+  adder_block_1_N02158 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_DCML_M7         adder_block_1_N02162 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_DCML_M12         adder_block_1_digit3_P_DCML_N00710
+  adder_block_1_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M5         adder_block_1_digit3_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M10         adder_block_1_N02162
+  adder_block_1_N02158 adder_block_1_digit3_P_DCML_N00753
+  adder_block_1_digit3_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M15         adder_block_1_digit3_P_DCML_N00745
+  adder_block_1_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M3         adder_block_1_N02158
+  adder_block_1_N02162 adder_block_1_digit3_P_DCML_N00757
+  adder_block_1_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M8         adder_block_1_digit3_P_N00404
+  adder_block_1_N02158 adder_block_1_digit3_P_DCML_N00710
+  adder_block_1_digit3_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M13         adder_block_1_digit3_P_DCML_N00714
+  adder_block_1_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_P_DCML_M1         adder_block_1_N02158
+  adder_block_1_N02162 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_DCML_M6         adder_block_1_N02158 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_P_DCML_M11         adder_block_1_digit3_P_N00400
+  adder_block_1_N02162 adder_block_1_digit3_P_DCML_N00745
+  adder_block_1_digit3_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M4         adder_block_1_N02170
+  adder_block_1_N02166 adder_block_1_digit3_G_DCML_N00757
+  adder_block_1_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M9         adder_block_1_N02166
+  adder_block_1_N02170 adder_block_1_digit3_G_DCML_N00714
+  adder_block_1_digit3_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M14         adder_block_1_digit3_G_DCML_N00753
+  adder_block_1_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M2         adder_block_1_N02170
+  adder_block_1_N02166 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_DCML_M7         adder_block_1_N02170 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_DCML_M12         adder_block_1_digit3_G_DCML_N00710
+  adder_block_1_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M5         adder_block_1_digit3_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M10         adder_block_1_N02170
+  adder_block_1_N02166 adder_block_1_digit3_G_DCML_N00753
+  adder_block_1_digit3_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M15         adder_block_1_digit3_G_DCML_N00745
+  adder_block_1_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M3         adder_block_1_N02166
+  adder_block_1_N02170 adder_block_1_digit3_G_DCML_N00757
+  adder_block_1_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M8         adder_block_1_digit3_G_N00406
+  adder_block_1_N02166 adder_block_1_digit3_G_DCML_N00710
+  adder_block_1_digit3_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M13         adder_block_1_digit3_G_DCML_N00714
+  adder_block_1_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_DCML_M1         adder_block_1_N02166
+  adder_block_1_N02170 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_DCML_M6         adder_block_1_N02166 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_DCML_M11         adder_block_1_digit3_G_N00410
+  adder_block_1_N02170 adder_block_1_digit3_G_DCML_N00745
+  adder_block_1_digit3_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit3_G_G_DIFF_NET_M2        
+  adder_block_1_digit3_G_G_DIFF_NET_N01214 A7 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_G_DIFF_NET_M4         adder_block_1_digit3_G_N00406 B7
+  adder_block_1_digit3_G_G_DIFF_NET_N01210
+  adder_block_1_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_G_DIFF_NET_M6         adder_block_1_digit3_G_N00406 B7
+  adder_block_1_digit3_G_G_DIFF_NET_N01214
+  adder_block_1_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_G_DIFF_NET_M1        
+  adder_block_1_digit3_G_G_DIFF_NET_N01210 adder_N05409 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_G_DIFF_NET_M3         adder_block_1_digit3_G_N00410 B7
+  adder_block_1_digit3_G_G_DIFF_NET_N01210
+  adder_block_1_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit3_G_G_DIFF_NET_M5         adder_block_1_digit3_G_N00406 B7
+  adder_block_1_digit3_G_G_DIFF_NET_N01214
+  adder_block_1_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_S_DIFF_NET_M2        
+  adder_block_1_digit0_S_S_DIFF_NET_N00298 adder_N63358 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_S_DIFF_NET_M5         adder_block_1_digit0_S_N00086
+  adder_block_1_N02084 adder_block_1_digit0_S_S_DIFF_NET_N00298
+  adder_block_1_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_S_DIFF_NET_M3         adder_block_1_digit0_S_N00090
+  adder_block_1_N02084 adder_block_1_digit0_S_S_DIFF_NET_N00294
+  adder_block_1_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_S_DIFF_NET_M1        
+  adder_block_1_digit0_S_S_DIFF_NET_N00294 adder_N63362 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_S_DIFF_NET_M6         adder_block_1_digit0_S_N00090
+  adder_block_1_N02080 adder_block_1_digit0_S_S_DIFF_NET_N00298
+  adder_block_1_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_S_DIFF_NET_M4         adder_block_1_digit0_S_N00086
+  adder_block_1_N02080 adder_block_1_digit0_S_S_DIFF_NET_N00294
+  adder_block_1_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_DCML_M4         SB4 S4
+  adder_block_1_digit0_S_DCML_N00757 adder_block_1_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M9         S4 SB4
+  adder_block_1_digit0_S_DCML_N00714 adder_block_1_digit0_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M14         adder_block_1_digit0_S_DCML_N00753
+  adder_block_1_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M2         SB4 S4 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_DCML_M7         SB4 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_DCML_M12         adder_block_1_digit0_S_DCML_N00710
+  adder_block_1_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M5         adder_block_1_digit0_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M10         SB4 S4
+  adder_block_1_digit0_S_DCML_N00753 adder_block_1_digit0_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M15         adder_block_1_digit0_S_DCML_N00745
+  adder_block_1_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M3         S4 SB4
+  adder_block_1_digit0_S_DCML_N00757 adder_block_1_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M8         adder_block_1_digit0_S_N00090 S4
+  adder_block_1_digit0_S_DCML_N00710 adder_block_1_digit0_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M13         adder_block_1_digit0_S_DCML_N00714
+  adder_block_1_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_S_DCML_M1         S4 SB4 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_DCML_M6         S4 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_S_DCML_M11         adder_block_1_digit0_S_N00086 SB4
+  adder_block_1_digit0_S_DCML_N00745 adder_block_1_digit0_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_P_DIFF_NET_M4         adder_block_1_digit0_P_N00400 B4
+  adder_block_1_digit0_P_P_DIFF_NET_N00761
+  adder_block_1_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_P_DIFF_NET_M6         adder_block_1_digit0_P_N00404 B4
+  adder_block_1_digit0_P_P_DIFF_NET_N00765
+  adder_block_1_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_P_DIFF_NET_M1        
+  adder_block_1_digit0_P_P_DIFF_NET_N00761 adder_N05437 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_P_DIFF_NET_M3         adder_block_1_digit0_P_N00404
+  adder_N05349 adder_block_1_digit0_P_P_DIFF_NET_N00761
+  adder_block_1_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_P_DIFF_NET_M5         adder_block_1_digit0_P_N00400
+  adder_N05349 adder_block_1_digit0_P_P_DIFF_NET_N00765
+  adder_block_1_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_P_DIFF_NET_M2        
+  adder_block_1_digit0_P_P_DIFF_NET_N00765 A4 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_DCML_M4         adder_block_1_N02084
+  adder_block_1_N02080 adder_block_1_digit0_P_DCML_N00757
+  adder_block_1_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M9         adder_block_1_N02080
+  adder_block_1_N02084 adder_block_1_digit0_P_DCML_N00714
+  adder_block_1_digit0_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M14         adder_block_1_digit0_P_DCML_N00753
+  adder_block_1_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M2         adder_block_1_N02084
+  adder_block_1_N02080 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_DCML_M7         adder_block_1_N02084 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_DCML_M12         adder_block_1_digit0_P_DCML_N00710
+  adder_block_1_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M5         adder_block_1_digit0_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M10         adder_block_1_N02084
+  adder_block_1_N02080 adder_block_1_digit0_P_DCML_N00753
+  adder_block_1_digit0_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M15         adder_block_1_digit0_P_DCML_N00745
+  adder_block_1_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M3         adder_block_1_N02080
+  adder_block_1_N02084 adder_block_1_digit0_P_DCML_N00757
+  adder_block_1_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M8         adder_block_1_digit0_P_N00404
+  adder_block_1_N02080 adder_block_1_digit0_P_DCML_N00710
+  adder_block_1_digit0_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M13         adder_block_1_digit0_P_DCML_N00714
+  adder_block_1_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_P_DCML_M1         adder_block_1_N02080
+  adder_block_1_N02084 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_DCML_M6         adder_block_1_N02080 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_P_DCML_M11         adder_block_1_digit0_P_N00400
+  adder_block_1_N02084 adder_block_1_digit0_P_DCML_N00745
+  adder_block_1_digit0_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M4         adder_block_1_N02092
+  adder_block_1_N02088 adder_block_1_digit0_G_DCML_N00757
+  adder_block_1_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M9         adder_block_1_N02088
+  adder_block_1_N02092 adder_block_1_digit0_G_DCML_N00714
+  adder_block_1_digit0_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M14         adder_block_1_digit0_G_DCML_N00753
+  adder_block_1_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M2         adder_block_1_N02092
+  adder_block_1_N02088 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_DCML_M7         adder_block_1_N02092 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_DCML_M12         adder_block_1_digit0_G_DCML_N00710
+  adder_block_1_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M5         adder_block_1_digit0_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M10         adder_block_1_N02092
+  adder_block_1_N02088 adder_block_1_digit0_G_DCML_N00753
+  adder_block_1_digit0_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M15         adder_block_1_digit0_G_DCML_N00745
+  adder_block_1_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M3         adder_block_1_N02088
+  adder_block_1_N02092 adder_block_1_digit0_G_DCML_N00757
+  adder_block_1_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M8         adder_block_1_digit0_G_N00406
+  adder_block_1_N02088 adder_block_1_digit0_G_DCML_N00710
+  adder_block_1_digit0_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M13         adder_block_1_digit0_G_DCML_N00714
+  adder_block_1_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_DCML_M1         adder_block_1_N02088
+  adder_block_1_N02092 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_DCML_M6         adder_block_1_N02088 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_DCML_M11         adder_block_1_digit0_G_N00410
+  adder_block_1_N02092 adder_block_1_digit0_G_DCML_N00745
+  adder_block_1_digit0_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_1_digit0_G_G_DIFF_NET_M2        
+  adder_block_1_digit0_G_G_DIFF_NET_N01214 A4 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_G_DIFF_NET_M4         adder_block_1_digit0_G_N00406 B4
+  adder_block_1_digit0_G_G_DIFF_NET_N01210
+  adder_block_1_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_G_DIFF_NET_M6         adder_block_1_digit0_G_N00406 B4
+  adder_block_1_digit0_G_G_DIFF_NET_N01214
+  adder_block_1_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_G_DIFF_NET_M1        
+  adder_block_1_digit0_G_G_DIFF_NET_N01210 adder_N05437 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_G_DIFF_NET_M3         adder_block_1_digit0_G_N00410
+  adder_N05349 adder_block_1_digit0_G_G_DIFF_NET_N01210
+  adder_block_1_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_1_digit0_G_G_DIFF_NET_M5         adder_block_1_digit0_G_N00406
+  adder_N05349 adder_block_1_digit0_G_G_DIFF_NET_N01214
+  adder_block_1_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A1_M1         A1 A1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A1_M2         A1 A1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B12_M1         adder_N10220 B12 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B12_M2         adder_N10220 B12 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A11_M1         adder_N07283 A11 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A11_M2         adder_N07283 A11 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B3_M1         B3 B3 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B3_M2         B3 B3 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_A9_M1         A9 A9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_A9_M2         A9 A9 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B11_M1         B11 B11 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B11_M2         B11 B11 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B1_M1         adder_N03538 B1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B1_M2         adder_N03538 B1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_not_B9_M1         adder_N07211 B9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_not_B9_M2         adder_N07211 B9 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_Co_DIFF_NET_M2        
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00302 adder_block_0_N02116 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_Co_DIFF_NET_M5        
+  adder_block_0_block_carry_C3_N00845 adder_block_0_N01614
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_Co_DIFF_NET_M3        
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00314 adder_block_0_N02116
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_Co_DIFF_NET_M6        
+  adder_block_0_block_carry_C3_N00841 adder_block_0_N01607
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_Co_DIFF_NET_M1        
+  adder_block_0_block_carry_C3_N00845 adder_block_0_N02154 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_Co_DIFF_NET_M4        
+  adder_block_0_block_carry_C3_N00841 adder_block_0_N02112
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_DCML_M4         adder_block_0_N01628
+  adder_block_0_N01621 adder_block_0_block_carry_C3_DCML_N00757
+  adder_block_0_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M9         adder_block_0_N01621
+  adder_block_0_N01628 adder_block_0_block_carry_C3_DCML_N00714
+  adder_block_0_block_carry_C3_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M14        
+  adder_block_0_block_carry_C3_DCML_N00753
+  adder_block_0_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M2         adder_block_0_N01628
+  adder_block_0_N01621 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_DCML_M7         adder_block_0_N01628 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_DCML_M12        
+  adder_block_0_block_carry_C3_DCML_N00710
+  adder_block_0_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M5        
+  adder_block_0_block_carry_C3_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M10         adder_block_0_N01628
+  adder_block_0_N01621 adder_block_0_block_carry_C3_DCML_N00753
+  adder_block_0_block_carry_C3_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M15        
+  adder_block_0_block_carry_C3_DCML_N00745
+  adder_block_0_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M3         adder_block_0_N01621
+  adder_block_0_N01628 adder_block_0_block_carry_C3_DCML_N00757
+  adder_block_0_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M8        
+  adder_block_0_block_carry_C3_N00841 adder_block_0_N01621
+  adder_block_0_block_carry_C3_DCML_N00710
+  adder_block_0_block_carry_C3_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M13        
+  adder_block_0_block_carry_C3_DCML_N00714
+  adder_block_0_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C3_DCML_M1         adder_block_0_N01621
+  adder_block_0_N01628 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_DCML_M6         adder_block_0_N01621 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C3_DCML_M11        
+  adder_block_0_block_carry_C3_N00845 adder_block_0_N01628
+  adder_block_0_block_carry_C3_DCML_N00745
+  adder_block_0_block_carry_C3_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_Co_DIFF_NET_M2        
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00302 adder_block_0_N02088 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_Co_DIFF_NET_M5        
+  adder_block_0_block_carry_C1_N00845 VDD
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_Co_DIFF_NET_M3        
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00314 adder_block_0_N02084
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_Co_DIFF_NET_M6        
+  adder_block_0_block_carry_C1_N00841 0
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_Co_DIFF_NET_M1        
+  adder_block_0_block_carry_C1_N00845 adder_block_0_N02092 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_Co_DIFF_NET_M4        
+  adder_block_0_block_carry_C1_N00841 adder_block_0_N02080
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_DCML_M4         adder_block_0_N01600
+  adder_block_0_N01593 adder_block_0_block_carry_C1_DCML_N00757
+  adder_block_0_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M9         adder_block_0_N01593
+  adder_block_0_N01600 adder_block_0_block_carry_C1_DCML_N00714
+  adder_block_0_block_carry_C1_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M14        
+  adder_block_0_block_carry_C1_DCML_N00753
+  adder_block_0_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M2         adder_block_0_N01600
+  adder_block_0_N01593 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_DCML_M7         adder_block_0_N01600 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_DCML_M12        
+  adder_block_0_block_carry_C1_DCML_N00710
+  adder_block_0_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M5        
+  adder_block_0_block_carry_C1_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M10         adder_block_0_N01600
+  adder_block_0_N01593 adder_block_0_block_carry_C1_DCML_N00753
+  adder_block_0_block_carry_C1_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M15        
+  adder_block_0_block_carry_C1_DCML_N00745
+  adder_block_0_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M3         adder_block_0_N01593
+  adder_block_0_N01600 adder_block_0_block_carry_C1_DCML_N00757
+  adder_block_0_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M8        
+  adder_block_0_block_carry_C1_N00841 adder_block_0_N01593
+  adder_block_0_block_carry_C1_DCML_N00710
+  adder_block_0_block_carry_C1_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M13        
+  adder_block_0_block_carry_C1_DCML_N00714
+  adder_block_0_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C1_DCML_M1         adder_block_0_N01593
+  adder_block_0_N01600 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_DCML_M6         adder_block_0_N01593 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C1_DCML_M11        
+  adder_block_0_block_carry_C1_N00845 adder_block_0_N01600
+  adder_block_0_block_carry_C1_DCML_N00745
+  adder_block_0_block_carry_C1_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_Co_DIFF_NET_M2        
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00302 adder_block_0_N02104 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_Co_DIFF_NET_M5        
+  adder_block_0_block_carry_C2_N00845 adder_block_0_N01600
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_Co_DIFF_NET_M3        
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00314 adder_block_0_N02100
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_Co_DIFF_NET_M6        
+  adder_block_0_block_carry_C2_N00841 adder_block_0_N01593
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_Co_DIFF_NET_M1        
+  adder_block_0_block_carry_C2_N00845 adder_block_0_N02108 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_Co_DIFF_NET_M4        
+  adder_block_0_block_carry_C2_N00841 adder_block_0_N02096
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_DCML_M4         adder_block_0_N01614
+  adder_block_0_N01607 adder_block_0_block_carry_C2_DCML_N00757
+  adder_block_0_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M9         adder_block_0_N01607
+  adder_block_0_N01614 adder_block_0_block_carry_C2_DCML_N00714
+  adder_block_0_block_carry_C2_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M14        
+  adder_block_0_block_carry_C2_DCML_N00753
+  adder_block_0_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M2         adder_block_0_N01614
+  adder_block_0_N01607 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_DCML_M7         adder_block_0_N01614 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_DCML_M12        
+  adder_block_0_block_carry_C2_DCML_N00710
+  adder_block_0_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M5        
+  adder_block_0_block_carry_C2_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M10         adder_block_0_N01614
+  adder_block_0_N01607 adder_block_0_block_carry_C2_DCML_N00753
+  adder_block_0_block_carry_C2_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M15        
+  adder_block_0_block_carry_C2_DCML_N00745
+  adder_block_0_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M3         adder_block_0_N01607
+  adder_block_0_N01614 adder_block_0_block_carry_C2_DCML_N00757
+  adder_block_0_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M8        
+  adder_block_0_block_carry_C2_N00841 adder_block_0_N01607
+  adder_block_0_block_carry_C2_DCML_N00710
+  adder_block_0_block_carry_C2_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M13        
+  adder_block_0_block_carry_C2_DCML_N00714
+  adder_block_0_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C2_DCML_M1         adder_block_0_N01607
+  adder_block_0_N01614 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_DCML_M6         adder_block_0_N01607 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C2_DCML_M11        
+  adder_block_0_block_carry_C2_N00845 adder_block_0_N01614
+  adder_block_0_block_carry_C2_DCML_N00745
+  adder_block_0_block_carry_C2_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_Co_DIFF_NET_M2        
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00302 adder_block_0_N02166 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_Co_DIFF_NET_M5        
+  adder_block_0_block_carry_C4_N00845 adder_block_0_N01628
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_Co_DIFF_NET_M3        
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00314 adder_block_0_N02162
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_Co_DIFF_NET_M6        
+  adder_block_0_block_carry_C4_N00841 adder_block_0_N01621
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_Co_DIFF_NET_M1        
+  adder_block_0_block_carry_C4_N00845 adder_block_0_N02170 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_Co_DIFF_NET_M4        
+  adder_block_0_block_carry_C4_N00841 adder_block_0_N02158
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_0_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_DCML_M4         adder_N38954 adder_N38950
+  adder_block_0_block_carry_C4_DCML_N00757
+  adder_block_0_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M9         adder_N38950 adder_N38954
+  adder_block_0_block_carry_C4_DCML_N00714
+  adder_block_0_block_carry_C4_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M14        
+  adder_block_0_block_carry_C4_DCML_N00753
+  adder_block_0_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M2         adder_N38954 adder_N38950 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_DCML_M7         adder_N38954 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_DCML_M12        
+  adder_block_0_block_carry_C4_DCML_N00710
+  adder_block_0_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M5        
+  adder_block_0_block_carry_C4_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M10         adder_N38954 adder_N38950
+  adder_block_0_block_carry_C4_DCML_N00753
+  adder_block_0_block_carry_C4_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M15        
+  adder_block_0_block_carry_C4_DCML_N00745
+  adder_block_0_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M3         adder_N38950 adder_N38954
+  adder_block_0_block_carry_C4_DCML_N00757
+  adder_block_0_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M8        
+  adder_block_0_block_carry_C4_N00841 adder_N38950
+  adder_block_0_block_carry_C4_DCML_N00710
+  adder_block_0_block_carry_C4_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M13        
+  adder_block_0_block_carry_C4_DCML_N00714
+  adder_block_0_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_C4_DCML_M1         adder_N38950 adder_N38954 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_DCML_M6         adder_N38950 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_C4_DCML_M11        
+  adder_block_0_block_carry_C4_N00845 adder_N38954
+  adder_block_0_block_carry_C4_DCML_N00745
+  adder_block_0_block_carry_C4_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M5        
+  adder_block_0_block_carry_group_G_N01880 adder_block_0_N02154
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M4        
+  adder_block_0_block_carry_group_G_N01876 adder_block_0_N02158
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M1        
+  adder_block_0_block_carry_group_G_N01880 adder_block_0_N02170 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M3        
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 adder_block_0_N02162
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M8        
+  adder_block_0_block_carry_group_G_N01876 adder_block_0_N02112
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M7        
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 adder_block_0_N02116
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M6        
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 adder_block_0_N02116
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M2        
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 adder_block_0_N02166 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M10        
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 adder_block_0_N02104
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M14        
+  adder_block_0_block_carry_group_G_N01876 adder_block_0_N02088
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M9        
+  adder_block_0_block_carry_group_G_N01880 adder_block_0_N02108
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M13        
+  adder_block_0_block_carry_group_G_N01880 adder_block_0_N02092
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M12        
+  adder_block_0_block_carry_group_G_N01876 adder_block_0_N02096
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M11        
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 adder_block_0_N02100
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M4         adder_N56341 adder_N56337
+  adder_block_0_block_carry_group_G_DCML_N00757
+  adder_block_0_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M9         adder_N56337 adder_N56341
+  adder_block_0_block_carry_group_G_DCML_N00714
+  adder_block_0_block_carry_group_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M14        
+  adder_block_0_block_carry_group_G_DCML_N00753
+  adder_block_0_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M2         adder_N56341 adder_N56337
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M7         adder_N56341 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M12        
+  adder_block_0_block_carry_group_G_DCML_N00710
+  adder_block_0_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M5        
+  adder_block_0_block_carry_group_G_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M10         adder_N56341 adder_N56337
+  adder_block_0_block_carry_group_G_DCML_N00753
+  adder_block_0_block_carry_group_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M15        
+  adder_block_0_block_carry_group_G_DCML_N00745
+  adder_block_0_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M3         adder_N56337 adder_N56341
+  adder_block_0_block_carry_group_G_DCML_N00757
+  adder_block_0_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M8        
+  adder_block_0_block_carry_group_G_N01876 adder_N56337
+  adder_block_0_block_carry_group_G_DCML_N00710
+  adder_block_0_block_carry_group_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M13        
+  adder_block_0_block_carry_group_G_DCML_N00714
+  adder_block_0_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M1         adder_N56337 adder_N56341
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M6         adder_N56337 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_G_DCML_M11        
+  adder_block_0_block_carry_group_G_N01880 adder_N56341
+  adder_block_0_block_carry_group_G_DCML_N00745
+  adder_block_0_block_carry_group_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M4         adder_N56333 adder_N56025
+  adder_block_0_block_carry_group_P_DCML_N00757
+  adder_block_0_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M9         adder_N56025 adder_N56333
+  adder_block_0_block_carry_group_P_DCML_N00714
+  adder_block_0_block_carry_group_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M14        
+  adder_block_0_block_carry_group_P_DCML_N00753
+  adder_block_0_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M2         adder_N56333 adder_N56025
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M7         adder_N56333 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M12        
+  adder_block_0_block_carry_group_P_DCML_N00710
+  adder_block_0_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M5        
+  adder_block_0_block_carry_group_P_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M10         adder_N56333 adder_N56025
+  adder_block_0_block_carry_group_P_DCML_N00753
+  adder_block_0_block_carry_group_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M15        
+  adder_block_0_block_carry_group_P_DCML_N00745
+  adder_block_0_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M3         adder_N56025 adder_N56333
+  adder_block_0_block_carry_group_P_DCML_N00757
+  adder_block_0_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M8        
+  adder_block_0_block_carry_group_P_N02497 adder_N56025
+  adder_block_0_block_carry_group_P_DCML_N00710
+  adder_block_0_block_carry_group_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M13        
+  adder_block_0_block_carry_group_P_DCML_N00714
+  adder_block_0_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M1         adder_N56025 adder_N56333
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M6         adder_N56025 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_DCML_M11        
+  adder_block_0_block_carry_group_P_N02501 adder_N56333
+  adder_block_0_block_carry_group_P_DCML_N00745
+  adder_block_0_block_carry_group_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M8        
+  adder_block_0_block_carry_group_P_N02501 adder_block_0_N02084
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M2        
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 adder_block_0_N02084 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M7        
+  adder_block_0_block_carry_group_P_N02497 adder_block_0_N02080
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M4        
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 adder_block_0_N02084
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M1        
+  adder_block_0_block_carry_group_P_N02497 adder_block_0_N02080 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M3        
+  adder_block_0_block_carry_group_P_N02497 adder_block_0_N02080
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M6        
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 adder_block_0_N02084
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M5        
+  adder_block_0_block_carry_group_P_N02497 adder_block_0_N02080
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_S_DIFF_NET_M2        
+  adder_block_0_digit2_S_S_DIFF_NET_N00298 adder_block_0_N01607 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_S_DIFF_NET_M5         adder_block_0_digit2_S_N00086
+  adder_block_0_N02116 adder_block_0_digit2_S_S_DIFF_NET_N00298
+  adder_block_0_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_S_DIFF_NET_M3         adder_block_0_digit2_S_N00090
+  adder_block_0_N02116 adder_block_0_digit2_S_S_DIFF_NET_N00294
+  adder_block_0_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_S_DIFF_NET_M1        
+  adder_block_0_digit2_S_S_DIFF_NET_N00294 adder_block_0_N01614 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_S_DIFF_NET_M6         adder_block_0_digit2_S_N00090
+  adder_block_0_N02112 adder_block_0_digit2_S_S_DIFF_NET_N00298
+  adder_block_0_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_S_DIFF_NET_M4         adder_block_0_digit2_S_N00086
+  adder_block_0_N02112 adder_block_0_digit2_S_S_DIFF_NET_N00294
+  adder_block_0_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_DCML_M4         SB2 S2
+  adder_block_0_digit2_S_DCML_N00757 adder_block_0_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M9         S2 SB2
+  adder_block_0_digit2_S_DCML_N00714 adder_block_0_digit2_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M14         adder_block_0_digit2_S_DCML_N00753
+  adder_block_0_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M2         SB2 S2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_DCML_M7         SB2 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_DCML_M12         adder_block_0_digit2_S_DCML_N00710
+  adder_block_0_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M5         adder_block_0_digit2_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M10         SB2 S2
+  adder_block_0_digit2_S_DCML_N00753 adder_block_0_digit2_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M15         adder_block_0_digit2_S_DCML_N00745
+  adder_block_0_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M3         S2 SB2
+  adder_block_0_digit2_S_DCML_N00757 adder_block_0_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M8         adder_block_0_digit2_S_N00090 S2
+  adder_block_0_digit2_S_DCML_N00710 adder_block_0_digit2_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M13         adder_block_0_digit2_S_DCML_N00714
+  adder_block_0_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_S_DCML_M1         S2 SB2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_DCML_M6         S2 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_S_DCML_M11         adder_block_0_digit2_S_N00086 SB2
+  adder_block_0_digit2_S_DCML_N00745 adder_block_0_digit2_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_P_DIFF_NET_M4         adder_block_0_digit2_P_N00400 B2
+  adder_block_0_digit2_P_P_DIFF_NET_N00761
+  adder_block_0_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_P_DIFF_NET_M6         adder_block_0_digit2_P_N00404 B2
+  adder_block_0_digit2_P_P_DIFF_NET_N00765
+  adder_block_0_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_P_DIFF_NET_M1        
+  adder_block_0_digit2_P_P_DIFF_NET_N00761 A2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_P_DIFF_NET_M3         adder_block_0_digit2_P_N00404
+  adder_N03526 adder_block_0_digit2_P_P_DIFF_NET_N00761
+  adder_block_0_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_P_DIFF_NET_M5         adder_block_0_digit2_P_N00400
+  adder_N03526 adder_block_0_digit2_P_P_DIFF_NET_N00765
+  adder_block_0_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_P_DIFF_NET_M2        
+  adder_block_0_digit2_P_P_DIFF_NET_N00765 A2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_DCML_M4         adder_block_0_N02116
+  adder_block_0_N02112 adder_block_0_digit2_P_DCML_N00757
+  adder_block_0_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M9         adder_block_0_N02112
+  adder_block_0_N02116 adder_block_0_digit2_P_DCML_N00714
+  adder_block_0_digit2_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M14         adder_block_0_digit2_P_DCML_N00753
+  adder_block_0_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M2         adder_block_0_N02116
+  adder_block_0_N02112 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_DCML_M7         adder_block_0_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_DCML_M12         adder_block_0_digit2_P_DCML_N00710
+  adder_block_0_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M5         adder_block_0_digit2_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M10         adder_block_0_N02116
+  adder_block_0_N02112 adder_block_0_digit2_P_DCML_N00753
+  adder_block_0_digit2_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M15         adder_block_0_digit2_P_DCML_N00745
+  adder_block_0_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M3         adder_block_0_N02112
+  adder_block_0_N02116 adder_block_0_digit2_P_DCML_N00757
+  adder_block_0_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M8         adder_block_0_digit2_P_N00404
+  adder_block_0_N02112 adder_block_0_digit2_P_DCML_N00710
+  adder_block_0_digit2_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M13         adder_block_0_digit2_P_DCML_N00714
+  adder_block_0_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_P_DCML_M1         adder_block_0_N02112
+  adder_block_0_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_DCML_M6         adder_block_0_N02112 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_P_DCML_M11         adder_block_0_digit2_P_N00400
+  adder_block_0_N02116 adder_block_0_digit2_P_DCML_N00745
+  adder_block_0_digit2_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M4         adder_block_0_N02154
+  adder_block_0_N02116 adder_block_0_digit2_G_DCML_N00757
+  adder_block_0_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M9         adder_block_0_N02116
+  adder_block_0_N02154 adder_block_0_digit2_G_DCML_N00714
+  adder_block_0_digit2_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M14         adder_block_0_digit2_G_DCML_N00753
+  adder_block_0_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M2         adder_block_0_N02154
+  adder_block_0_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_DCML_M7         adder_block_0_N02154 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_DCML_M12         adder_block_0_digit2_G_DCML_N00710
+  adder_block_0_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M5         adder_block_0_digit2_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M10         adder_block_0_N02154
+  adder_block_0_N02116 adder_block_0_digit2_G_DCML_N00753
+  adder_block_0_digit2_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M15         adder_block_0_digit2_G_DCML_N00745
+  adder_block_0_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M3         adder_block_0_N02116
+  adder_block_0_N02154 adder_block_0_digit2_G_DCML_N00757
+  adder_block_0_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M8         adder_block_0_digit2_G_N00406
+  adder_block_0_N02116 adder_block_0_digit2_G_DCML_N00710
+  adder_block_0_digit2_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M13         adder_block_0_digit2_G_DCML_N00714
+  adder_block_0_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_DCML_M1         adder_block_0_N02116
+  adder_block_0_N02154 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_DCML_M6         adder_block_0_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_DCML_M11         adder_block_0_digit2_G_N00410
+  adder_block_0_N02154 adder_block_0_digit2_G_DCML_N00745
+  adder_block_0_digit2_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit2_G_G_DIFF_NET_M2        
+  adder_block_0_digit2_G_G_DIFF_NET_N01214 A2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_G_DIFF_NET_M4         adder_block_0_digit2_G_N00406 B2
+  adder_block_0_digit2_G_G_DIFF_NET_N01210
+  adder_block_0_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_G_DIFF_NET_M6         adder_block_0_digit2_G_N00406 B2
+  adder_block_0_digit2_G_G_DIFF_NET_N01214
+  adder_block_0_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_G_DIFF_NET_M1        
+  adder_block_0_digit2_G_G_DIFF_NET_N01210 A2 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_G_DIFF_NET_M3         adder_block_0_digit2_G_N00410
+  adder_N03526 adder_block_0_digit2_G_G_DIFF_NET_N01210
+  adder_block_0_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit2_G_G_DIFF_NET_M5         adder_block_0_digit2_G_N00406
+  adder_N03526 adder_block_0_digit2_G_G_DIFF_NET_N01214
+  adder_block_0_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_S_DIFF_NET_M2        
+  adder_block_0_digit1_S_S_DIFF_NET_N00298 adder_block_0_N01593 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_S_DIFF_NET_M5         adder_block_0_digit1_S_N00086
+  adder_block_0_N02100 adder_block_0_digit1_S_S_DIFF_NET_N00298
+  adder_block_0_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_S_DIFF_NET_M3         adder_block_0_digit1_S_N00090
+  adder_block_0_N02100 adder_block_0_digit1_S_S_DIFF_NET_N00294
+  adder_block_0_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_S_DIFF_NET_M1        
+  adder_block_0_digit1_S_S_DIFF_NET_N00294 adder_block_0_N01600 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_S_DIFF_NET_M6         adder_block_0_digit1_S_N00090
+  adder_block_0_N02096 adder_block_0_digit1_S_S_DIFF_NET_N00298
+  adder_block_0_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_S_DIFF_NET_M4         adder_block_0_digit1_S_N00086
+  adder_block_0_N02096 adder_block_0_digit1_S_S_DIFF_NET_N00294
+  adder_block_0_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_DCML_M4         SB1 S1
+  adder_block_0_digit1_S_DCML_N00757 adder_block_0_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M9         S1 SB1
+  adder_block_0_digit1_S_DCML_N00714 adder_block_0_digit1_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M14         adder_block_0_digit1_S_DCML_N00753
+  adder_block_0_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M2         SB1 S1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_DCML_M7         SB1 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_DCML_M12         adder_block_0_digit1_S_DCML_N00710
+  adder_block_0_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M5         adder_block_0_digit1_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M10         SB1 S1
+  adder_block_0_digit1_S_DCML_N00753 adder_block_0_digit1_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M15         adder_block_0_digit1_S_DCML_N00745
+  adder_block_0_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M3         S1 SB1
+  adder_block_0_digit1_S_DCML_N00757 adder_block_0_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M8         adder_block_0_digit1_S_N00090 S1
+  adder_block_0_digit1_S_DCML_N00710 adder_block_0_digit1_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M13         adder_block_0_digit1_S_DCML_N00714
+  adder_block_0_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_S_DCML_M1         S1 SB1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_DCML_M6         S1 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_S_DCML_M11         adder_block_0_digit1_S_N00086 SB1
+  adder_block_0_digit1_S_DCML_N00745 adder_block_0_digit1_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_P_DIFF_NET_M4         adder_block_0_digit1_P_N00400 B1
+  adder_block_0_digit1_P_P_DIFF_NET_N00761
+  adder_block_0_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_P_DIFF_NET_M6         adder_block_0_digit1_P_N00404 B1
+  adder_block_0_digit1_P_P_DIFF_NET_N00765
+  adder_block_0_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_P_DIFF_NET_M1        
+  adder_block_0_digit1_P_P_DIFF_NET_N00761 A1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_P_DIFF_NET_M3         adder_block_0_digit1_P_N00404
+  adder_N03538 adder_block_0_digit1_P_P_DIFF_NET_N00761
+  adder_block_0_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_P_DIFF_NET_M5         adder_block_0_digit1_P_N00400
+  adder_N03538 adder_block_0_digit1_P_P_DIFF_NET_N00765
+  adder_block_0_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_P_DIFF_NET_M2        
+  adder_block_0_digit1_P_P_DIFF_NET_N00765 A1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_DCML_M4         adder_block_0_N02100
+  adder_block_0_N02096 adder_block_0_digit1_P_DCML_N00757
+  adder_block_0_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M9         adder_block_0_N02096
+  adder_block_0_N02100 adder_block_0_digit1_P_DCML_N00714
+  adder_block_0_digit1_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M14         adder_block_0_digit1_P_DCML_N00753
+  adder_block_0_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M2         adder_block_0_N02100
+  adder_block_0_N02096 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_DCML_M7         adder_block_0_N02100 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_DCML_M12         adder_block_0_digit1_P_DCML_N00710
+  adder_block_0_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M5         adder_block_0_digit1_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M10         adder_block_0_N02100
+  adder_block_0_N02096 adder_block_0_digit1_P_DCML_N00753
+  adder_block_0_digit1_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M15         adder_block_0_digit1_P_DCML_N00745
+  adder_block_0_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M3         adder_block_0_N02096
+  adder_block_0_N02100 adder_block_0_digit1_P_DCML_N00757
+  adder_block_0_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M8         adder_block_0_digit1_P_N00404
+  adder_block_0_N02096 adder_block_0_digit1_P_DCML_N00710
+  adder_block_0_digit1_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M13         adder_block_0_digit1_P_DCML_N00714
+  adder_block_0_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_P_DCML_M1         adder_block_0_N02096
+  adder_block_0_N02100 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_DCML_M6         adder_block_0_N02096 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_P_DCML_M11         adder_block_0_digit1_P_N00400
+  adder_block_0_N02100 adder_block_0_digit1_P_DCML_N00745
+  adder_block_0_digit1_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M4         adder_block_0_N02108
+  adder_block_0_N02104 adder_block_0_digit1_G_DCML_N00757
+  adder_block_0_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M9         adder_block_0_N02104
+  adder_block_0_N02108 adder_block_0_digit1_G_DCML_N00714
+  adder_block_0_digit1_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M14         adder_block_0_digit1_G_DCML_N00753
+  adder_block_0_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M2         adder_block_0_N02108
+  adder_block_0_N02104 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_DCML_M7         adder_block_0_N02108 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_DCML_M12         adder_block_0_digit1_G_DCML_N00710
+  adder_block_0_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M5         adder_block_0_digit1_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M10         adder_block_0_N02108
+  adder_block_0_N02104 adder_block_0_digit1_G_DCML_N00753
+  adder_block_0_digit1_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M15         adder_block_0_digit1_G_DCML_N00745
+  adder_block_0_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M3         adder_block_0_N02104
+  adder_block_0_N02108 adder_block_0_digit1_G_DCML_N00757
+  adder_block_0_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M8         adder_block_0_digit1_G_N00406
+  adder_block_0_N02104 adder_block_0_digit1_G_DCML_N00710
+  adder_block_0_digit1_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M13         adder_block_0_digit1_G_DCML_N00714
+  adder_block_0_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_DCML_M1         adder_block_0_N02104
+  adder_block_0_N02108 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_DCML_M6         adder_block_0_N02104 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_DCML_M11         adder_block_0_digit1_G_N00410
+  adder_block_0_N02108 adder_block_0_digit1_G_DCML_N00745
+  adder_block_0_digit1_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit1_G_G_DIFF_NET_M2        
+  adder_block_0_digit1_G_G_DIFF_NET_N01214 A1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_G_DIFF_NET_M4         adder_block_0_digit1_G_N00406 B1
+  adder_block_0_digit1_G_G_DIFF_NET_N01210
+  adder_block_0_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_G_DIFF_NET_M6         adder_block_0_digit1_G_N00406 B1
+  adder_block_0_digit1_G_G_DIFF_NET_N01214
+  adder_block_0_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_G_DIFF_NET_M1        
+  adder_block_0_digit1_G_G_DIFF_NET_N01210 A1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_G_DIFF_NET_M3         adder_block_0_digit1_G_N00410
+  adder_N03538 adder_block_0_digit1_G_G_DIFF_NET_N01210
+  adder_block_0_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit1_G_G_DIFF_NET_M5         adder_block_0_digit1_G_N00406
+  adder_N03538 adder_block_0_digit1_G_G_DIFF_NET_N01214
+  adder_block_0_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_S_DIFF_NET_M2        
+  adder_block_0_digit3_S_S_DIFF_NET_N00298 adder_block_0_N01621 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_S_DIFF_NET_M5         adder_block_0_digit3_S_N00086
+  adder_block_0_N02162 adder_block_0_digit3_S_S_DIFF_NET_N00298
+  adder_block_0_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_S_DIFF_NET_M3         adder_block_0_digit3_S_N00090
+  adder_block_0_N02162 adder_block_0_digit3_S_S_DIFF_NET_N00294
+  adder_block_0_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_S_DIFF_NET_M1        
+  adder_block_0_digit3_S_S_DIFF_NET_N00294 adder_block_0_N01628 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_S_DIFF_NET_M6         adder_block_0_digit3_S_N00090
+  adder_block_0_N02158 adder_block_0_digit3_S_S_DIFF_NET_N00298
+  adder_block_0_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_S_DIFF_NET_M4         adder_block_0_digit3_S_N00086
+  adder_block_0_N02158 adder_block_0_digit3_S_S_DIFF_NET_N00294
+  adder_block_0_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_DCML_M4         SB3 S3
+  adder_block_0_digit3_S_DCML_N00757 adder_block_0_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M9         S3 SB3
+  adder_block_0_digit3_S_DCML_N00714 adder_block_0_digit3_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M14         adder_block_0_digit3_S_DCML_N00753
+  adder_block_0_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M2         SB3 S3 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_DCML_M7         SB3 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_DCML_M12         adder_block_0_digit3_S_DCML_N00710
+  adder_block_0_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M5         adder_block_0_digit3_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M10         SB3 S3
+  adder_block_0_digit3_S_DCML_N00753 adder_block_0_digit3_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M15         adder_block_0_digit3_S_DCML_N00745
+  adder_block_0_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M3         S3 SB3
+  adder_block_0_digit3_S_DCML_N00757 adder_block_0_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M8         adder_block_0_digit3_S_N00090 S3
+  adder_block_0_digit3_S_DCML_N00710 adder_block_0_digit3_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M13         adder_block_0_digit3_S_DCML_N00714
+  adder_block_0_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_S_DCML_M1         S3 SB3 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_DCML_M6         S3 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_S_DCML_M11         adder_block_0_digit3_S_N00086 SB3
+  adder_block_0_digit3_S_DCML_N00745 adder_block_0_digit3_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_P_DIFF_NET_M4         adder_block_0_digit3_P_N00400 B3
+  adder_block_0_digit3_P_P_DIFF_NET_N00761
+  adder_block_0_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_P_DIFF_NET_M6         adder_block_0_digit3_P_N00404 B3
+  adder_block_0_digit3_P_P_DIFF_NET_N00765
+  adder_block_0_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_P_DIFF_NET_M1        
+  adder_block_0_digit3_P_P_DIFF_NET_N00761 adder_N03610 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_P_DIFF_NET_M3         adder_block_0_digit3_P_N00404 B3
+  adder_block_0_digit3_P_P_DIFF_NET_N00761
+  adder_block_0_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_P_DIFF_NET_M5         adder_block_0_digit3_P_N00400 B3
+  adder_block_0_digit3_P_P_DIFF_NET_N00765
+  adder_block_0_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_P_DIFF_NET_M2        
+  adder_block_0_digit3_P_P_DIFF_NET_N00765 A3 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_DCML_M4         adder_block_0_N02162
+  adder_block_0_N02158 adder_block_0_digit3_P_DCML_N00757
+  adder_block_0_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M9         adder_block_0_N02158
+  adder_block_0_N02162 adder_block_0_digit3_P_DCML_N00714
+  adder_block_0_digit3_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M14         adder_block_0_digit3_P_DCML_N00753
+  adder_block_0_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M2         adder_block_0_N02162
+  adder_block_0_N02158 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_DCML_M7         adder_block_0_N02162 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_DCML_M12         adder_block_0_digit3_P_DCML_N00710
+  adder_block_0_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M5         adder_block_0_digit3_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M10         adder_block_0_N02162
+  adder_block_0_N02158 adder_block_0_digit3_P_DCML_N00753
+  adder_block_0_digit3_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M15         adder_block_0_digit3_P_DCML_N00745
+  adder_block_0_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M3         adder_block_0_N02158
+  adder_block_0_N02162 adder_block_0_digit3_P_DCML_N00757
+  adder_block_0_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M8         adder_block_0_digit3_P_N00404
+  adder_block_0_N02158 adder_block_0_digit3_P_DCML_N00710
+  adder_block_0_digit3_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M13         adder_block_0_digit3_P_DCML_N00714
+  adder_block_0_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_P_DCML_M1         adder_block_0_N02158
+  adder_block_0_N02162 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_DCML_M6         adder_block_0_N02158 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_P_DCML_M11         adder_block_0_digit3_P_N00400
+  adder_block_0_N02162 adder_block_0_digit3_P_DCML_N00745
+  adder_block_0_digit3_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M4         adder_block_0_N02170
+  adder_block_0_N02166 adder_block_0_digit3_G_DCML_N00757
+  adder_block_0_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M9         adder_block_0_N02166
+  adder_block_0_N02170 adder_block_0_digit3_G_DCML_N00714
+  adder_block_0_digit3_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M14         adder_block_0_digit3_G_DCML_N00753
+  adder_block_0_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M2         adder_block_0_N02170
+  adder_block_0_N02166 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_DCML_M7         adder_block_0_N02170 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_DCML_M12         adder_block_0_digit3_G_DCML_N00710
+  adder_block_0_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M5         adder_block_0_digit3_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M10         adder_block_0_N02170
+  adder_block_0_N02166 adder_block_0_digit3_G_DCML_N00753
+  adder_block_0_digit3_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M15         adder_block_0_digit3_G_DCML_N00745
+  adder_block_0_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M3         adder_block_0_N02166
+  adder_block_0_N02170 adder_block_0_digit3_G_DCML_N00757
+  adder_block_0_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M8         adder_block_0_digit3_G_N00406
+  adder_block_0_N02166 adder_block_0_digit3_G_DCML_N00710
+  adder_block_0_digit3_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M13         adder_block_0_digit3_G_DCML_N00714
+  adder_block_0_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_DCML_M1         adder_block_0_N02166
+  adder_block_0_N02170 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_DCML_M6         adder_block_0_N02166 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_DCML_M11         adder_block_0_digit3_G_N00410
+  adder_block_0_N02170 adder_block_0_digit3_G_DCML_N00745
+  adder_block_0_digit3_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit3_G_G_DIFF_NET_M2        
+  adder_block_0_digit3_G_G_DIFF_NET_N01214 A3 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_G_DIFF_NET_M4         adder_block_0_digit3_G_N00406 B3
+  adder_block_0_digit3_G_G_DIFF_NET_N01210
+  adder_block_0_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_G_DIFF_NET_M6         adder_block_0_digit3_G_N00406 B3
+  adder_block_0_digit3_G_G_DIFF_NET_N01214
+  adder_block_0_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_G_DIFF_NET_M1        
+  adder_block_0_digit3_G_G_DIFF_NET_N01210 adder_N03610 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_G_DIFF_NET_M3         adder_block_0_digit3_G_N00410 B3
+  adder_block_0_digit3_G_G_DIFF_NET_N01210
+  adder_block_0_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit3_G_G_DIFF_NET_M5         adder_block_0_digit3_G_N00406 B3
+  adder_block_0_digit3_G_G_DIFF_NET_N01214
+  adder_block_0_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_S_DIFF_NET_M2        
+  adder_block_0_digit0_S_S_DIFF_NET_N00298 0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_S_DIFF_NET_M5         adder_block_0_digit0_S_N00086
+  adder_block_0_N02084 adder_block_0_digit0_S_S_DIFF_NET_N00298
+  adder_block_0_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_S_DIFF_NET_M3         adder_block_0_digit0_S_N00090
+  adder_block_0_N02084 adder_block_0_digit0_S_S_DIFF_NET_N00294
+  adder_block_0_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_S_DIFF_NET_M1        
+  adder_block_0_digit0_S_S_DIFF_NET_N00294 VDD VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_S_DIFF_NET_M6         adder_block_0_digit0_S_N00090
+  adder_block_0_N02080 adder_block_0_digit0_S_S_DIFF_NET_N00298
+  adder_block_0_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_S_DIFF_NET_M4         adder_block_0_digit0_S_N00086
+  adder_block_0_N02080 adder_block_0_digit0_S_S_DIFF_NET_N00294
+  adder_block_0_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_DCML_M4         SB0 S0
+  adder_block_0_digit0_S_DCML_N00757 adder_block_0_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M9         S0 SB0
+  adder_block_0_digit0_S_DCML_N00714 adder_block_0_digit0_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M14         adder_block_0_digit0_S_DCML_N00753
+  adder_block_0_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M2         SB0 S0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_DCML_M7         SB0 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_DCML_M12         adder_block_0_digit0_S_DCML_N00710
+  adder_block_0_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M5         adder_block_0_digit0_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M10         SB0 S0
+  adder_block_0_digit0_S_DCML_N00753 adder_block_0_digit0_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M15         adder_block_0_digit0_S_DCML_N00745
+  adder_block_0_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M3         S0 SB0
+  adder_block_0_digit0_S_DCML_N00757 adder_block_0_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M8         adder_block_0_digit0_S_N00090 S0
+  adder_block_0_digit0_S_DCML_N00710 adder_block_0_digit0_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M13         adder_block_0_digit0_S_DCML_N00714
+  adder_block_0_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_S_DCML_M1         S0 SB0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_DCML_M6         S0 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_S_DCML_M11         adder_block_0_digit0_S_N00086 SB0
+  adder_block_0_digit0_S_DCML_N00745 adder_block_0_digit0_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_P_DIFF_NET_M4         adder_block_0_digit0_P_N00400 B0
+  adder_block_0_digit0_P_P_DIFF_NET_N00761
+  adder_block_0_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_P_DIFF_NET_M6         adder_block_0_digit0_P_N00404 B0
+  adder_block_0_digit0_P_P_DIFF_NET_N00765
+  adder_block_0_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_P_DIFF_NET_M1        
+  adder_block_0_digit0_P_P_DIFF_NET_N00761 adder_N03638 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_P_DIFF_NET_M3         adder_block_0_digit0_P_N00404
+  adder_N03550 adder_block_0_digit0_P_P_DIFF_NET_N00761
+  adder_block_0_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_P_DIFF_NET_M5         adder_block_0_digit0_P_N00400
+  adder_N03550 adder_block_0_digit0_P_P_DIFF_NET_N00765
+  adder_block_0_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_P_DIFF_NET_M2        
+  adder_block_0_digit0_P_P_DIFF_NET_N00765 A0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_DCML_M4         adder_block_0_N02084
+  adder_block_0_N02080 adder_block_0_digit0_P_DCML_N00757
+  adder_block_0_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M9         adder_block_0_N02080
+  adder_block_0_N02084 adder_block_0_digit0_P_DCML_N00714
+  adder_block_0_digit0_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M14         adder_block_0_digit0_P_DCML_N00753
+  adder_block_0_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M2         adder_block_0_N02084
+  adder_block_0_N02080 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_DCML_M7         adder_block_0_N02084 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_DCML_M12         adder_block_0_digit0_P_DCML_N00710
+  adder_block_0_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M5         adder_block_0_digit0_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M10         adder_block_0_N02084
+  adder_block_0_N02080 adder_block_0_digit0_P_DCML_N00753
+  adder_block_0_digit0_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M15         adder_block_0_digit0_P_DCML_N00745
+  adder_block_0_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M3         adder_block_0_N02080
+  adder_block_0_N02084 adder_block_0_digit0_P_DCML_N00757
+  adder_block_0_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M8         adder_block_0_digit0_P_N00404
+  adder_block_0_N02080 adder_block_0_digit0_P_DCML_N00710
+  adder_block_0_digit0_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M13         adder_block_0_digit0_P_DCML_N00714
+  adder_block_0_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_P_DCML_M1         adder_block_0_N02080
+  adder_block_0_N02084 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_DCML_M6         adder_block_0_N02080 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_P_DCML_M11         adder_block_0_digit0_P_N00400
+  adder_block_0_N02084 adder_block_0_digit0_P_DCML_N00745
+  adder_block_0_digit0_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M4         adder_block_0_N02092
+  adder_block_0_N02088 adder_block_0_digit0_G_DCML_N00757
+  adder_block_0_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M9         adder_block_0_N02088
+  adder_block_0_N02092 adder_block_0_digit0_G_DCML_N00714
+  adder_block_0_digit0_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M14         adder_block_0_digit0_G_DCML_N00753
+  adder_block_0_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M2         adder_block_0_N02092
+  adder_block_0_N02088 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_DCML_M7         adder_block_0_N02092 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_DCML_M12         adder_block_0_digit0_G_DCML_N00710
+  adder_block_0_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M5         adder_block_0_digit0_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M10         adder_block_0_N02092
+  adder_block_0_N02088 adder_block_0_digit0_G_DCML_N00753
+  adder_block_0_digit0_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M15         adder_block_0_digit0_G_DCML_N00745
+  adder_block_0_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M3         adder_block_0_N02088
+  adder_block_0_N02092 adder_block_0_digit0_G_DCML_N00757
+  adder_block_0_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M8         adder_block_0_digit0_G_N00406
+  adder_block_0_N02088 adder_block_0_digit0_G_DCML_N00710
+  adder_block_0_digit0_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M13         adder_block_0_digit0_G_DCML_N00714
+  adder_block_0_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_DCML_M1         adder_block_0_N02088
+  adder_block_0_N02092 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_DCML_M6         adder_block_0_N02088 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_DCML_M11         adder_block_0_digit0_G_N00410
+  adder_block_0_N02092 adder_block_0_digit0_G_DCML_N00745
+  adder_block_0_digit0_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_0_digit0_G_G_DIFF_NET_M2        
+  adder_block_0_digit0_G_G_DIFF_NET_N01214 A0 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_G_DIFF_NET_M4         adder_block_0_digit0_G_N00406 B0
+  adder_block_0_digit0_G_G_DIFF_NET_N01210
+  adder_block_0_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_G_DIFF_NET_M6         adder_block_0_digit0_G_N00406 B0
+  adder_block_0_digit0_G_G_DIFF_NET_N01214
+  adder_block_0_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_G_DIFF_NET_M1        
+  adder_block_0_digit0_G_G_DIFF_NET_N01210 adder_N03638 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_G_DIFF_NET_M3         adder_block_0_digit0_G_N00410
+  adder_N03550 adder_block_0_digit0_G_G_DIFF_NET_N01210
+  adder_block_0_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_0_digit0_G_G_DIFF_NET_M5         adder_block_0_digit0_G_N00406
+  adder_N03550 adder_block_0_digit0_G_G_DIFF_NET_N01214
+  adder_block_0_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_Co_DIFF_NET_M2        
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00302 adder_block_2_N02116 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_Co_DIFF_NET_M5        
+  adder_block_2_block_carry_C3_N00845 adder_block_2_N01614
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_Co_DIFF_NET_M3        
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00314 adder_block_2_N02116
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_Co_DIFF_NET_M6        
+  adder_block_2_block_carry_C3_N00841 adder_block_2_N01607
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_Co_DIFF_NET_M1        
+  adder_block_2_block_carry_C3_N00845 adder_block_2_N02154 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_Co_DIFF_NET_M4        
+  adder_block_2_block_carry_C3_N00841 adder_block_2_N02112
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C3_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_DCML_M4         adder_block_2_N01628
+  adder_block_2_N01621 adder_block_2_block_carry_C3_DCML_N00757
+  adder_block_2_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M9         adder_block_2_N01621
+  adder_block_2_N01628 adder_block_2_block_carry_C3_DCML_N00714
+  adder_block_2_block_carry_C3_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M14        
+  adder_block_2_block_carry_C3_DCML_N00753
+  adder_block_2_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M2         adder_block_2_N01628
+  adder_block_2_N01621 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_DCML_M7         adder_block_2_N01628 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_DCML_M12        
+  adder_block_2_block_carry_C3_DCML_N00710
+  adder_block_2_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M5        
+  adder_block_2_block_carry_C3_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M10         adder_block_2_N01628
+  adder_block_2_N01621 adder_block_2_block_carry_C3_DCML_N00753
+  adder_block_2_block_carry_C3_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M15        
+  adder_block_2_block_carry_C3_DCML_N00745
+  adder_block_2_block_carry_C3_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M3         adder_block_2_N01621
+  adder_block_2_N01628 adder_block_2_block_carry_C3_DCML_N00757
+  adder_block_2_block_carry_C3_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M8        
+  adder_block_2_block_carry_C3_N00841 adder_block_2_N01621
+  adder_block_2_block_carry_C3_DCML_N00710
+  adder_block_2_block_carry_C3_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M13        
+  adder_block_2_block_carry_C3_DCML_N00714
+  adder_block_2_block_carry_C3_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C3_DCML_M1         adder_block_2_N01621
+  adder_block_2_N01628 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_DCML_M6         adder_block_2_N01621 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C3_DCML_M11        
+  adder_block_2_block_carry_C3_N00845 adder_block_2_N01628
+  adder_block_2_block_carry_C3_DCML_N00745
+  adder_block_2_block_carry_C3_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_Co_DIFF_NET_M2        
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00302 adder_block_2_N02088 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_Co_DIFF_NET_M5        
+  adder_block_2_block_carry_C1_N00845 adder_N63340
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_Co_DIFF_NET_M3        
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00314 adder_block_2_N02084
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_Co_DIFF_NET_M6        
+  adder_block_2_block_carry_C1_N00841 adder_N63325
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_Co_DIFF_NET_M1        
+  adder_block_2_block_carry_C1_N00845 adder_block_2_N02092 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_Co_DIFF_NET_M4        
+  adder_block_2_block_carry_C1_N00841 adder_block_2_N02080
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C1_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_DCML_M4         adder_block_2_N01600
+  adder_block_2_N01593 adder_block_2_block_carry_C1_DCML_N00757
+  adder_block_2_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M9         adder_block_2_N01593
+  adder_block_2_N01600 adder_block_2_block_carry_C1_DCML_N00714
+  adder_block_2_block_carry_C1_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M14        
+  adder_block_2_block_carry_C1_DCML_N00753
+  adder_block_2_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M2         adder_block_2_N01600
+  adder_block_2_N01593 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_DCML_M7         adder_block_2_N01600 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_DCML_M12        
+  adder_block_2_block_carry_C1_DCML_N00710
+  adder_block_2_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M5        
+  adder_block_2_block_carry_C1_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M10         adder_block_2_N01600
+  adder_block_2_N01593 adder_block_2_block_carry_C1_DCML_N00753
+  adder_block_2_block_carry_C1_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M15        
+  adder_block_2_block_carry_C1_DCML_N00745
+  adder_block_2_block_carry_C1_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M3         adder_block_2_N01593
+  adder_block_2_N01600 adder_block_2_block_carry_C1_DCML_N00757
+  adder_block_2_block_carry_C1_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M8        
+  adder_block_2_block_carry_C1_N00841 adder_block_2_N01593
+  adder_block_2_block_carry_C1_DCML_N00710
+  adder_block_2_block_carry_C1_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M13        
+  adder_block_2_block_carry_C1_DCML_N00714
+  adder_block_2_block_carry_C1_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C1_DCML_M1         adder_block_2_N01593
+  adder_block_2_N01600 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_DCML_M6         adder_block_2_N01593 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C1_DCML_M11        
+  adder_block_2_block_carry_C1_N00845 adder_block_2_N01600
+  adder_block_2_block_carry_C1_DCML_N00745
+  adder_block_2_block_carry_C1_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_Co_DIFF_NET_M2        
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00302 adder_block_2_N02104 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_Co_DIFF_NET_M5        
+  adder_block_2_block_carry_C2_N00845 adder_block_2_N01600
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_Co_DIFF_NET_M3        
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00314 adder_block_2_N02100
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_Co_DIFF_NET_M6        
+  adder_block_2_block_carry_C2_N00841 adder_block_2_N01593
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_Co_DIFF_NET_M1        
+  adder_block_2_block_carry_C2_N00845 adder_block_2_N02108 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_Co_DIFF_NET_M4        
+  adder_block_2_block_carry_C2_N00841 adder_block_2_N02096
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C2_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_DCML_M4         adder_block_2_N01614
+  adder_block_2_N01607 adder_block_2_block_carry_C2_DCML_N00757
+  adder_block_2_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M9         adder_block_2_N01607
+  adder_block_2_N01614 adder_block_2_block_carry_C2_DCML_N00714
+  adder_block_2_block_carry_C2_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M14        
+  adder_block_2_block_carry_C2_DCML_N00753
+  adder_block_2_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M2         adder_block_2_N01614
+  adder_block_2_N01607 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_DCML_M7         adder_block_2_N01614 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_DCML_M12        
+  adder_block_2_block_carry_C2_DCML_N00710
+  adder_block_2_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M5        
+  adder_block_2_block_carry_C2_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M10         adder_block_2_N01614
+  adder_block_2_N01607 adder_block_2_block_carry_C2_DCML_N00753
+  adder_block_2_block_carry_C2_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M15        
+  adder_block_2_block_carry_C2_DCML_N00745
+  adder_block_2_block_carry_C2_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M3         adder_block_2_N01607
+  adder_block_2_N01614 adder_block_2_block_carry_C2_DCML_N00757
+  adder_block_2_block_carry_C2_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M8        
+  adder_block_2_block_carry_C2_N00841 adder_block_2_N01607
+  adder_block_2_block_carry_C2_DCML_N00710
+  adder_block_2_block_carry_C2_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M13        
+  adder_block_2_block_carry_C2_DCML_N00714
+  adder_block_2_block_carry_C2_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C2_DCML_M1         adder_block_2_N01607
+  adder_block_2_N01614 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_DCML_M6         adder_block_2_N01607 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C2_DCML_M11        
+  adder_block_2_block_carry_C2_N00845 adder_block_2_N01614
+  adder_block_2_block_carry_C2_DCML_N00745
+  adder_block_2_block_carry_C2_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_Co_DIFF_NET_M2        
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00302 adder_block_2_N02166 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_Co_DIFF_NET_M5        
+  adder_block_2_block_carry_C4_N00845 adder_block_2_N01628
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_Co_DIFF_NET_M3        
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00314 adder_block_2_N02162
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_Co_DIFF_NET_M6        
+  adder_block_2_block_carry_C4_N00841 adder_block_2_N01621
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00314
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00314 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_Co_DIFF_NET_M1        
+  adder_block_2_block_carry_C4_N00845 adder_block_2_N02170 VDD VDD pMOS_16nm_PTM
+   
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_Co_DIFF_NET_M4        
+  adder_block_2_block_carry_C4_N00841 adder_block_2_N02158
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00302
+  adder_block_2_block_carry_C4_Co_DIFF_NET_N00302 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_DCML_M4         adder_N07519 adder_N20431
+  adder_block_2_block_carry_C4_DCML_N00757
+  adder_block_2_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M9         adder_N20431 adder_N07519
+  adder_block_2_block_carry_C4_DCML_N00714
+  adder_block_2_block_carry_C4_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M14        
+  adder_block_2_block_carry_C4_DCML_N00753
+  adder_block_2_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M2         adder_N07519 adder_N20431 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_DCML_M7         adder_N07519 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_DCML_M12        
+  adder_block_2_block_carry_C4_DCML_N00710
+  adder_block_2_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M5        
+  adder_block_2_block_carry_C4_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M10         adder_N07519 adder_N20431
+  adder_block_2_block_carry_C4_DCML_N00753
+  adder_block_2_block_carry_C4_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M15        
+  adder_block_2_block_carry_C4_DCML_N00745
+  adder_block_2_block_carry_C4_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M3         adder_N20431 adder_N07519
+  adder_block_2_block_carry_C4_DCML_N00757
+  adder_block_2_block_carry_C4_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M8        
+  adder_block_2_block_carry_C4_N00841 adder_N20431
+  adder_block_2_block_carry_C4_DCML_N00710
+  adder_block_2_block_carry_C4_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M13        
+  adder_block_2_block_carry_C4_DCML_N00714
+  adder_block_2_block_carry_C4_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_C4_DCML_M1         adder_N20431 adder_N07519 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_DCML_M6         adder_N20431 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_C4_DCML_M11        
+  adder_block_2_block_carry_C4_N00845 adder_N07519
+  adder_block_2_block_carry_C4_DCML_N00745
+  adder_block_2_block_carry_C4_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M5        
+  adder_block_2_block_carry_group_G_N01880 adder_block_2_N02154
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M4        
+  adder_block_2_block_carry_group_G_N01876 adder_block_2_N02158
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M1        
+  adder_block_2_block_carry_group_G_N01880 adder_block_2_N02170 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M3        
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 adder_block_2_N02162
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M8        
+  adder_block_2_block_carry_group_G_N01876 adder_block_2_N02112
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M7        
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 adder_block_2_N02116
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M6        
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 adder_block_2_N02116
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M2        
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 adder_block_2_N02166 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M10        
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 adder_block_2_N02104
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M14        
+  adder_block_2_block_carry_group_G_N01876 adder_block_2_N02088
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M9        
+  adder_block_2_block_carry_group_G_N01880 adder_block_2_N02108
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M13        
+  adder_block_2_block_carry_group_G_N01880 adder_block_2_N02092
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M12        
+  adder_block_2_block_carry_group_G_N01876 adder_block_2_N02096
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M11        
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 adder_block_2_N02100
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967
+  adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M4         adder_N61609 adder_N61605
+  adder_block_2_block_carry_group_G_DCML_N00757
+  adder_block_2_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M9         adder_N61605 adder_N61609
+  adder_block_2_block_carry_group_G_DCML_N00714
+  adder_block_2_block_carry_group_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M14        
+  adder_block_2_block_carry_group_G_DCML_N00753
+  adder_block_2_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M2         adder_N61609 adder_N61605
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M7         adder_N61609 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M12        
+  adder_block_2_block_carry_group_G_DCML_N00710
+  adder_block_2_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M5        
+  adder_block_2_block_carry_group_G_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M10         adder_N61609 adder_N61605
+  adder_block_2_block_carry_group_G_DCML_N00753
+  adder_block_2_block_carry_group_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M15        
+  adder_block_2_block_carry_group_G_DCML_N00745
+  adder_block_2_block_carry_group_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M3         adder_N61605 adder_N61609
+  adder_block_2_block_carry_group_G_DCML_N00757
+  adder_block_2_block_carry_group_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M8        
+  adder_block_2_block_carry_group_G_N01876 adder_N61605
+  adder_block_2_block_carry_group_G_DCML_N00710
+  adder_block_2_block_carry_group_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M13        
+  adder_block_2_block_carry_group_G_DCML_N00714
+  adder_block_2_block_carry_group_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M1         adder_N61605 adder_N61609
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M6         adder_N61605 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_G_DCML_M11        
+  adder_block_2_block_carry_group_G_N01880 adder_N61609
+  adder_block_2_block_carry_group_G_DCML_N00745
+  adder_block_2_block_carry_group_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M4         adder_N61601 adder_N61597
+  adder_block_2_block_carry_group_P_DCML_N00757
+  adder_block_2_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M9         adder_N61597 adder_N61601
+  adder_block_2_block_carry_group_P_DCML_N00714
+  adder_block_2_block_carry_group_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M14        
+  adder_block_2_block_carry_group_P_DCML_N00753
+  adder_block_2_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M2         adder_N61601 adder_N61597
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M7         adder_N61601 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M12        
+  adder_block_2_block_carry_group_P_DCML_N00710
+  adder_block_2_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M5        
+  adder_block_2_block_carry_group_P_DCML_N00757 CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M10         adder_N61601 adder_N61597
+  adder_block_2_block_carry_group_P_DCML_N00753
+  adder_block_2_block_carry_group_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M15        
+  adder_block_2_block_carry_group_P_DCML_N00745
+  adder_block_2_block_carry_group_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M3         adder_N61597 adder_N61601
+  adder_block_2_block_carry_group_P_DCML_N00757
+  adder_block_2_block_carry_group_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M8        
+  adder_block_2_block_carry_group_P_N02497 adder_N61597
+  adder_block_2_block_carry_group_P_DCML_N00710
+  adder_block_2_block_carry_group_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M13        
+  adder_block_2_block_carry_group_P_DCML_N00714
+  adder_block_2_block_carry_group_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M1         adder_N61597 adder_N61601
+  VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M6         adder_N61597 CLOCK_1 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_DCML_M11        
+  adder_block_2_block_carry_group_P_N02501 adder_N61601
+  adder_block_2_block_carry_group_P_DCML_N00745
+  adder_block_2_block_carry_group_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M8        
+  adder_block_2_block_carry_group_P_N02501 adder_block_2_N02084
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M2        
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 adder_block_2_N02084 VDD
+  VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M7        
+  adder_block_2_block_carry_group_P_N02497 adder_block_2_N02080
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M4        
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 adder_block_2_N02084
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M1        
+  adder_block_2_block_carry_group_P_N02497 adder_block_2_N02080 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M3        
+  adder_block_2_block_carry_group_P_N02497 adder_block_2_N02080
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M6        
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 adder_block_2_N02084
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M5        
+  adder_block_2_block_carry_group_P_N02497 adder_block_2_N02080
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861
+  adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_S_DIFF_NET_M2        
+  adder_block_2_digit2_S_S_DIFF_NET_N00298 adder_block_2_N01607 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_S_DIFF_NET_M5         adder_block_2_digit2_S_N00086
+  adder_block_2_N02116 adder_block_2_digit2_S_S_DIFF_NET_N00298
+  adder_block_2_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_S_DIFF_NET_M3         adder_block_2_digit2_S_N00090
+  adder_block_2_N02116 adder_block_2_digit2_S_S_DIFF_NET_N00294
+  adder_block_2_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_S_DIFF_NET_M1        
+  adder_block_2_digit2_S_S_DIFF_NET_N00294 adder_block_2_N01614 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_S_DIFF_NET_M6         adder_block_2_digit2_S_N00090
+  adder_block_2_N02112 adder_block_2_digit2_S_S_DIFF_NET_N00298
+  adder_block_2_digit2_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_S_DIFF_NET_M4         adder_block_2_digit2_S_N00086
+  adder_block_2_N02112 adder_block_2_digit2_S_S_DIFF_NET_N00294
+  adder_block_2_digit2_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_DCML_M4         SB10 S10
+  adder_block_2_digit2_S_DCML_N00757 adder_block_2_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M9         S10 SB10
+  adder_block_2_digit2_S_DCML_N00714 adder_block_2_digit2_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M14         adder_block_2_digit2_S_DCML_N00753
+  adder_block_2_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M2         SB10 S10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_DCML_M7         SB10 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_DCML_M12         adder_block_2_digit2_S_DCML_N00710
+  adder_block_2_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M5         adder_block_2_digit2_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M10         SB10 S10
+  adder_block_2_digit2_S_DCML_N00753 adder_block_2_digit2_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M15         adder_block_2_digit2_S_DCML_N00745
+  adder_block_2_digit2_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M3         S10 SB10
+  adder_block_2_digit2_S_DCML_N00757 adder_block_2_digit2_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M8         adder_block_2_digit2_S_N00090 S10
+  adder_block_2_digit2_S_DCML_N00710 adder_block_2_digit2_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M13         adder_block_2_digit2_S_DCML_N00714
+  adder_block_2_digit2_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_S_DCML_M1         S10 SB10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_DCML_M6         S10 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_S_DCML_M11         adder_block_2_digit2_S_N00086 SB10
+  adder_block_2_digit2_S_DCML_N00745 adder_block_2_digit2_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_P_DIFF_NET_M4         adder_block_2_digit2_P_N00400
+  B10 adder_block_2_digit2_P_P_DIFF_NET_N00761
+  adder_block_2_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_P_DIFF_NET_M6         adder_block_2_digit2_P_N00404
+  B10 adder_block_2_digit2_P_P_DIFF_NET_N00765
+  adder_block_2_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_P_DIFF_NET_M1        
+  adder_block_2_digit2_P_P_DIFF_NET_N00761 A10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_P_DIFF_NET_M3         adder_block_2_digit2_P_N00404
+  adder_N07199 adder_block_2_digit2_P_P_DIFF_NET_N00761
+  adder_block_2_digit2_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_P_DIFF_NET_M5         adder_block_2_digit2_P_N00400
+  adder_N07199 adder_block_2_digit2_P_P_DIFF_NET_N00765
+  adder_block_2_digit2_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_P_DIFF_NET_M2        
+  adder_block_2_digit2_P_P_DIFF_NET_N00765 A10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_DCML_M4         adder_block_2_N02116
+  adder_block_2_N02112 adder_block_2_digit2_P_DCML_N00757
+  adder_block_2_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M9         adder_block_2_N02112
+  adder_block_2_N02116 adder_block_2_digit2_P_DCML_N00714
+  adder_block_2_digit2_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M14         adder_block_2_digit2_P_DCML_N00753
+  adder_block_2_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M2         adder_block_2_N02116
+  adder_block_2_N02112 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_DCML_M7         adder_block_2_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_DCML_M12         adder_block_2_digit2_P_DCML_N00710
+  adder_block_2_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M5         adder_block_2_digit2_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M10         adder_block_2_N02116
+  adder_block_2_N02112 adder_block_2_digit2_P_DCML_N00753
+  adder_block_2_digit2_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M15         adder_block_2_digit2_P_DCML_N00745
+  adder_block_2_digit2_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M3         adder_block_2_N02112
+  adder_block_2_N02116 adder_block_2_digit2_P_DCML_N00757
+  adder_block_2_digit2_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M8         adder_block_2_digit2_P_N00404
+  adder_block_2_N02112 adder_block_2_digit2_P_DCML_N00710
+  adder_block_2_digit2_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M13         adder_block_2_digit2_P_DCML_N00714
+  adder_block_2_digit2_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_P_DCML_M1         adder_block_2_N02112
+  adder_block_2_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_DCML_M6         adder_block_2_N02112 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_P_DCML_M11         adder_block_2_digit2_P_N00400
+  adder_block_2_N02116 adder_block_2_digit2_P_DCML_N00745
+  adder_block_2_digit2_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M4         adder_block_2_N02154
+  adder_block_2_N02116 adder_block_2_digit2_G_DCML_N00757
+  adder_block_2_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M9         adder_block_2_N02116
+  adder_block_2_N02154 adder_block_2_digit2_G_DCML_N00714
+  adder_block_2_digit2_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M14         adder_block_2_digit2_G_DCML_N00753
+  adder_block_2_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M2         adder_block_2_N02154
+  adder_block_2_N02116 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_DCML_M7         adder_block_2_N02154 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_DCML_M12         adder_block_2_digit2_G_DCML_N00710
+  adder_block_2_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M5         adder_block_2_digit2_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M10         adder_block_2_N02154
+  adder_block_2_N02116 adder_block_2_digit2_G_DCML_N00753
+  adder_block_2_digit2_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M15         adder_block_2_digit2_G_DCML_N00745
+  adder_block_2_digit2_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M3         adder_block_2_N02116
+  adder_block_2_N02154 adder_block_2_digit2_G_DCML_N00757
+  adder_block_2_digit2_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M8         adder_block_2_digit2_G_N00406
+  adder_block_2_N02116 adder_block_2_digit2_G_DCML_N00710
+  adder_block_2_digit2_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M13         adder_block_2_digit2_G_DCML_N00714
+  adder_block_2_digit2_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_DCML_M1         adder_block_2_N02116
+  adder_block_2_N02154 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_DCML_M6         adder_block_2_N02116 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_DCML_M11         adder_block_2_digit2_G_N00410
+  adder_block_2_N02154 adder_block_2_digit2_G_DCML_N00745
+  adder_block_2_digit2_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit2_G_G_DIFF_NET_M2        
+  adder_block_2_digit2_G_G_DIFF_NET_N01214 A10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_G_DIFF_NET_M4         adder_block_2_digit2_G_N00406
+  B10 adder_block_2_digit2_G_G_DIFF_NET_N01210
+  adder_block_2_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_G_DIFF_NET_M6         adder_block_2_digit2_G_N00406
+  B10 adder_block_2_digit2_G_G_DIFF_NET_N01214
+  adder_block_2_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_G_DIFF_NET_M1        
+  adder_block_2_digit2_G_G_DIFF_NET_N01210 A10 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_G_DIFF_NET_M3         adder_block_2_digit2_G_N00410
+  adder_N07199 adder_block_2_digit2_G_G_DIFF_NET_N01210
+  adder_block_2_digit2_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit2_G_G_DIFF_NET_M5         adder_block_2_digit2_G_N00406
+  adder_N07199 adder_block_2_digit2_G_G_DIFF_NET_N01214
+  adder_block_2_digit2_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_S_DIFF_NET_M2        
+  adder_block_2_digit1_S_S_DIFF_NET_N00298 adder_block_2_N01593 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_S_DIFF_NET_M5         adder_block_2_digit1_S_N00086
+  adder_block_2_N02100 adder_block_2_digit1_S_S_DIFF_NET_N00298
+  adder_block_2_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_S_DIFF_NET_M3         adder_block_2_digit1_S_N00090
+  adder_block_2_N02100 adder_block_2_digit1_S_S_DIFF_NET_N00294
+  adder_block_2_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_S_DIFF_NET_M1        
+  adder_block_2_digit1_S_S_DIFF_NET_N00294 adder_block_2_N01600 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_S_DIFF_NET_M6         adder_block_2_digit1_S_N00090
+  adder_block_2_N02096 adder_block_2_digit1_S_S_DIFF_NET_N00298
+  adder_block_2_digit1_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_S_DIFF_NET_M4         adder_block_2_digit1_S_N00086
+  adder_block_2_N02096 adder_block_2_digit1_S_S_DIFF_NET_N00294
+  adder_block_2_digit1_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_DCML_M4         SB9 S9
+  adder_block_2_digit1_S_DCML_N00757 adder_block_2_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M9         S9 SB9
+  adder_block_2_digit1_S_DCML_N00714 adder_block_2_digit1_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M14         adder_block_2_digit1_S_DCML_N00753
+  adder_block_2_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M2         SB9 S9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_DCML_M7         SB9 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_DCML_M12         adder_block_2_digit1_S_DCML_N00710
+  adder_block_2_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M5         adder_block_2_digit1_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M10         SB9 S9
+  adder_block_2_digit1_S_DCML_N00753 adder_block_2_digit1_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M15         adder_block_2_digit1_S_DCML_N00745
+  adder_block_2_digit1_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M3         S9 SB9
+  adder_block_2_digit1_S_DCML_N00757 adder_block_2_digit1_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M8         adder_block_2_digit1_S_N00090 S9
+  adder_block_2_digit1_S_DCML_N00710 adder_block_2_digit1_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M13         adder_block_2_digit1_S_DCML_N00714
+  adder_block_2_digit1_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_S_DCML_M1         S9 SB9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_DCML_M6         S9 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_S_DCML_M11         adder_block_2_digit1_S_N00086 SB9
+  adder_block_2_digit1_S_DCML_N00745 adder_block_2_digit1_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_P_DIFF_NET_M4         adder_block_2_digit1_P_N00400 B9
+  adder_block_2_digit1_P_P_DIFF_NET_N00761
+  adder_block_2_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_P_DIFF_NET_M6         adder_block_2_digit1_P_N00404 B9
+  adder_block_2_digit1_P_P_DIFF_NET_N00765
+  adder_block_2_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_P_DIFF_NET_M1        
+  adder_block_2_digit1_P_P_DIFF_NET_N00761 A9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_P_DIFF_NET_M3         adder_block_2_digit1_P_N00404
+  adder_N07211 adder_block_2_digit1_P_P_DIFF_NET_N00761
+  adder_block_2_digit1_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_P_DIFF_NET_M5         adder_block_2_digit1_P_N00400
+  adder_N07211 adder_block_2_digit1_P_P_DIFF_NET_N00765
+  adder_block_2_digit1_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_P_DIFF_NET_M2        
+  adder_block_2_digit1_P_P_DIFF_NET_N00765 A9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_DCML_M4         adder_block_2_N02100
+  adder_block_2_N02096 adder_block_2_digit1_P_DCML_N00757
+  adder_block_2_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M9         adder_block_2_N02096
+  adder_block_2_N02100 adder_block_2_digit1_P_DCML_N00714
+  adder_block_2_digit1_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M14         adder_block_2_digit1_P_DCML_N00753
+  adder_block_2_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M2         adder_block_2_N02100
+  adder_block_2_N02096 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_DCML_M7         adder_block_2_N02100 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_DCML_M12         adder_block_2_digit1_P_DCML_N00710
+  adder_block_2_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M5         adder_block_2_digit1_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M10         adder_block_2_N02100
+  adder_block_2_N02096 adder_block_2_digit1_P_DCML_N00753
+  adder_block_2_digit1_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M15         adder_block_2_digit1_P_DCML_N00745
+  adder_block_2_digit1_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M3         adder_block_2_N02096
+  adder_block_2_N02100 adder_block_2_digit1_P_DCML_N00757
+  adder_block_2_digit1_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M8         adder_block_2_digit1_P_N00404
+  adder_block_2_N02096 adder_block_2_digit1_P_DCML_N00710
+  adder_block_2_digit1_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M13         adder_block_2_digit1_P_DCML_N00714
+  adder_block_2_digit1_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_P_DCML_M1         adder_block_2_N02096
+  adder_block_2_N02100 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_DCML_M6         adder_block_2_N02096 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_P_DCML_M11         adder_block_2_digit1_P_N00400
+  adder_block_2_N02100 adder_block_2_digit1_P_DCML_N00745
+  adder_block_2_digit1_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M4         adder_block_2_N02108
+  adder_block_2_N02104 adder_block_2_digit1_G_DCML_N00757
+  adder_block_2_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M9         adder_block_2_N02104
+  adder_block_2_N02108 adder_block_2_digit1_G_DCML_N00714
+  adder_block_2_digit1_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M14         adder_block_2_digit1_G_DCML_N00753
+  adder_block_2_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M2         adder_block_2_N02108
+  adder_block_2_N02104 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_DCML_M7         adder_block_2_N02108 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_DCML_M12         adder_block_2_digit1_G_DCML_N00710
+  adder_block_2_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M5         adder_block_2_digit1_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M10         adder_block_2_N02108
+  adder_block_2_N02104 adder_block_2_digit1_G_DCML_N00753
+  adder_block_2_digit1_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M15         adder_block_2_digit1_G_DCML_N00745
+  adder_block_2_digit1_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M3         adder_block_2_N02104
+  adder_block_2_N02108 adder_block_2_digit1_G_DCML_N00757
+  adder_block_2_digit1_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M8         adder_block_2_digit1_G_N00406
+  adder_block_2_N02104 adder_block_2_digit1_G_DCML_N00710
+  adder_block_2_digit1_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M13         adder_block_2_digit1_G_DCML_N00714
+  adder_block_2_digit1_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_DCML_M1         adder_block_2_N02104
+  adder_block_2_N02108 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_DCML_M6         adder_block_2_N02104 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_DCML_M11         adder_block_2_digit1_G_N00410
+  adder_block_2_N02108 adder_block_2_digit1_G_DCML_N00745
+  adder_block_2_digit1_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit1_G_G_DIFF_NET_M2        
+  adder_block_2_digit1_G_G_DIFF_NET_N01214 A9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_G_DIFF_NET_M4         adder_block_2_digit1_G_N00406 B9
+  adder_block_2_digit1_G_G_DIFF_NET_N01210
+  adder_block_2_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_G_DIFF_NET_M6         adder_block_2_digit1_G_N00406 B9
+  adder_block_2_digit1_G_G_DIFF_NET_N01214
+  adder_block_2_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_G_DIFF_NET_M1        
+  adder_block_2_digit1_G_G_DIFF_NET_N01210 A9 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_G_DIFF_NET_M3         adder_block_2_digit1_G_N00410
+  adder_N07211 adder_block_2_digit1_G_G_DIFF_NET_N01210
+  adder_block_2_digit1_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit1_G_G_DIFF_NET_M5         adder_block_2_digit1_G_N00406
+  adder_N07211 adder_block_2_digit1_G_G_DIFF_NET_N01214
+  adder_block_2_digit1_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_S_DIFF_NET_M2        
+  adder_block_2_digit3_S_S_DIFF_NET_N00298 adder_block_2_N01621 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_S_DIFF_NET_M5         adder_block_2_digit3_S_N00086
+  adder_block_2_N02162 adder_block_2_digit3_S_S_DIFF_NET_N00298
+  adder_block_2_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_S_DIFF_NET_M3         adder_block_2_digit3_S_N00090
+  adder_block_2_N02162 adder_block_2_digit3_S_S_DIFF_NET_N00294
+  adder_block_2_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_S_DIFF_NET_M1        
+  adder_block_2_digit3_S_S_DIFF_NET_N00294 adder_block_2_N01628 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_S_DIFF_NET_M6         adder_block_2_digit3_S_N00090
+  adder_block_2_N02158 adder_block_2_digit3_S_S_DIFF_NET_N00298
+  adder_block_2_digit3_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_S_DIFF_NET_M4         adder_block_2_digit3_S_N00086
+  adder_block_2_N02158 adder_block_2_digit3_S_S_DIFF_NET_N00294
+  adder_block_2_digit3_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_DCML_M4         SB11 S11
+  adder_block_2_digit3_S_DCML_N00757 adder_block_2_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M9         S11 SB11
+  adder_block_2_digit3_S_DCML_N00714 adder_block_2_digit3_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M14         adder_block_2_digit3_S_DCML_N00753
+  adder_block_2_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M2         SB11 S11 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_DCML_M7         SB11 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_DCML_M12         adder_block_2_digit3_S_DCML_N00710
+  adder_block_2_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M5         adder_block_2_digit3_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M10         SB11 S11
+  adder_block_2_digit3_S_DCML_N00753 adder_block_2_digit3_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M15         adder_block_2_digit3_S_DCML_N00745
+  adder_block_2_digit3_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M3         S11 SB11
+  adder_block_2_digit3_S_DCML_N00757 adder_block_2_digit3_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M8         adder_block_2_digit3_S_N00090 S11
+  adder_block_2_digit3_S_DCML_N00710 adder_block_2_digit3_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M13         adder_block_2_digit3_S_DCML_N00714
+  adder_block_2_digit3_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_S_DCML_M1         S11 SB11 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_DCML_M6         S11 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_S_DCML_M11         adder_block_2_digit3_S_N00086 SB11
+  adder_block_2_digit3_S_DCML_N00745 adder_block_2_digit3_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_P_DIFF_NET_M4         adder_block_2_digit3_P_N00400
+  B11 adder_block_2_digit3_P_P_DIFF_NET_N00761
+  adder_block_2_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_P_DIFF_NET_M6         adder_block_2_digit3_P_N00404
+  B11 adder_block_2_digit3_P_P_DIFF_NET_N00765
+  adder_block_2_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_P_DIFF_NET_M1        
+  adder_block_2_digit3_P_P_DIFF_NET_N00761 adder_N07283 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_P_DIFF_NET_M3         adder_block_2_digit3_P_N00404
+  B11 adder_block_2_digit3_P_P_DIFF_NET_N00761
+  adder_block_2_digit3_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_P_DIFF_NET_M5         adder_block_2_digit3_P_N00400
+  B11 adder_block_2_digit3_P_P_DIFF_NET_N00765
+  adder_block_2_digit3_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_P_DIFF_NET_M2        
+  adder_block_2_digit3_P_P_DIFF_NET_N00765 A11 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_DCML_M4         adder_block_2_N02162
+  adder_block_2_N02158 adder_block_2_digit3_P_DCML_N00757
+  adder_block_2_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M9         adder_block_2_N02158
+  adder_block_2_N02162 adder_block_2_digit3_P_DCML_N00714
+  adder_block_2_digit3_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M14         adder_block_2_digit3_P_DCML_N00753
+  adder_block_2_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M2         adder_block_2_N02162
+  adder_block_2_N02158 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_DCML_M7         adder_block_2_N02162 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_DCML_M12         adder_block_2_digit3_P_DCML_N00710
+  adder_block_2_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M5         adder_block_2_digit3_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M10         adder_block_2_N02162
+  adder_block_2_N02158 adder_block_2_digit3_P_DCML_N00753
+  adder_block_2_digit3_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M15         adder_block_2_digit3_P_DCML_N00745
+  adder_block_2_digit3_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M3         adder_block_2_N02158
+  adder_block_2_N02162 adder_block_2_digit3_P_DCML_N00757
+  adder_block_2_digit3_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M8         adder_block_2_digit3_P_N00404
+  adder_block_2_N02158 adder_block_2_digit3_P_DCML_N00710
+  adder_block_2_digit3_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M13         adder_block_2_digit3_P_DCML_N00714
+  adder_block_2_digit3_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_P_DCML_M1         adder_block_2_N02158
+  adder_block_2_N02162 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_DCML_M6         adder_block_2_N02158 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_P_DCML_M11         adder_block_2_digit3_P_N00400
+  adder_block_2_N02162 adder_block_2_digit3_P_DCML_N00745
+  adder_block_2_digit3_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M4         adder_block_2_N02170
+  adder_block_2_N02166 adder_block_2_digit3_G_DCML_N00757
+  adder_block_2_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M9         adder_block_2_N02166
+  adder_block_2_N02170 adder_block_2_digit3_G_DCML_N00714
+  adder_block_2_digit3_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M14         adder_block_2_digit3_G_DCML_N00753
+  adder_block_2_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M2         adder_block_2_N02170
+  adder_block_2_N02166 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_DCML_M7         adder_block_2_N02170 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_DCML_M12         adder_block_2_digit3_G_DCML_N00710
+  adder_block_2_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M5         adder_block_2_digit3_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M10         adder_block_2_N02170
+  adder_block_2_N02166 adder_block_2_digit3_G_DCML_N00753
+  adder_block_2_digit3_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M15         adder_block_2_digit3_G_DCML_N00745
+  adder_block_2_digit3_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M3         adder_block_2_N02166
+  adder_block_2_N02170 adder_block_2_digit3_G_DCML_N00757
+  adder_block_2_digit3_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M8         adder_block_2_digit3_G_N00406
+  adder_block_2_N02166 adder_block_2_digit3_G_DCML_N00710
+  adder_block_2_digit3_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M13         adder_block_2_digit3_G_DCML_N00714
+  adder_block_2_digit3_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_DCML_M1         adder_block_2_N02166
+  adder_block_2_N02170 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_DCML_M6         adder_block_2_N02166 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_DCML_M11         adder_block_2_digit3_G_N00410
+  adder_block_2_N02170 adder_block_2_digit3_G_DCML_N00745
+  adder_block_2_digit3_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit3_G_G_DIFF_NET_M2        
+  adder_block_2_digit3_G_G_DIFF_NET_N01214 A11 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_G_DIFF_NET_M4         adder_block_2_digit3_G_N00406
+  B11 adder_block_2_digit3_G_G_DIFF_NET_N01210
+  adder_block_2_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_G_DIFF_NET_M6         adder_block_2_digit3_G_N00406
+  B11 adder_block_2_digit3_G_G_DIFF_NET_N01214
+  adder_block_2_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_G_DIFF_NET_M1        
+  adder_block_2_digit3_G_G_DIFF_NET_N01210 adder_N07283 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_G_DIFF_NET_M3         adder_block_2_digit3_G_N00410
+  B11 adder_block_2_digit3_G_G_DIFF_NET_N01210
+  adder_block_2_digit3_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit3_G_G_DIFF_NET_M5         adder_block_2_digit3_G_N00406
+  B11 adder_block_2_digit3_G_G_DIFF_NET_N01214
+  adder_block_2_digit3_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_S_DIFF_NET_M2        
+  adder_block_2_digit0_S_S_DIFF_NET_N00298 adder_N63325 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_S_DIFF_NET_M5         adder_block_2_digit0_S_N00086
+  adder_block_2_N02084 adder_block_2_digit0_S_S_DIFF_NET_N00298
+  adder_block_2_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_S_DIFF_NET_M3         adder_block_2_digit0_S_N00090
+  adder_block_2_N02084 adder_block_2_digit0_S_S_DIFF_NET_N00294
+  adder_block_2_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_S_DIFF_NET_M1        
+  adder_block_2_digit0_S_S_DIFF_NET_N00294 adder_N63340 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_S_DIFF_NET_M6         adder_block_2_digit0_S_N00090
+  adder_block_2_N02080 adder_block_2_digit0_S_S_DIFF_NET_N00298
+  adder_block_2_digit0_S_S_DIFF_NET_N00298 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_S_DIFF_NET_M4         adder_block_2_digit0_S_N00086
+  adder_block_2_N02080 adder_block_2_digit0_S_S_DIFF_NET_N00294
+  adder_block_2_digit0_S_S_DIFF_NET_N00294 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_DCML_M4         SB8 S8
+  adder_block_2_digit0_S_DCML_N00757 adder_block_2_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M9         S8 SB8
+  adder_block_2_digit0_S_DCML_N00714 adder_block_2_digit0_S_DCML_N00714
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M14         adder_block_2_digit0_S_DCML_N00753
+  adder_block_2_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M2         SB8 S8 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_DCML_M7         SB8 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_DCML_M12         adder_block_2_digit0_S_DCML_N00710
+  adder_block_2_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M5         adder_block_2_digit0_S_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M10         SB8 S8
+  adder_block_2_digit0_S_DCML_N00753 adder_block_2_digit0_S_DCML_N00753
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M15         adder_block_2_digit0_S_DCML_N00745
+  adder_block_2_digit0_S_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M3         S8 SB8
+  adder_block_2_digit0_S_DCML_N00757 adder_block_2_digit0_S_DCML_N00757
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M8         adder_block_2_digit0_S_N00090 S8
+  adder_block_2_digit0_S_DCML_N00710 adder_block_2_digit0_S_DCML_N00710
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M13         adder_block_2_digit0_S_DCML_N00714
+  adder_block_2_digit0_S_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_S_DCML_M1         S8 SB8 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_DCML_M6         S8 CLOCK_1 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_S_DCML_M11         adder_block_2_digit0_S_N00086 SB8
+  adder_block_2_digit0_S_DCML_N00745 adder_block_2_digit0_S_DCML_N00745
+  nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_P_DIFF_NET_M4         adder_block_2_digit0_P_N00400 B8
+  adder_block_2_digit0_P_P_DIFF_NET_N00761
+  adder_block_2_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_P_DIFF_NET_M6         adder_block_2_digit0_P_N00404 B8
+  adder_block_2_digit0_P_P_DIFF_NET_N00765
+  adder_block_2_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_P_DIFF_NET_M1        
+  adder_block_2_digit0_P_P_DIFF_NET_N00761 adder_N07311 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_P_DIFF_NET_M3         adder_block_2_digit0_P_N00404
+  adder_N07223 adder_block_2_digit0_P_P_DIFF_NET_N00761
+  adder_block_2_digit0_P_P_DIFF_NET_N00761 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_P_DIFF_NET_M5         adder_block_2_digit0_P_N00400
+  adder_N07223 adder_block_2_digit0_P_P_DIFF_NET_N00765
+  adder_block_2_digit0_P_P_DIFF_NET_N00765 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_P_DIFF_NET_M2        
+  adder_block_2_digit0_P_P_DIFF_NET_N00765 A8 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_DCML_M4         adder_block_2_N02084
+  adder_block_2_N02080 adder_block_2_digit0_P_DCML_N00757
+  adder_block_2_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M9         adder_block_2_N02080
+  adder_block_2_N02084 adder_block_2_digit0_P_DCML_N00714
+  adder_block_2_digit0_P_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M14         adder_block_2_digit0_P_DCML_N00753
+  adder_block_2_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M2         adder_block_2_N02084
+  adder_block_2_N02080 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_DCML_M7         adder_block_2_N02084 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_DCML_M12         adder_block_2_digit0_P_DCML_N00710
+  adder_block_2_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M5         adder_block_2_digit0_P_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M10         adder_block_2_N02084
+  adder_block_2_N02080 adder_block_2_digit0_P_DCML_N00753
+  adder_block_2_digit0_P_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M15         adder_block_2_digit0_P_DCML_N00745
+  adder_block_2_digit0_P_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M3         adder_block_2_N02080
+  adder_block_2_N02084 adder_block_2_digit0_P_DCML_N00757
+  adder_block_2_digit0_P_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M8         adder_block_2_digit0_P_N00404
+  adder_block_2_N02080 adder_block_2_digit0_P_DCML_N00710
+  adder_block_2_digit0_P_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M13         adder_block_2_digit0_P_DCML_N00714
+  adder_block_2_digit0_P_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_P_DCML_M1         adder_block_2_N02080
+  adder_block_2_N02084 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_DCML_M6         adder_block_2_N02080 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_P_DCML_M11         adder_block_2_digit0_P_N00400
+  adder_block_2_N02084 adder_block_2_digit0_P_DCML_N00745
+  adder_block_2_digit0_P_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M4         adder_block_2_N02092
+  adder_block_2_N02088 adder_block_2_digit0_G_DCML_N00757
+  adder_block_2_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M9         adder_block_2_N02088
+  adder_block_2_N02092 adder_block_2_digit0_G_DCML_N00714
+  adder_block_2_digit0_G_DCML_N00714 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M14         adder_block_2_digit0_G_DCML_N00753
+  adder_block_2_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M2         adder_block_2_N02092
+  adder_block_2_N02088 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_DCML_M7         adder_block_2_N02092 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_DCML_M12         adder_block_2_digit0_G_DCML_N00710
+  adder_block_2_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M5         adder_block_2_digit0_G_DCML_N00757
+  CLOCK_1 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M10         adder_block_2_N02092
+  adder_block_2_N02088 adder_block_2_digit0_G_DCML_N00753
+  adder_block_2_digit0_G_DCML_N00753 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M15         adder_block_2_digit0_G_DCML_N00745
+  adder_block_2_digit0_G_DCML_N00745 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M3         adder_block_2_N02088
+  adder_block_2_N02092 adder_block_2_digit0_G_DCML_N00757
+  adder_block_2_digit0_G_DCML_N00757 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M8         adder_block_2_digit0_G_N00406
+  adder_block_2_N02088 adder_block_2_digit0_G_DCML_N00710
+  adder_block_2_digit0_G_DCML_N00710 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M13         adder_block_2_digit0_G_DCML_N00714
+  adder_block_2_digit0_G_DCML_N00710 0 0 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_DCML_M1         adder_block_2_N02088
+  adder_block_2_N02092 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_DCML_M6         adder_block_2_N02088 CLOCK_1 VDD VDD
+  pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_DCML_M11         adder_block_2_digit0_G_N00410
+  adder_block_2_N02092 adder_block_2_digit0_G_DCML_N00745
+  adder_block_2_digit0_G_DCML_N00745 nMOS_16nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_adder_block_2_digit0_G_G_DIFF_NET_M2        
+  adder_block_2_digit0_G_G_DIFF_NET_N01214 A8 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_G_DIFF_NET_M4         adder_block_2_digit0_G_N00406 B8
+  adder_block_2_digit0_G_G_DIFF_NET_N01210
+  adder_block_2_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_G_DIFF_NET_M6         adder_block_2_digit0_G_N00406 B8
+  adder_block_2_digit0_G_G_DIFF_NET_N01214
+  adder_block_2_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_G_DIFF_NET_M1        
+  adder_block_2_digit0_G_G_DIFF_NET_N01210 adder_N07311 VDD VDD pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_G_DIFF_NET_M3         adder_block_2_digit0_G_N00410
+  adder_N07223 adder_block_2_digit0_G_G_DIFF_NET_N01210
+  adder_block_2_digit0_G_G_DIFF_NET_N01210 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_adder_block_2_digit0_G_G_DIFF_NET_M5         adder_block_2_digit0_G_N00406
+  adder_N07223 adder_block_2_digit0_G_G_DIFF_NET_N01214
+  adder_block_2_digit0_G_G_DIFF_NET_N01214 pMOS_16nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
.PARAM  n_size_l=30nm p_to_n_ratio=0.975 p_size_w={ p_to_n_ratio * n_size_w }
+  clock_period=1n n_size_w=400nm p_size_l={ n_size_l } vdd_nominal=0.9

**** RESUMING test_01.cir ****
.END

**** 10/23/17 21:55:11 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT_select-test_01"  [ C:\Users\katerina\Desktop\ptyxiaki\projects\new_cla_5\cla_adder_16-pspicefiles\root_select\test


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               pMOS_16nm_PTM   nMOS_16nm_PTM   
               PMOS            NMOS            
  T_Measured   27              27            
   T_Current   27              27            
       LEVEL    5               5            
           L   30.000000E-09   30.000000E-09 
           W   30.000000E-09   30.000000E-09 
         VTO    -.98666          .98666      
          KP   42.000000E-06   42.000000E-06 
       GAMMA    1               1            
         PHI     .7              .7          
      LAMBDA     .5              .5          
         RSH    5               5            
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO   50.000000E-12   50.000000E-12 
        CGDO   50.000000E-12   50.000000E-12 
        CGBO   25.600000E-12   25.600000E-12 
         TOX  100.000000E-09  100.000000E-09 
          XJ    7.200000E-09    5.000000E-09 
       DELTA     .01             .01         
      DIOMOD    1               1            
         VFB    -.55            -.55         
          K1     .4              .4          
          K2    -.01            0            
        LETA     .1              .1          
        WETA     .25             .25         
          U0    7.500000E-03     .028        
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            
        VTH0    -.6862           .68191      
          K3    0               0            
        DVT0    1               1            
        DVT1    2               2            
          UA    2.000000E-09  600.000000E-12 
          UB  500.000000E-21    1.200000E-18 
          UC    0               0            
        VSAT  195.000000E+03  200.000000E+03 
        RDSW  220             170            
        VOFF    -.08            -.1014       
     NFACTOR    1.8             1.6          
        CDSC    0               0            
        PCLM     .12             .02         
      PDIBL1    1.000000E-03    1.000000E-03 
      PDIBL2    1.000000E-03    1.000000E-03 
       DROUT                     .5          
      PSCBE1  814.000000E+06  814.000000E+06 
      PSCBE2  958.000000E-09  100.000000E-09 
          A0    1               1            
          A1    0               0            
          A2    1               1            
         UA1    4.310000E-09    4.310000E-09 
         UB1    7.610000E-18    7.610000E-18 
         UC1  -56.000000E-12  -56.000000E-12 
        PVAG   10.000000E-21   10.000000E-21 
        KETA                     .04         
        ETA0    9.500000E-03    9.500000E-03 
        ETAB    0               0            
        DVT2                    0            
        DSUB     .1              .1          
       NGATE  100.000000E+21  100.000000E+21 
      MOBMOD    0               0            
         AGS   10.000000E-21                 
       DVT1W    0               0            
       DVT2W    0               0            
        PRWG    0               0            
     PDIBLCB   34.000000E-09   -5.000000E-03 
      ALPHA0     .074            .074        
        CGSL  265.300000E-12  265.300000E-12 
        CGDL  265.300000E-12  265.300000E-12 
        LINT  800.000000E-12                 
        WINT    5.000000E-09    5.000000E-09 
    PARAMCHK    1               1            
     VERSION    4               4            
      ALPHA1    5.000000E-03    5.000000E-03 
        TOXM    1.220000E-09    1.200000E-09 
         TPB    5.000000E-03    5.000000E-03 
         TCJ    1.000000E-03    1.000000E-03 
       TPBSW    5.000000E-03    5.000000E-03 
       TCJSW    1.000000E-03    1.000000E-03 
      TPBSWG    5.000000E-03    5.000000E-03 
      TCJSWG    1.000000E-03    1.000000E-03 
        NOFF     .9              .9          
      VOFFCV     .02             .02         
         COX  700.000000E-06  700.000000E-06 
          E0    1.000000E+12    1.000000E+12 
    rbodyMod    1               1            
    rgateMod    1               1            
      geoMod    1               1            
      igcMod    1               1            
      igbMod    1               1            
        toxe    1.220000E-09    1.200000E-09 
        toxp  900.000000E-12  900.000000E-12 
        dtox  320.000000E-12  300.000000E-12 
        ndep    4.400000E+18    7.000000E+18 
         nsd  200.000000E+18  200.000000E+18 
       dvtp0   10.000000E-12   10.000000E-12 
       dvtp1     .05             .1          
        lpe0    0               0            
        minv     .05             .05         
         rsw   72.5            75            
         rdw   72.5            75            
      fprout     .2              .2          
       pdits     .08             .01         
      pditsd     .23             .23         
      pditsl    2.300000E+06    2.300000E+06 
       agidl  200.000000E-06  200.000000E-06 
       bgidl    2.100000E+09    2.100000E+09 
       cgidl  200.000000E-06  200.000000E-06 
        aigc    9.700000E-03     .015211     
        bigc    1.250000E-03    2.743200E-03 
        cigc  800.000000E-06    2.000000E-03 
       aigsd     .0115           .015211     
       bigsd    1.250000E-03    2.743200E-03 
       cigsd  800.000000E-06    2.000000E-03 
     aigbacc     .012            .012        
     bigbacc    2.800000E-03    2.800000E-03 
     cigbacc    2.000000E-03    2.000000E-03 
     aigbinv     .014            .014        
     bigbinv    4.000000E-03    4.000000E-03 
     cigbinv    4.000000E-03    4.000000E-03 
      xrcrg2    5               5            
      toxref    1.220000E-09    1.200000E-09 
    ijthdfwd     .01             .01         
    ijthsfwd     .01             .01         
    ijthdrev    1.000000E-03    1.000000E-03 
    ijthsrev    1.000000E-03    1.000000E-03 
       gbmin  100.000000E-12  100.000000E-12 
        rbdb   15              15            
        rbsb   15              15            
        rbpb    5               5            
        rbps   15              15            
        rbpd   15              15            
     ckappas     .03             .03         
     ckappad     .03             .03         
         dwj    0               0            
        rshg     .4              .4          
      CJSWGD  500.000000E-12  500.000000E-12 
      PBSWGD    1               1            
      MJSWGD     .33             .33         
      CJSWGS  300.000000E-12  300.000000E-12 
      PBSWGS    1               1            
      MJSWGS     .33             .33         
        JSWS   10.000000E-12   10.000000E-12 
       JSWGS  100.000000E-12  100.000000E-12 
        JSWD   10.000000E-12   10.000000E-12 
       JSWGD  100.000000E-12  100.000000E-12 


**** 10/23/17 21:55:11 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT_select-test_01"  [ C:\Users\katerina\Desktop\ptyxiaki\projects\new_cla_5\cla_adder_16-pspicefiles\root_select\test


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(   A0)    0.0000  (   A1)    0.0000  (   A2)    0.0000  (   A3)    0.0000      

(   A4)    0.0000  (   A5)    0.0000  (   A6)    0.0000  (   A7)    0.0000      

(   A8)    0.0000  (   A9)    0.0000  (   B0)    0.0000  (   B1)    0.0000      

(   B2)    0.0000  (   B3)    0.0000  (   B4)    0.0000  (   B5)    0.0000      

(   B6)    0.0000  (   B7)    0.0000  (   B8)    0.0000  (   B9)    0.0000      

(   S0)     .8986  (   S1)     .8999  (   S2)     .8999  (   S3)     .8999      

(   S4)     .8999  (   S5)     .8999  (   S6)     .8999  (   S7)     .8999      

(   S8)     .8999  (   S9)     .8999  (  A10)    0.0000  (  A11)    0.0000      

(  A12)    0.0000  (  A13)    0.0000  (  A14)    0.0000  (  A15)    0.0000      

(  B10)    0.0000  (  B11)    0.0000  (  B12)    0.0000  (  B13)    0.0000      

(  B14)    0.0000  (  B15)    0.0000  (  S10)     .8999  (  S11)     .8999      

(  S12)     .8999  (  S13)     .8999  (  S14)     .8999  (  S15)     .8999      

(  SB0)     .8987  (  SB1)     .8999  (  SB2)     .8999  (  SB3)     .8999      

(  SB4)     .8999  (  SB5)     .8999  (  SB6)     .8999  (  SB7)     .8999      

(  SB8)     .8999  (  SB9)     .8999  (  VDD)     .9000  ( SB10)     .8999      

( SB11)     .8999  ( SB12)     .8999  ( SB13)     .8999  ( SB14)     .8999      

( SB15)     .8999  (C_OUT)     .8999  (N13228)     .8987 (N13232)     .8999     

(N13236)     .9000 (N13240)     .8987 (CLOCK_1)    0.0000                       

(C_OUT_NOT)     .8987                 (adder_N03526)     .8999                  

(adder_N03538)     .8999              (adder_N03550)     .8999                  

(adder_N03610)     .8999              (adder_N03638)     .8999                  

(adder_N05325)     .8999              (adder_N05337)     .8999                  

(adder_N05349)     .8999              (adder_N05409)     .8999                  

(adder_N05437)     .8999              (adder_N05645)     .8986                  

(adder_N07199)     .8999              (adder_N07211)     .8999                  

(adder_N07223)     .8999              (adder_N07283)     .8999                  

(adder_N07311)     .8999              (adder_N07519)     .8986                  

(adder_N10196)     .8999              (adder_N10208)     .8999                  

(adder_N10220)     .8999              (adder_N10280)     .8999                  

(adder_N10308)     .8999              (adder_N10512)     .8999                  

(adder_N10516)     .8986              (adder_N20385)     .8999                  

(adder_N20431)     .8999              (adder_N38950)     .8999                  

(adder_N38954)     .8986              (adder_N56025)     .8986                  

(adder_N56333)     .9000              (adder_N56337)     .8999                  

(adder_N56341)     .8986              (adder_N61597)     .8986                  

(adder_N61601)     .9000              (adder_N61605)     .8999                  

(adder_N61609)     .8986              (adder_N61645)     .8986                  

(adder_N61649)     .9000              (adder_N61653)     .8999                  

(adder_N61657)     .8986              (adder_N62321)     .8986                  

(adder_N62325)     .9000              (adder_N62329)     .8999                  

(adder_N62333)     .8986              (adder_N63325)     .8999                  

(adder_N63340)     .8987              (adder_N63358)     .8999                  

(adder_N63362)     .8987              (adder_N63382)     .8999                  

(adder_N63386)     .8987              (adder_block_0_N01593)     .8999          

(adder_block_0_N01600)     .8987      (adder_block_0_N01607)     .8999          

(adder_block_0_N01614)     .8987      (adder_block_0_N01621)     .8999          

(adder_block_0_N01628)     .8987      (adder_block_0_N02080)     .8863          

(adder_block_0_N02084)     .8951      (adder_block_0_N02088)     .8861          

(adder_block_0_N02092)     .8992      (adder_block_0_N02096)     .8864          

(adder_block_0_N02100)     .8864      (adder_block_0_N02104)     .8859          

(adder_block_0_N02108)     .8989      (adder_block_0_N02112)     .8864          

(adder_block_0_N02116)     .8862      (adder_block_0_N02154)     .8989          

(adder_block_0_N02158)     .8866      (adder_block_0_N02162)     .8866          

(adder_block_0_N02166)     .8866      (adder_block_0_N02170)     .8869          

(adder_block_1_N01593)     .8999      (adder_block_1_N01600)     .8987          

(adder_block_1_N01607)     .8999      (adder_block_1_N01614)     .8987          

(adder_block_1_N01621)     .8999      (adder_block_1_N01628)     .8987          

(adder_block_1_N02080)     .8863      (adder_block_1_N02084)     .8951          

(adder_block_1_N02088)     .8861      (adder_block_1_N02092)     .8992          

(adder_block_1_N02096)     .8864      (adder_block_1_N02100)     .8864          

(adder_block_1_N02104)     .8859      (adder_block_1_N02108)     .8989          

(adder_block_1_N02112)     .8864      (adder_block_1_N02116)     .8862          

(adder_block_1_N02154)     .8989      (adder_block_1_N02158)     .8866          

(adder_block_1_N02162)     .8866      (adder_block_1_N02166)     .8866          

(adder_block_1_N02170)     .8869      (adder_block_2_N01593)     .8999          

(adder_block_2_N01600)     .8987      (adder_block_2_N01607)     .8999          

(adder_block_2_N01614)     .8987      (adder_block_2_N01621)     .8999          

(adder_block_2_N01628)     .8987      (adder_block_2_N02080)     .8863          

(adder_block_2_N02084)     .8951      (adder_block_2_N02088)     .8861          

(adder_block_2_N02092)     .8992      (adder_block_2_N02096)     .8864          

(adder_block_2_N02100)     .8864      (adder_block_2_N02104)     .8859          

(adder_block_2_N02108)     .8989      (adder_block_2_N02112)     .8864          

(adder_block_2_N02116)     .8862      (adder_block_2_N02154)     .8989          

(adder_block_2_N02158)     .8866      (adder_block_2_N02162)     .8866          

(adder_block_2_N02166)     .8866      (adder_block_2_N02170)     .8869          

(adder_block_3_N01593)     .8999      (adder_block_3_N01600)     .8987          

(adder_block_3_N01607)     .8999      (adder_block_3_N01614)     .8987          

(adder_block_3_N01621)     .8999      (adder_block_3_N01628)     .8987          

(adder_block_3_N02080)     .8863      (adder_block_3_N02084)     .8951          

(adder_block_3_N02088)     .8861      (adder_block_3_N02092)     .8992          

(adder_block_3_N02096)     .8864      (adder_block_3_N02100)     .8864          

(adder_block_3_N02104)     .8859      (adder_block_3_N02108)     .8989          

(adder_block_3_N02112)     .8864      (adder_block_3_N02116)     .8862          

(adder_block_3_N02154)     .8989      (adder_block_3_N02158)     .8866          

(adder_block_3_N02162)     .8866      (adder_block_3_N02166)     .8866          

(adder_block_3_N02170)     .8869      (adder_block_0_digit0_G_N00406)     .8724 

(adder_block_0_digit0_G_N00410)     .1759                                       

(adder_block_0_digit0_P_N00400)     .3334                                       

(adder_block_0_digit0_P_N00404)     .8665                                       

(adder_block_0_digit0_S_N00086)     .2030                                       

(adder_block_0_digit0_S_N00090)     .2089                                       

(adder_block_0_digit1_G_N00406)     .8871                                       

(adder_block_0_digit1_G_N00410)     .1943                                       

(adder_block_0_digit1_P_N00400)     .8725                                       

(adder_block_0_digit1_P_N00404)     .8725                                       

(adder_block_0_digit1_S_N00086)     .0535                                       

(adder_block_0_digit1_S_N00090)     .0535                                       

(adder_block_0_digit2_G_N00406)     .8871                                       

(adder_block_0_digit2_G_N00410)     .1943                                       

(adder_block_0_digit2_P_N00400)     .8725                                       

(adder_block_0_digit2_P_N00404)     .8725                                       

(adder_block_0_digit2_S_N00086)     .0536                                       

(adder_block_0_digit2_S_N00090)     .0536                                       

(adder_block_0_digit3_G_N00406)     .8554                                       

(adder_block_0_digit3_G_N00410)     .8256                                       

(adder_block_0_digit3_P_N00400)     .8544                                       

(adder_block_0_digit3_P_N00404)     .8544                                       

(adder_block_0_digit3_S_N00086)     .0535                                       

(adder_block_0_digit3_S_N00090)     .0535                                       

(adder_block_1_digit0_G_N00406)     .8724                                       

(adder_block_1_digit0_G_N00410)     .1759                                       

(adder_block_1_digit0_P_N00400)     .3334                                       

(adder_block_1_digit0_P_N00404)     .8665                                       

(adder_block_1_digit0_S_N00086)     .0531                                       

(adder_block_1_digit0_S_N00090)     .0530                                       

(adder_block_1_digit1_G_N00406)     .8871                                       

(adder_block_1_digit1_G_N00410)     .1943                                       

(adder_block_1_digit1_P_N00400)     .8725                                       

(adder_block_1_digit1_P_N00404)     .8725                                       

(adder_block_1_digit1_S_N00086)     .0535                                       

(adder_block_1_digit1_S_N00090)     .0535                                       

(adder_block_1_digit2_G_N00406)     .8871                                       

(adder_block_1_digit2_G_N00410)     .1943                                       

(adder_block_1_digit2_P_N00400)     .8725                                       

(adder_block_1_digit2_P_N00404)     .8725                                       

(adder_block_1_digit2_S_N00086)     .0536                                       

(adder_block_1_digit2_S_N00090)     .0536                                       

(adder_block_1_digit3_G_N00406)     .8554                                       

(adder_block_1_digit3_G_N00410)     .8256                                       

(adder_block_1_digit3_P_N00400)     .8544                                       

(adder_block_1_digit3_P_N00404)     .8544                                       

(adder_block_1_digit3_S_N00086)     .0535                                       

(adder_block_1_digit3_S_N00090)     .0535                                       

(adder_block_2_digit0_G_N00406)     .8724                                       

(adder_block_2_digit0_G_N00410)     .1759                                       

(adder_block_2_digit0_P_N00400)     .3334                                       

(adder_block_2_digit0_P_N00404)     .8665                                       

(adder_block_2_digit0_S_N00086)     .0531                                       

(adder_block_2_digit0_S_N00090)     .0530                                       

(adder_block_2_digit1_G_N00406)     .8871                                       

(adder_block_2_digit1_G_N00410)     .1943                                       

(adder_block_2_digit1_P_N00400)     .8725                                       

(adder_block_2_digit1_P_N00404)     .8725                                       

(adder_block_2_digit1_S_N00086)     .0535                                       

(adder_block_2_digit1_S_N00090)     .0535                                       

(adder_block_2_digit2_G_N00406)     .8871                                       

(adder_block_2_digit2_G_N00410)     .1943                                       

(adder_block_2_digit2_P_N00400)     .8725                                       

(adder_block_2_digit2_P_N00404)     .8725                                       

(adder_block_2_digit2_S_N00086)     .0536                                       

(adder_block_2_digit2_S_N00090)     .0536                                       

(adder_block_2_digit3_G_N00406)     .8554                                       

(adder_block_2_digit3_G_N00410)     .8256                                       

(adder_block_2_digit3_P_N00400)     .8544                                       

(adder_block_2_digit3_P_N00404)     .8544                                       

(adder_block_2_digit3_S_N00086)     .0535                                       

(adder_block_2_digit3_S_N00090)     .0535                                       

(adder_block_3_digit0_G_N00406)     .8724                                       

(adder_block_3_digit0_G_N00410)     .1759                                       

(adder_block_3_digit0_P_N00400)     .3334                                       

(adder_block_3_digit0_P_N00404)     .8665                                       

(adder_block_3_digit0_S_N00086)     .0531                                       

(adder_block_3_digit0_S_N00090)     .0530                                       

(adder_block_3_digit1_G_N00406)     .8871                                       

(adder_block_3_digit1_G_N00410)     .1943                                       

(adder_block_3_digit1_P_N00400)     .8725                                       

(adder_block_3_digit1_P_N00404)     .8725                                       

(adder_block_3_digit1_S_N00086)     .0535                                       

(adder_block_3_digit1_S_N00090)     .0535                                       

(adder_block_3_digit2_G_N00406)     .8871                                       

(adder_block_3_digit2_G_N00410)     .1943                                       

(adder_block_3_digit2_P_N00400)     .8725                                       

(adder_block_3_digit2_P_N00404)     .8725                                       

(adder_block_3_digit2_S_N00086)     .0536                                       

(adder_block_3_digit2_S_N00090)     .0536                                       

(adder_block_3_digit3_G_N00406)     .8554                                       

(adder_block_3_digit3_G_N00410)     .8256                                       

(adder_block_3_digit3_P_N00400)     .8544                                       

(adder_block_3_digit3_P_N00404)     .8544                                       

(adder_block_3_digit3_S_N00086)     .0535                                       

(adder_block_3_digit3_S_N00090)     .0535                                       

(adder_block_0_digit0_G_DCML_N00710)     .4414                                  

(adder_block_0_digit0_G_DCML_N00714)     .4522                                  

(adder_block_0_digit0_G_DCML_N00745)     .1759                                  

(adder_block_0_digit0_G_DCML_N00753)     .6075                                  

(adder_block_0_digit0_G_DCML_N00757)     .7342                                  

(adder_block_0_digit0_P_DCML_N00710)     .4408                                  

(adder_block_0_digit0_P_DCML_N00714)     .4500                                  

(adder_block_0_digit0_P_DCML_N00745)     .3246                                  

(adder_block_0_digit0_P_DCML_N00753)     .5187                                  

(adder_block_0_digit0_P_DCML_N00757)     .7326                                  

(adder_block_0_digit0_S_DCML_N00710)     .2088                                  

(adder_block_0_digit0_S_DCML_N00714)     .5952                                  

(adder_block_0_digit0_S_DCML_N00745)     .2029                                  

(adder_block_0_digit0_S_DCML_N00753)     .5986                                  

(adder_block_0_digit0_S_DCML_N00757)     .7388                                  

(adder_block_0_digit1_G_DCML_N00710)     .4431                                  

(adder_block_0_digit1_G_DCML_N00714)     .4509                                  

(adder_block_0_digit1_G_DCML_N00745)     .1942                                  

(adder_block_0_digit1_G_DCML_N00753)     .5963                                  

(adder_block_0_digit1_G_DCML_N00757)     .7341                                  

(adder_block_0_digit1_P_DCML_N00710)     .4416                                  

(adder_block_0_digit1_P_DCML_N00714)     .4442                                  

(adder_block_0_digit1_P_DCML_N00745)     .4416                                  

(adder_block_0_digit1_P_DCML_N00753)     .4442                                  

(adder_block_0_digit1_P_DCML_N00757)     .7292                                  

(adder_block_0_digit1_S_DCML_N00710)     .0535                                  

(adder_block_0_digit1_S_DCML_N00714)     .6914                                  

(adder_block_0_digit1_S_DCML_N00745)     .0535                                  

(adder_block_0_digit1_S_DCML_N00753)     .6914                                  

(adder_block_0_digit1_S_DCML_N00757)     .7398                                  

(adder_block_0_digit2_G_DCML_N00710)     .4432                                  

(adder_block_0_digit2_G_DCML_N00714)     .4509                                  

(adder_block_0_digit2_G_DCML_N00745)     .1942                                  

(adder_block_0_digit2_G_DCML_N00753)     .5964                                  

(adder_block_0_digit2_G_DCML_N00757)     .7341                                  

(adder_block_0_digit2_P_DCML_N00710)     .4416                                  

(adder_block_0_digit2_P_DCML_N00714)     .4441                                  

(adder_block_0_digit2_P_DCML_N00745)     .4415                                  

(adder_block_0_digit2_P_DCML_N00753)     .4442                                  

(adder_block_0_digit2_P_DCML_N00757)     .7291                                  

(adder_block_0_digit2_S_DCML_N00710)     .0536                                  

(adder_block_0_digit2_S_DCML_N00714)     .6914                                  

(adder_block_0_digit2_S_DCML_N00745)     .0536                                  

(adder_block_0_digit2_S_DCML_N00753)     .6914                                  

(adder_block_0_digit2_S_DCML_N00757)     .7398                                  

(adder_block_0_digit3_G_DCML_N00710)     .4396                                  

(adder_block_0_digit3_G_DCML_N00714)     .4458                                  

(adder_block_0_digit3_G_DCML_N00745)     .4362                                  

(adder_block_0_digit3_G_DCML_N00753)     .4478                                  

(adder_block_0_digit3_G_DCML_N00757)     .7294                                  

(adder_block_0_digit3_P_DCML_N00710)     .4395                                  

(adder_block_0_digit3_P_DCML_N00714)     .4457                                  

(adder_block_0_digit3_P_DCML_N00745)     .4395                                  

(adder_block_0_digit3_P_DCML_N00753)     .4457                                  

(adder_block_0_digit3_P_DCML_N00757)     .7293                                  

(adder_block_0_digit3_S_DCML_N00710)     .0535                                  

(adder_block_0_digit3_S_DCML_N00714)     .6914                                  

(adder_block_0_digit3_S_DCML_N00745)     .0535                                  

(adder_block_0_digit3_S_DCML_N00753)     .6914                                  

(adder_block_0_digit3_S_DCML_N00757)     .7398                                  

(adder_block_1_digit0_G_DCML_N00710)     .4414                                  

(adder_block_1_digit0_G_DCML_N00714)     .4522                                  

(adder_block_1_digit0_G_DCML_N00745)     .1759                                  

(adder_block_1_digit0_G_DCML_N00753)     .6075                                  

(adder_block_1_digit0_G_DCML_N00757)     .7342                                  

(adder_block_1_digit0_P_DCML_N00710)     .4408                                  

(adder_block_1_digit0_P_DCML_N00714)     .4500                                  

(adder_block_1_digit0_P_DCML_N00745)     .3246                                  

(adder_block_1_digit0_P_DCML_N00753)     .5187                                  

(adder_block_1_digit0_P_DCML_N00757)     .7326                                  

(adder_block_1_digit0_S_DCML_N00710)     .0530                                  

(adder_block_1_digit0_S_DCML_N00714)     .6917                                  

(adder_block_1_digit0_S_DCML_N00745)     .0531                                  

(adder_block_1_digit0_S_DCML_N00753)     .6917                                  

(adder_block_1_digit0_S_DCML_N00757)     .7398                                  

(adder_block_1_digit1_G_DCML_N00710)     .4431                                  

(adder_block_1_digit1_G_DCML_N00714)     .4509                                  

(adder_block_1_digit1_G_DCML_N00745)     .1942                                  

(adder_block_1_digit1_G_DCML_N00753)     .5963                                  

(adder_block_1_digit1_G_DCML_N00757)     .7341                                  

(adder_block_1_digit1_P_DCML_N00710)     .4416                                  

(adder_block_1_digit1_P_DCML_N00714)     .4442                                  

(adder_block_1_digit1_P_DCML_N00745)     .4416                                  

(adder_block_1_digit1_P_DCML_N00753)     .4442                                  

(adder_block_1_digit1_P_DCML_N00757)     .7292                                  

(adder_block_1_digit1_S_DCML_N00710)     .0535                                  

(adder_block_1_digit1_S_DCML_N00714)     .6914                                  

(adder_block_1_digit1_S_DCML_N00745)     .0535                                  

(adder_block_1_digit1_S_DCML_N00753)     .6914                                  

(adder_block_1_digit1_S_DCML_N00757)     .7398                                  

(adder_block_1_digit2_G_DCML_N00710)     .4432                                  

(adder_block_1_digit2_G_DCML_N00714)     .4509                                  

(adder_block_1_digit2_G_DCML_N00745)     .1942                                  

(adder_block_1_digit2_G_DCML_N00753)     .5964                                  

(adder_block_1_digit2_G_DCML_N00757)     .7341                                  

(adder_block_1_digit2_P_DCML_N00710)     .4416                                  

(adder_block_1_digit2_P_DCML_N00714)     .4441                                  

(adder_block_1_digit2_P_DCML_N00745)     .4415                                  

(adder_block_1_digit2_P_DCML_N00753)     .4442                                  

(adder_block_1_digit2_P_DCML_N00757)     .7291                                  

(adder_block_1_digit2_S_DCML_N00710)     .0536                                  

(adder_block_1_digit2_S_DCML_N00714)     .6914                                  

(adder_block_1_digit2_S_DCML_N00745)     .0536                                  

(adder_block_1_digit2_S_DCML_N00753)     .6914                                  

(adder_block_1_digit2_S_DCML_N00757)     .7398                                  

(adder_block_1_digit3_G_DCML_N00710)     .4396                                  

(adder_block_1_digit3_G_DCML_N00714)     .4458                                  

(adder_block_1_digit3_G_DCML_N00745)     .4362                                  

(adder_block_1_digit3_G_DCML_N00753)     .4478                                  

(adder_block_1_digit3_G_DCML_N00757)     .7294                                  

(adder_block_1_digit3_P_DCML_N00710)     .4395                                  

(adder_block_1_digit3_P_DCML_N00714)     .4457                                  

(adder_block_1_digit3_P_DCML_N00745)     .4395                                  

(adder_block_1_digit3_P_DCML_N00753)     .4457                                  

(adder_block_1_digit3_P_DCML_N00757)     .7293                                  

(adder_block_1_digit3_S_DCML_N00710)     .0535                                  

(adder_block_1_digit3_S_DCML_N00714)     .6914                                  

(adder_block_1_digit3_S_DCML_N00745)     .0535                                  

(adder_block_1_digit3_S_DCML_N00753)     .6914                                  

(adder_block_1_digit3_S_DCML_N00757)     .7398                                  

(adder_block_2_digit0_G_DCML_N00710)     .4414                                  

(adder_block_2_digit0_G_DCML_N00714)     .4522                                  

(adder_block_2_digit0_G_DCML_N00745)     .1759                                  

(adder_block_2_digit0_G_DCML_N00753)     .6075                                  

(adder_block_2_digit0_G_DCML_N00757)     .7342                                  

(adder_block_2_digit0_P_DCML_N00710)     .4408                                  

(adder_block_2_digit0_P_DCML_N00714)     .4500                                  

(adder_block_2_digit0_P_DCML_N00745)     .3246                                  

(adder_block_2_digit0_P_DCML_N00753)     .5187                                  

(adder_block_2_digit0_P_DCML_N00757)     .7326                                  

(adder_block_2_digit0_S_DCML_N00710)     .0530                                  

(adder_block_2_digit0_S_DCML_N00714)     .6917                                  

(adder_block_2_digit0_S_DCML_N00745)     .0531                                  

(adder_block_2_digit0_S_DCML_N00753)     .6917                                  

(adder_block_2_digit0_S_DCML_N00757)     .7398                                  

(adder_block_2_digit1_G_DCML_N00710)     .4431                                  

(adder_block_2_digit1_G_DCML_N00714)     .4509                                  

(adder_block_2_digit1_G_DCML_N00745)     .1942                                  

(adder_block_2_digit1_G_DCML_N00753)     .5963                                  

(adder_block_2_digit1_G_DCML_N00757)     .7341                                  

(adder_block_2_digit1_P_DCML_N00710)     .4416                                  

(adder_block_2_digit1_P_DCML_N00714)     .4442                                  

(adder_block_2_digit1_P_DCML_N00745)     .4416                                  

(adder_block_2_digit1_P_DCML_N00753)     .4442                                  

(adder_block_2_digit1_P_DCML_N00757)     .7292                                  

(adder_block_2_digit1_S_DCML_N00710)     .0535                                  

(adder_block_2_digit1_S_DCML_N00714)     .6914                                  

(adder_block_2_digit1_S_DCML_N00745)     .0535                                  

(adder_block_2_digit1_S_DCML_N00753)     .6914                                  

(adder_block_2_digit1_S_DCML_N00757)     .7398                                  

(adder_block_2_digit2_G_DCML_N00710)     .4432                                  

(adder_block_2_digit2_G_DCML_N00714)     .4509                                  

(adder_block_2_digit2_G_DCML_N00745)     .1942                                  

(adder_block_2_digit2_G_DCML_N00753)     .5964                                  

(adder_block_2_digit2_G_DCML_N00757)     .7341                                  

(adder_block_2_digit2_P_DCML_N00710)     .4416                                  

(adder_block_2_digit2_P_DCML_N00714)     .4441                                  

(adder_block_2_digit2_P_DCML_N00745)     .4415                                  

(adder_block_2_digit2_P_DCML_N00753)     .4442                                  

(adder_block_2_digit2_P_DCML_N00757)     .7291                                  

(adder_block_2_digit2_S_DCML_N00710)     .0536                                  

(adder_block_2_digit2_S_DCML_N00714)     .6914                                  

(adder_block_2_digit2_S_DCML_N00745)     .0536                                  

(adder_block_2_digit2_S_DCML_N00753)     .6914                                  

(adder_block_2_digit2_S_DCML_N00757)     .7398                                  

(adder_block_2_digit3_G_DCML_N00710)     .4396                                  

(adder_block_2_digit3_G_DCML_N00714)     .4458                                  

(adder_block_2_digit3_G_DCML_N00745)     .4362                                  

(adder_block_2_digit3_G_DCML_N00753)     .4478                                  

(adder_block_2_digit3_G_DCML_N00757)     .7294                                  

(adder_block_2_digit3_P_DCML_N00710)     .4395                                  

(adder_block_2_digit3_P_DCML_N00714)     .4457                                  

(adder_block_2_digit3_P_DCML_N00745)     .4395                                  

(adder_block_2_digit3_P_DCML_N00753)     .4457                                  

(adder_block_2_digit3_P_DCML_N00757)     .7293                                  

(adder_block_2_digit3_S_DCML_N00710)     .0535                                  

(adder_block_2_digit3_S_DCML_N00714)     .6914                                  

(adder_block_2_digit3_S_DCML_N00745)     .0535                                  

(adder_block_2_digit3_S_DCML_N00753)     .6914                                  

(adder_block_2_digit3_S_DCML_N00757)     .7398                                  

(adder_block_3_digit0_G_DCML_N00710)     .4414                                  

(adder_block_3_digit0_G_DCML_N00714)     .4522                                  

(adder_block_3_digit0_G_DCML_N00745)     .1759                                  

(adder_block_3_digit0_G_DCML_N00753)     .6075                                  

(adder_block_3_digit0_G_DCML_N00757)     .7342                                  

(adder_block_3_digit0_P_DCML_N00710)     .4408                                  

(adder_block_3_digit0_P_DCML_N00714)     .4500                                  

(adder_block_3_digit0_P_DCML_N00745)     .3246                                  

(adder_block_3_digit0_P_DCML_N00753)     .5187                                  

(adder_block_3_digit0_P_DCML_N00757)     .7326                                  

(adder_block_3_digit0_S_DCML_N00710)     .0530                                  

(adder_block_3_digit0_S_DCML_N00714)     .6917                                  

(adder_block_3_digit0_S_DCML_N00745)     .0531                                  

(adder_block_3_digit0_S_DCML_N00753)     .6917                                  

(adder_block_3_digit0_S_DCML_N00757)     .7398                                  

(adder_block_3_digit1_G_DCML_N00710)     .4431                                  

(adder_block_3_digit1_G_DCML_N00714)     .4509                                  

(adder_block_3_digit1_G_DCML_N00745)     .1942                                  

(adder_block_3_digit1_G_DCML_N00753)     .5963                                  

(adder_block_3_digit1_G_DCML_N00757)     .7341                                  

(adder_block_3_digit1_P_DCML_N00710)     .4416                                  

(adder_block_3_digit1_P_DCML_N00714)     .4442                                  

(adder_block_3_digit1_P_DCML_N00745)     .4416                                  

(adder_block_3_digit1_P_DCML_N00753)     .4442                                  

(adder_block_3_digit1_P_DCML_N00757)     .7292                                  

(adder_block_3_digit1_S_DCML_N00710)     .0535                                  

(adder_block_3_digit1_S_DCML_N00714)     .6914                                  

(adder_block_3_digit1_S_DCML_N00745)     .0535                                  

(adder_block_3_digit1_S_DCML_N00753)     .6914                                  

(adder_block_3_digit1_S_DCML_N00757)     .7398                                  

(adder_block_3_digit2_G_DCML_N00710)     .4432                                  

(adder_block_3_digit2_G_DCML_N00714)     .4509                                  

(adder_block_3_digit2_G_DCML_N00745)     .1942                                  

(adder_block_3_digit2_G_DCML_N00753)     .5964                                  

(adder_block_3_digit2_G_DCML_N00757)     .7341                                  

(adder_block_3_digit2_P_DCML_N00710)     .4416                                  

(adder_block_3_digit2_P_DCML_N00714)     .4441                                  

(adder_block_3_digit2_P_DCML_N00745)     .4415                                  

(adder_block_3_digit2_P_DCML_N00753)     .4442                                  

(adder_block_3_digit2_P_DCML_N00757)     .7291                                  

(adder_block_3_digit2_S_DCML_N00710)     .0536                                  

(adder_block_3_digit2_S_DCML_N00714)     .6914                                  

(adder_block_3_digit2_S_DCML_N00745)     .0536                                  

(adder_block_3_digit2_S_DCML_N00753)     .6914                                  

(adder_block_3_digit2_S_DCML_N00757)     .7398                                  

(adder_block_3_digit3_G_DCML_N00710)     .4396                                  

(adder_block_3_digit3_G_DCML_N00714)     .4458                                  

(adder_block_3_digit3_G_DCML_N00745)     .4362                                  

(adder_block_3_digit3_G_DCML_N00753)     .4478                                  

(adder_block_3_digit3_G_DCML_N00757)     .7294                                  

(adder_block_3_digit3_P_DCML_N00710)     .4395                                  

(adder_block_3_digit3_P_DCML_N00714)     .4457                                  

(adder_block_3_digit3_P_DCML_N00745)     .4395                                  

(adder_block_3_digit3_P_DCML_N00753)     .4457                                  

(adder_block_3_digit3_P_DCML_N00757)     .7293                                  

(adder_block_3_digit3_S_DCML_N00710)     .0535                                  

(adder_block_3_digit3_S_DCML_N00714)     .6914                                  

(adder_block_3_digit3_S_DCML_N00745)     .0535                                  

(adder_block_3_digit3_S_DCML_N00753)     .6914                                  

(adder_block_3_digit3_S_DCML_N00757)     .7398                                  

(adder_LEVEL_2_CARRY_UNIT_C1_N00841)     .0529                                  

(adder_LEVEL_2_CARRY_UNIT_C1_N00845)     .2007                                  

(adder_LEVEL_2_CARRY_UNIT_C2_N00841)     .0487                                  

(adder_LEVEL_2_CARRY_UNIT_C2_N00845)     .2008                                  

(adder_LEVEL_2_CARRY_UNIT_C3_N00841)     .0487                                  

(adder_LEVEL_2_CARRY_UNIT_C3_N00845)     .2008                                  

(adder_LEVEL_2_CARRY_UNIT_C4_N00841)     .0487                                  

(adder_LEVEL_2_CARRY_UNIT_C4_N00845)     .2008                                  

(adder_block_0_block_carry_C1_N00841)     .0605                                 

(adder_block_0_block_carry_C1_N00845)     .2004                                 

(adder_block_0_block_carry_C2_N00841)     .0574                                 

(adder_block_0_block_carry_C2_N00845)     .2005                                 

(adder_block_0_block_carry_C3_N00841)     .0573                                 

(adder_block_0_block_carry_C3_N00845)     .2005                                 

(adder_block_0_block_carry_C4_N00841)     .0570                                 

(adder_block_0_block_carry_C4_N00845)     .2086                                 

(adder_block_1_block_carry_C1_N00841)     .0573                                 

(adder_block_1_block_carry_C1_N00845)     .2004                                 

(adder_block_1_block_carry_C2_N00841)     .0574                                 

(adder_block_1_block_carry_C2_N00845)     .2005                                 

(adder_block_1_block_carry_C3_N00841)     .0573                                 

(adder_block_1_block_carry_C3_N00845)     .2005                                 

(adder_block_1_block_carry_C4_N00841)     .0570                                 

(adder_block_1_block_carry_C4_N00845)     .2086                                 

(adder_block_2_block_carry_C1_N00841)     .0573                                 

(adder_block_2_block_carry_C1_N00845)     .2004                                 

(adder_block_2_block_carry_C2_N00841)     .0574                                 

(adder_block_2_block_carry_C2_N00845)     .2005                                 

(adder_block_2_block_carry_C3_N00841)     .0573                                 

(adder_block_2_block_carry_C3_N00845)     .2005                                 

(adder_block_2_block_carry_C4_N00841)     .0570                                 

(adder_block_2_block_carry_C4_N00845)     .2086                                 

(adder_block_3_block_carry_C1_N00841)     .0573                                 

(adder_block_3_block_carry_C1_N00845)     .2004                                 

(adder_block_3_block_carry_C2_N00841)     .0574                                 

(adder_block_3_block_carry_C2_N00845)     .2005                                 

(adder_block_3_block_carry_C3_N00841)     .0573                                 

(adder_block_3_block_carry_C3_N00845)     .2005                                 

(adder_block_3_block_carry_C4_N00841)     .0570                                 

(adder_block_3_block_carry_C4_N00845)     .2086                                 

(adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710)     .0529                             

(adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714)     .6911                             

(adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745)     .2006                             

(adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753)     .6008                             

(adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757)     .7393                             

(adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710)     .0487                             

(adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714)     .6938                             

(adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745)     .2007                             

(adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753)     .6008                             

(adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757)     .7393                             

(adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710)     .0487                             

(adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714)     .6938                             

(adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745)     .2007                             

(adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753)     .6008                             

(adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757)     .7393                             

(adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710)     .0487                             

(adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714)     .6938                             

(adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745)     .2007                             

(adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753)     .6008                             

(adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757)     .7393                             

(adder_LEVEL_2_CARRY_UNIT_group_G_N01876)     .0488                             

(adder_LEVEL_2_CARRY_UNIT_group_G_N01880)     .2008                             

(adder_LEVEL_2_CARRY_UNIT_group_P_N02497)     .2008                             

(adder_LEVEL_2_CARRY_UNIT_group_P_N02501)     .0014                             

(adder_block_0_block_carry_C1_DCML_N00710)     .0605                            

(adder_block_0_block_carry_C1_DCML_N00714)     .6863                            

(adder_block_0_block_carry_C1_DCML_N00745)     .2003                            

(adder_block_0_block_carry_C1_DCML_N00753)     .6010                            

(adder_block_0_block_carry_C1_DCML_N00757)     .7393                            

(adder_block_0_block_carry_C2_DCML_N00710)     .0574                            

(adder_block_0_block_carry_C2_DCML_N00714)     .6883                            

(adder_block_0_block_carry_C2_DCML_N00745)     .2004                            

(adder_block_0_block_carry_C2_DCML_N00753)     .6009                            

(adder_block_0_block_carry_C2_DCML_N00757)     .7393                            

(adder_block_0_block_carry_C3_DCML_N00710)     .0573                            

(adder_block_0_block_carry_C3_DCML_N00714)     .6884                            

(adder_block_0_block_carry_C3_DCML_N00745)     .2004                            

(adder_block_0_block_carry_C3_DCML_N00753)     .6009                            

(adder_block_0_block_carry_C3_DCML_N00757)     .7393                            

(adder_block_0_block_carry_C4_DCML_N00710)     .0570                            

(adder_block_0_block_carry_C4_DCML_N00714)     .6884                            

(adder_block_0_block_carry_C4_DCML_N00745)     .2084                            

(adder_block_0_block_carry_C4_DCML_N00753)     .5961                            

(adder_block_0_block_carry_C4_DCML_N00757)     .7393                            

(adder_block_0_block_carry_group_G_N01876)     .0571                            

(adder_block_0_block_carry_group_G_N01880)     .2086                            

(adder_block_0_block_carry_group_P_N02497)     .2091                            

(adder_block_0_block_carry_group_P_N02501)     .0014                            

(adder_block_0_digit0_G_G_DIFF_NET_N01210)     .8724                            

(adder_block_0_digit0_G_G_DIFF_NET_N01214)     .8865                            

(adder_block_0_digit0_P_P_DIFF_NET_N00761)     .4199                            

(adder_block_0_digit0_P_P_DIFF_NET_N00765)     .8837                            

(adder_block_0_digit0_S_S_DIFF_NET_N00294)     .7349                            

(adder_block_0_digit0_S_S_DIFF_NET_N00298)     .8999                            

(adder_block_0_digit1_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_0_digit1_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_0_digit1_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_0_digit1_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_0_digit1_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_0_digit1_S_S_DIFF_NET_N00298)     .6985                            

(adder_block_0_digit2_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_0_digit2_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_0_digit2_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_0_digit2_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_0_digit2_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_0_digit2_S_S_DIFF_NET_N00298)     .6984                            

(adder_block_0_digit3_G_G_DIFF_NET_N01210)     .8408                            

(adder_block_0_digit3_G_G_DIFF_NET_N01214)     .8696                            

(adder_block_0_digit3_P_P_DIFF_NET_N00761)     .8544                            

(adder_block_0_digit3_P_P_DIFF_NET_N00765)     .8689                            

(adder_block_0_digit3_S_S_DIFF_NET_N00294)     .6993                            

(adder_block_0_digit3_S_S_DIFF_NET_N00298)     .6986                            

(adder_block_1_block_carry_C1_DCML_N00710)     .0573                            

(adder_block_1_block_carry_C1_DCML_N00714)     .6883                            

(adder_block_1_block_carry_C1_DCML_N00745)     .2003                            

(adder_block_1_block_carry_C1_DCML_N00753)     .6010                            

(adder_block_1_block_carry_C1_DCML_N00757)     .7393                            

(adder_block_1_block_carry_C2_DCML_N00710)     .0574                            

(adder_block_1_block_carry_C2_DCML_N00714)     .6883                            

(adder_block_1_block_carry_C2_DCML_N00745)     .2004                            

(adder_block_1_block_carry_C2_DCML_N00753)     .6009                            

(adder_block_1_block_carry_C2_DCML_N00757)     .7393                            

(adder_block_1_block_carry_C3_DCML_N00710)     .0573                            

(adder_block_1_block_carry_C3_DCML_N00714)     .6884                            

(adder_block_1_block_carry_C3_DCML_N00745)     .2004                            

(adder_block_1_block_carry_C3_DCML_N00753)     .6009                            

(adder_block_1_block_carry_C3_DCML_N00757)     .7393                            

(adder_block_1_block_carry_C4_DCML_N00710)     .0570                            

(adder_block_1_block_carry_C4_DCML_N00714)     .6884                            

(adder_block_1_block_carry_C4_DCML_N00745)     .2084                            

(adder_block_1_block_carry_C4_DCML_N00753)     .5961                            

(adder_block_1_block_carry_C4_DCML_N00757)     .7393                            

(adder_block_1_block_carry_group_G_N01876)     .0571                            

(adder_block_1_block_carry_group_G_N01880)     .2086                            

(adder_block_1_block_carry_group_P_N02497)     .2091                            

(adder_block_1_block_carry_group_P_N02501)     .0014                            

(adder_block_1_digit0_G_G_DIFF_NET_N01210)     .8724                            

(adder_block_1_digit0_G_G_DIFF_NET_N01214)     .8865                            

(adder_block_1_digit0_P_P_DIFF_NET_N00761)     .4199                            

(adder_block_1_digit0_P_P_DIFF_NET_N00765)     .8837                            

(adder_block_1_digit0_S_S_DIFF_NET_N00294)     .7015                            

(adder_block_1_digit0_S_S_DIFF_NET_N00298)     .7008                            

(adder_block_1_digit1_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_1_digit1_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_1_digit1_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_1_digit1_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_1_digit1_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_1_digit1_S_S_DIFF_NET_N00298)     .6985                            

(adder_block_1_digit2_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_1_digit2_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_1_digit2_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_1_digit2_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_1_digit2_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_1_digit2_S_S_DIFF_NET_N00298)     .6984                            

(adder_block_1_digit3_G_G_DIFF_NET_N01210)     .8408                            

(adder_block_1_digit3_G_G_DIFF_NET_N01214)     .8696                            

(adder_block_1_digit3_P_P_DIFF_NET_N00761)     .8544                            

(adder_block_1_digit3_P_P_DIFF_NET_N00765)     .8689                            

(adder_block_1_digit3_S_S_DIFF_NET_N00294)     .6993                            

(adder_block_1_digit3_S_S_DIFF_NET_N00298)     .6986                            

(adder_block_2_block_carry_C1_DCML_N00710)     .0573                            

(adder_block_2_block_carry_C1_DCML_N00714)     .6883                            

(adder_block_2_block_carry_C1_DCML_N00745)     .2003                            

(adder_block_2_block_carry_C1_DCML_N00753)     .6010                            

(adder_block_2_block_carry_C1_DCML_N00757)     .7393                            

(adder_block_2_block_carry_C2_DCML_N00710)     .0574                            

(adder_block_2_block_carry_C2_DCML_N00714)     .6883                            

(adder_block_2_block_carry_C2_DCML_N00745)     .2004                            

(adder_block_2_block_carry_C2_DCML_N00753)     .6009                            

(adder_block_2_block_carry_C2_DCML_N00757)     .7393                            

(adder_block_2_block_carry_C3_DCML_N00710)     .0573                            

(adder_block_2_block_carry_C3_DCML_N00714)     .6884                            

(adder_block_2_block_carry_C3_DCML_N00745)     .2004                            

(adder_block_2_block_carry_C3_DCML_N00753)     .6009                            

(adder_block_2_block_carry_C3_DCML_N00757)     .7393                            

(adder_block_2_block_carry_C4_DCML_N00710)     .0570                            

(adder_block_2_block_carry_C4_DCML_N00714)     .6884                            

(adder_block_2_block_carry_C4_DCML_N00745)     .2084                            

(adder_block_2_block_carry_C4_DCML_N00753)     .5961                            

(adder_block_2_block_carry_C4_DCML_N00757)     .7393                            

(adder_block_2_block_carry_group_G_N01876)     .0571                            

(adder_block_2_block_carry_group_G_N01880)     .2086                            

(adder_block_2_block_carry_group_P_N02497)     .2091                            

(adder_block_2_block_carry_group_P_N02501)     .0014                            

(adder_block_2_digit0_G_G_DIFF_NET_N01210)     .8724                            

(adder_block_2_digit0_G_G_DIFF_NET_N01214)     .8865                            

(adder_block_2_digit0_P_P_DIFF_NET_N00761)     .4199                            

(adder_block_2_digit0_P_P_DIFF_NET_N00765)     .8837                            

(adder_block_2_digit0_S_S_DIFF_NET_N00294)     .7015                            

(adder_block_2_digit0_S_S_DIFF_NET_N00298)     .7008                            

(adder_block_2_digit1_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_2_digit1_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_2_digit1_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_2_digit1_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_2_digit1_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_2_digit1_S_S_DIFF_NET_N00298)     .6985                            

(adder_block_2_digit2_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_2_digit2_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_2_digit2_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_2_digit2_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_2_digit2_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_2_digit2_S_S_DIFF_NET_N00298)     .6984                            

(adder_block_2_digit3_G_G_DIFF_NET_N01210)     .8408                            

(adder_block_2_digit3_G_G_DIFF_NET_N01214)     .8696                            

(adder_block_2_digit3_P_P_DIFF_NET_N00761)     .8544                            

(adder_block_2_digit3_P_P_DIFF_NET_N00765)     .8689                            

(adder_block_2_digit3_S_S_DIFF_NET_N00294)     .6993                            

(adder_block_2_digit3_S_S_DIFF_NET_N00298)     .6986                            

(adder_block_3_block_carry_C1_DCML_N00710)     .0573                            

(adder_block_3_block_carry_C1_DCML_N00714)     .6883                            

(adder_block_3_block_carry_C1_DCML_N00745)     .2003                            

(adder_block_3_block_carry_C1_DCML_N00753)     .6010                            

(adder_block_3_block_carry_C1_DCML_N00757)     .7393                            

(adder_block_3_block_carry_C2_DCML_N00710)     .0574                            

(adder_block_3_block_carry_C2_DCML_N00714)     .6883                            

(adder_block_3_block_carry_C2_DCML_N00745)     .2004                            

(adder_block_3_block_carry_C2_DCML_N00753)     .6009                            

(adder_block_3_block_carry_C2_DCML_N00757)     .7393                            

(adder_block_3_block_carry_C3_DCML_N00710)     .0573                            

(adder_block_3_block_carry_C3_DCML_N00714)     .6884                            

(adder_block_3_block_carry_C3_DCML_N00745)     .2004                            

(adder_block_3_block_carry_C3_DCML_N00753)     .6009                            

(adder_block_3_block_carry_C3_DCML_N00757)     .7393                            

(adder_block_3_block_carry_C4_DCML_N00710)     .0570                            

(adder_block_3_block_carry_C4_DCML_N00714)     .6884                            

(adder_block_3_block_carry_C4_DCML_N00745)     .2084                            

(adder_block_3_block_carry_C4_DCML_N00753)     .5961                            

(adder_block_3_block_carry_C4_DCML_N00757)     .7393                            

(adder_block_3_block_carry_group_G_N01876)     .0571                            

(adder_block_3_block_carry_group_G_N01880)     .2086                            

(adder_block_3_block_carry_group_P_N02497)     .2091                            

(adder_block_3_block_carry_group_P_N02501)     .0014                            

(adder_block_3_digit0_G_G_DIFF_NET_N01210)     .8724                            

(adder_block_3_digit0_G_G_DIFF_NET_N01214)     .8865                            

(adder_block_3_digit0_P_P_DIFF_NET_N00761)     .4199                            

(adder_block_3_digit0_P_P_DIFF_NET_N00765)     .8837                            

(adder_block_3_digit0_S_S_DIFF_NET_N00294)     .7015                            

(adder_block_3_digit0_S_S_DIFF_NET_N00298)     .7008                            

(adder_block_3_digit1_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_3_digit1_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_3_digit1_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_3_digit1_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_3_digit1_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_3_digit1_S_S_DIFF_NET_N00298)     .6985                            

(adder_block_3_digit2_G_G_DIFF_NET_N01210)     .8936                            

(adder_block_3_digit2_G_G_DIFF_NET_N01214)     .8936                            

(adder_block_3_digit2_P_P_DIFF_NET_N00761)     .8865                            

(adder_block_3_digit2_P_P_DIFF_NET_N00765)     .8865                            

(adder_block_3_digit2_S_S_DIFF_NET_N00294)     .6991                            

(adder_block_3_digit2_S_S_DIFF_NET_N00298)     .6984                            

(adder_block_3_digit3_G_G_DIFF_NET_N01210)     .8408                            

(adder_block_3_digit3_G_G_DIFF_NET_N01214)     .8696                            

(adder_block_3_digit3_P_P_DIFF_NET_N00761)     .8544                            

(adder_block_3_digit3_P_P_DIFF_NET_N00765)     .8689                            

(adder_block_3_digit3_S_S_DIFF_NET_N00294)     .6993                            

(adder_block_3_digit3_S_S_DIFF_NET_N00298)     .6986                            

(adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710)     .0488                        

(adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714)     .6937                        

(adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745)     .2007                        

(adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753)     .6008                        

(adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757)     .7393                        

(adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710)     .2007                        

(adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714)     .6007                        

(adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745)     .0014                        

(adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753)     .7238                        

(adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757)     .7394                        

(adder_block_0_block_carry_group_G_DCML_N00710)     .0571                       

(adder_block_0_block_carry_group_G_DCML_N00714)     .6884                       

(adder_block_0_block_carry_group_G_DCML_N00745)     .2084                       

(adder_block_0_block_carry_group_G_DCML_N00753)     .5961                       

(adder_block_0_block_carry_group_G_DCML_N00757)     .7393                       

(adder_block_0_block_carry_group_P_DCML_N00710)     .2089                       

(adder_block_0_block_carry_group_P_DCML_N00714)     .5958                       

(adder_block_0_block_carry_group_P_DCML_N00745)     .0014                       

(adder_block_0_block_carry_group_P_DCML_N00753)     .7237                       

(adder_block_0_block_carry_group_P_DCML_N00757)     .7393                       

(adder_block_1_block_carry_group_G_DCML_N00710)     .0571                       

(adder_block_1_block_carry_group_G_DCML_N00714)     .6884                       

(adder_block_1_block_carry_group_G_DCML_N00745)     .2084                       

(adder_block_1_block_carry_group_G_DCML_N00753)     .5961                       

(adder_block_1_block_carry_group_G_DCML_N00757)     .7393                       

(adder_block_1_block_carry_group_P_DCML_N00710)     .2089                       

(adder_block_1_block_carry_group_P_DCML_N00714)     .5958                       

(adder_block_1_block_carry_group_P_DCML_N00745)     .0014                       

(adder_block_1_block_carry_group_P_DCML_N00753)     .7237                       

(adder_block_1_block_carry_group_P_DCML_N00757)     .7393                       

(adder_block_2_block_carry_group_G_DCML_N00710)     .0571                       

(adder_block_2_block_carry_group_G_DCML_N00714)     .6884                       

(adder_block_2_block_carry_group_G_DCML_N00745)     .2084                       

(adder_block_2_block_carry_group_G_DCML_N00753)     .5961                       

(adder_block_2_block_carry_group_G_DCML_N00757)     .7393                       

(adder_block_2_block_carry_group_P_DCML_N00710)     .2089                       

(adder_block_2_block_carry_group_P_DCML_N00714)     .5958                       

(adder_block_2_block_carry_group_P_DCML_N00745)     .0014                       

(adder_block_2_block_carry_group_P_DCML_N00753)     .7237                       

(adder_block_2_block_carry_group_P_DCML_N00757)     .7393                       

(adder_block_3_block_carry_group_G_DCML_N00710)     .0571                       

(adder_block_3_block_carry_group_G_DCML_N00714)     .6884                       

(adder_block_3_block_carry_group_G_DCML_N00745)     .2084                       

(adder_block_3_block_carry_group_G_DCML_N00753)     .5961                       

(adder_block_3_block_carry_group_G_DCML_N00757)     .7393                       

(adder_block_3_block_carry_group_P_DCML_N00710)     .2089                       

(adder_block_3_block_carry_group_P_DCML_N00714)     .5958                       

(adder_block_3_block_carry_group_P_DCML_N00745)     .0014                       

(adder_block_3_block_carry_group_P_DCML_N00753)     .7237                       

(adder_block_3_block_carry_group_P_DCML_N00757)     .7393                       

(adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00302)     .7076                      

(adder_LEVEL_2_CARRY_UNIT_C1_Co_DIFF_NET_N00314)     .0677                      

(adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00302)     .7186                      

(adder_LEVEL_2_CARRY_UNIT_C2_Co_DIFF_NET_N00314)     .4232                      

(adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00302)     .7186                      

(adder_LEVEL_2_CARRY_UNIT_C3_Co_DIFF_NET_N00314)     .4232                      

(adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00302)     .7186                      

(adder_LEVEL_2_CARRY_UNIT_C4_Co_DIFF_NET_N00314)     .4232                      

(adder_block_0_block_carry_C1_Co_DIFF_NET_N00302)     .7115                     

(adder_block_0_block_carry_C1_Co_DIFF_NET_N00314)     .0748                     

(adder_block_0_block_carry_C2_Co_DIFF_NET_N00302)     .7208                     

(adder_block_0_block_carry_C2_Co_DIFF_NET_N00314)     .4527                     

(adder_block_0_block_carry_C3_Co_DIFF_NET_N00302)     .7207                     

(adder_block_0_block_carry_C3_Co_DIFF_NET_N00314)     .4527                     

(adder_block_0_block_carry_C4_Co_DIFF_NET_N00302)     .7205                     

(adder_block_0_block_carry_C4_Co_DIFF_NET_N00314)     .4528                     

(adder_block_1_block_carry_C1_Co_DIFF_NET_N00302)     .7207                     

(adder_block_1_block_carry_C1_Co_DIFF_NET_N00314)     .4374                     

(adder_block_1_block_carry_C2_Co_DIFF_NET_N00302)     .7208                     

(adder_block_1_block_carry_C2_Co_DIFF_NET_N00314)     .4527                     

(adder_block_1_block_carry_C3_Co_DIFF_NET_N00302)     .7207                     

(adder_block_1_block_carry_C3_Co_DIFF_NET_N00314)     .4527                     

(adder_block_1_block_carry_C4_Co_DIFF_NET_N00302)     .7205                     

(adder_block_1_block_carry_C4_Co_DIFF_NET_N00314)     .4528                     

(adder_block_2_block_carry_C1_Co_DIFF_NET_N00302)     .7207                     

(adder_block_2_block_carry_C1_Co_DIFF_NET_N00314)     .4374                     

(adder_block_2_block_carry_C2_Co_DIFF_NET_N00302)     .7208                     

(adder_block_2_block_carry_C2_Co_DIFF_NET_N00314)     .4527                     

(adder_block_2_block_carry_C3_Co_DIFF_NET_N00302)     .7207                     

(adder_block_2_block_carry_C3_Co_DIFF_NET_N00314)     .4527                     

(adder_block_2_block_carry_C4_Co_DIFF_NET_N00302)     .7205                     

(adder_block_2_block_carry_C4_Co_DIFF_NET_N00314)     .4528                     

(adder_block_3_block_carry_C1_Co_DIFF_NET_N00302)     .7207                     

(adder_block_3_block_carry_C1_Co_DIFF_NET_N00314)     .4374                     

(adder_block_3_block_carry_C2_Co_DIFF_NET_N00302)     .7208                     

(adder_block_3_block_carry_C2_Co_DIFF_NET_N00314)     .4527                     

(adder_block_3_block_carry_C3_Co_DIFF_NET_N00302)     .7207                     

(adder_block_3_block_carry_C3_Co_DIFF_NET_N00314)     .4527                     

(adder_block_3_block_carry_C4_Co_DIFF_NET_N00302)     .7205                     

(adder_block_3_block_carry_C4_Co_DIFF_NET_N00314)     .4528                     

(adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001)     .7187                 

(adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677)     .4568                 

(adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525)     .2286                 

(adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967)     .1300                 

(adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001)     .1455                 

(adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033)     .7511                 

(adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861)     .5314                 

(adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885)     .2423                 

(adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001)     .7206                

(adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677)     .4844                

(adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525)     .2440                

(adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967)     .1388                

(adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001)     .1536                

(adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033)     .7488                

(adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861)     .5364                

(adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885)     .2469                

(adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001)     .7206                

(adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677)     .4844                

(adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525)     .2440                

(adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967)     .1388                

(adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001)     .1536                

(adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033)     .7488                

(adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861)     .5364                

(adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885)     .2469                

(adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001)     .7206                

(adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677)     .4844                

(adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525)     .2440                

(adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967)     .1388                

(adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001)     .1536                

(adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033)     .7488                

(adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861)     .5364                

(adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885)     .2469                

(adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001)     .7206                

(adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677)     .4844                

(adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525)     .2440                

(adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967)     .1388                

(adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001)     .1536                

(adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033)     .7488                

(adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861)     .5364                

(adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885)     .2469                

(adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1)     .1882                

(adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1)     .1985               

(adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1)     .1985               

(adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1)     .1985               

(adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1)     .1985           




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_CLOCK_1    0.000E+00
    V_V1        -3.684E-04
    V_in_A_V1    0.000E+00
    V_in_A_V2    1.567E-05
    V_in_A_V3    1.567E-05
    V_in_A_V4    0.000E+00
    V_in_A_V5    0.000E+00
    V_in_A_V6    1.567E-05
    V_in_A_V7    1.567E-05
    V_in_A_V8    0.000E+00
    V_in_A_V9    0.000E+00
    V_in_A_V10   1.567E-05
    V_in_A_V11   1.567E-05
    V_in_A_V12   0.000E+00
    V_in_A_V13   0.000E+00
    V_in_A_V14   1.567E-05
    V_in_A_V15   1.567E-05
    V_in_A_V16   0.000E+00
    V_in_B_V1    0.000E+00
    V_in_B_V2    0.000E+00
    V_in_B_V3    0.000E+00
    V_in_B_V4    1.567E-05
    V_in_B_V5    0.000E+00
    V_in_B_V6    0.000E+00
    V_in_B_V7    0.000E+00
    V_in_B_V8    1.567E-05
    V_in_B_V9    0.000E+00
    V_in_B_V10   0.000E+00
    V_in_B_V11   0.000E+00
    V_in_B_V12   1.567E-05
    V_in_B_V13   0.000E+00
    V_in_B_V14   0.000E+00
    V_in_B_V15   0.000E+00
    V_in_B_V16   1.567E-05

    TOTAL POWER DISSIPATION   3.32E-04  WATTS



          JOB CONCLUDED

**** 10/23/17 21:55:11 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT_select-test_01"  [ C:\Users\katerina\Desktop\ptyxiaki\projects\new_cla_5\cla_adder_16-pspicefiles\root_select\test


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =       61.00
