User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/Area/SRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 4096 Columns
Mux Level:
 - Senseamp Mux      : 128
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 331.260um x 1.823mm = 604022.472um^2
 |--- Mat Area      = 331.260um x 1.823mm = 604022.472um^2   (98.138%)
 |--- Subarray Area = 165.630um x 906.557um = 150152.855um^2   (98.695%)
 - Area Efficiency = 98.138%
Timing:
 -  Read Latency = 17.682ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 17.682ns
    |--- Predecoder Latency = 403.104ps
    |--- Subarray Latency   = 17.279ns
       |--- Row Decoder Latency = 13.347ns
       |--- Bitline Latency     = 3.646ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 281.756ps
       |--- Precharge Latency   = 1.547ns
 - Write Latency = 17.682ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 17.682ns
    |--- Predecoder Latency = 403.104ps
    |--- Subarray Latency   = 17.279ns
       |--- Row Decoder Latency = 13.347ns
       |--- Charge Latency      = 676.640ps
 - Read Bandwidth  = 2.920GB/s
 - Write Bandwidth = 925.971MB/s
Power:
 -  Read Dynamic Energy = 153.008pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 153.008pJ per mat
    |--- Predecoder Dynamic Energy = 0.410pJ
    |--- Subarray Dynamic Energy   = 38.150pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.340pJ
       |--- Mux Decoder Dynamic Energy = 0.804pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.096pJ
       |--- Precharge Dynamic Energy   = 1.542pJ
 - Write Dynamic Energy = 6.477pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 6.477pJ per mat
    |--- Predecoder Dynamic Energy = 0.410pJ
    |--- Subarray Dynamic Energy   = 1.517pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.340pJ
       |--- Mux Decoder Dynamic Energy = 0.804pJ
       |--- Mux Dynamic Energy         = 0.096pJ
 - Leakage Power = 79.710uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 79.710uW per mat

Finished!
