// Seed: 1890260593
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd70
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire _id_2;
  inout wire id_1;
  logic [id_2 : id_3] id_11[-1 : (  -1  )];
  assign id_6 = id_3;
endmodule
