0.7
2020.2
Nov 18 2020
09:47:47
D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/04-segment/Display_7seg/Display_7seg.srcs/sim_1/new/tb_hex_7seg.vhd,1614776430,vhdl,,,,tb_hex_7seg,,,,,,,,
D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/04-segment/Display_7seg/Display_7seg.srcs/sim_1/new/tb_top.vhd,1614783397,vhdl,,,,tb_top,,,,,,,,
D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/04-segment/Display_7seg/Display_7seg.srcs/sources_1/new/hex_7seg.vhd,1614783135,vhdl,D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/04-segment/Display_7seg/Display_7seg.srcs/sources_1/new/top.vhd,,,hex_7seg,,,,,,,,
D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/04-segment/Display_7seg/Display_7seg.srcs/sources_1/new/top.vhd,1614783134,vhdl,D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/04-segment/Display_7seg/Display_7seg.srcs/sim_1/new/tb_top.vhd,,,top,,,,,,,,
