<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gbe_top_DFT</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gbe_top_DFT'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gbe_top_DFT')">gbe_top_DFT</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.81</td>
<td class="s10 cl rt"><a href="mod2129.html#Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod2129.html#Toggle" > 76.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/gbe_top.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/gbe_top.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_150410"  onclick="showContent('inst_tag_150410')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 90.07</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_150410_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_150410_Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod2129.html#inst_tag_150410_Toggle" > 93.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_150410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_150410'>
<hr>
<a name="inst_tag_150410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_150410" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.07</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_150410_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_150410_Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod2129.html#inst_tag_150410_Toggle" > 93.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_150410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.90</td>
<td class="s6 cl rt"> 62.39</td>
<td class="s3 cl rt"> 34.78</td>
<td class="s2 cl rt"> 26.07</td>
<td class="s0 cl rt">  2.13</td>
<td class="s3 cl rt"> 39.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.18</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod993.html#inst_tag_61594" >config_ss</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2090.html#inst_tag_150157" id="tag_urg_inst_150157">vl_sms_proc_2_sms_2_stp</a></td>
<td class="s2 cl rt"> 29.24</td>
<td class="s6 cl rt"> 64.54</td>
<td class="s3 cl rt"> 32.76</td>
<td class="s0 cl rt">  8.35</td>
<td class="s0 cl rt">  2.13</td>
<td class="s3 cl rt"> 38.41</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3145.html#inst_tag_235828" id="tag_urg_inst_235828">vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl</a></td>
<td class="s3 cl rt"> 31.27</td>
<td class="s5 cl rt"> 50.70</td>
<td class="s3 cl rt"> 39.13</td>
<td class="s0 cl rt">  3.95</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod564.html#inst_tag_31314" id="tag_urg_inst_31314">vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21</a></td>
<td class="s5 cl rt"> 55.67</td>
<td class="s7 cl rt"> 73.68</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod564.html#inst_tag_31315" id="tag_urg_inst_31315">vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_22</a></td>
<td class="s5 cl rt"> 55.56</td>
<td class="s7 cl rt"> 73.68</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 40.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gbe_top_DFT'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2129.html" >gbe_top_DFT</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>369</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>394</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
368                     always @(posedge aclk, negedge n_areset) begin
369        2/2          	if (!n_areset) rx_b_oe_r &lt;= 1'b0;
370        1/1          	else           rx_b_oe_r &lt;= !rxdpram_web &amp;&amp; rxdpram_enb;
371                     end
372                     
373                     dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc mem_512x32_rx_u (
374                     	.DO_A   (mem_512x32_rx_u_DO_A_0),
375                     	.A_A    (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_A_A_0),
376                     	.DI_A   (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_DI_A_0),
377                     	.CE_N_A (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_CE_N_A),
378                     	.GWE_N_A(vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_GWE_N_A),
379                     	.OE_N_A (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_OE_N_A),
380                     	.T_RWM_A(margin_ctrl[5:3]),
381                     	.CLK_A  (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_CLK_A_int),
382                     	
383                     	.DO_B   (rxdpram_dob  ),
384                     	.A_B    (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_A_B_0),
385                     	.DI_B   (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_DI_B_0),
386                     	.CE_N_B (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_CE_N_B),
387                     	.GWE_N_B(vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_GWE_N_B),
388                     	.OE_N_B (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_OE_N_B),
389                     	.T_RWM_B(margin_ctrl[5:3]),
390                     	.CLK_B  (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_CLK_B_int)
391                     );
392                     
393                     always @(posedge tx_clk, negedge n_txreset) begin
394        2/2          	if (!n_txreset) tx_b_oe_r &lt;= 1'b0;
395        1/1          	else            tx_b_oe_r &lt;= !txdpram_web &amp;&amp; txdpram_enb;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2129.html" >gbe_top_DFT</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       370
 EXPRESSION (((!rxdpram_web)) &amp;&amp; rxdpram_enb)
             --------1-------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       395
 EXPRESSION (((!txdpram_web)) &amp;&amp; txdpram_enb)
             --------1-------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2129.html" >gbe_top_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">50</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">734</td>
<td class="rt">562</td>
<td class="rt">76.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">367</td>
<td class="rt">281</td>
<td class="rt">76.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">367</td>
<td class="rt">281</td>
<td class="rt">76.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">85</td>
<td class="rt">50</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">734</td>
<td class="rt">562</td>
<td class="rt">76.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">367</td>
<td class="rt">281</td>
<td class="rt">76.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">367</td>
<td class="rt">281</td>
<td class="rt">76.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_sms_proc_2_sms_2_stp_CaptureWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_SelectWIR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_ShiftWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_UpdateWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WRCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WRSTN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WSI</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WSO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_clk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_fail_sms</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_fast_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_par_algo_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_par_algo_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_ready_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_smart_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk_sig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_tx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_rx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_txreset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_rxreset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_ntxreset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_nrxreset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ethernet_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>perr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_areset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[27:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[31:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awlock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlen[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rgmii_txd[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rgmii_tx_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rgmii_rxd[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rgmii_rx_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mdc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdio_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mdio_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdio_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>margin_ctrl[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2129.html" >gbe_top_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">394</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
369        	if (!n_areset) rx_b_oe_r <= 1'b0;
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
370        	else           rx_b_oe_r <= !rxdpram_web && rxdpram_enb;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
394        	if (!n_txreset) tx_b_oe_r <= 1'b0;
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
395        	else            tx_b_oe_r <= !txdpram_web && txdpram_enb;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_150410'>
<a name="inst_tag_150410_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_150410" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>369</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>394</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
368                     always @(posedge aclk, negedge n_areset) begin
369        2/2          	if (!n_areset) rx_b_oe_r &lt;= 1'b0;
370        1/1          	else           rx_b_oe_r &lt;= !rxdpram_web &amp;&amp; rxdpram_enb;
371                     end
372                     
373                     dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc mem_512x32_rx_u (
374                     	.DO_A   (mem_512x32_rx_u_DO_A_0),
375                     	.A_A    (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_A_A_0),
376                     	.DI_A   (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_DI_A_0),
377                     	.CE_N_A (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_CE_N_A),
378                     	.GWE_N_A(vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_GWE_N_A),
379                     	.OE_N_A (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_OE_N_A),
380                     	.T_RWM_A(margin_ctrl[5:3]),
381                     	.CLK_A  (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_CLK_A_int),
382                     	
383                     	.DO_B   (rxdpram_dob  ),
384                     	.A_B    (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_A_B_0),
385                     	.DI_B   (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_DI_B_0),
386                     	.CE_N_B (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_CE_N_B),
387                     	.GWE_N_B(vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_GWE_N_B),
388                     	.OE_N_B (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_int_OE_N_B),
389                     	.T_RWM_B(margin_ctrl[5:3]),
390                     	.CLK_B  (vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21_CLK_B_int)
391                     );
392                     
393                     always @(posedge tx_clk, negedge n_txreset) begin
394        2/2          	if (!n_txreset) tx_b_oe_r &lt;= 1'b0;
395        1/1          	else            tx_b_oe_r &lt;= !txdpram_web &amp;&amp; txdpram_enb;
</pre>
<hr>
<a name="inst_tag_150410_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_150410" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       370
 EXPRESSION (((!rxdpram_web)) &amp;&amp; rxdpram_enb)
             --------1-------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       395
 EXPRESSION (((!txdpram_web)) &amp;&amp; txdpram_enb)
             --------1-------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_150410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_150410" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">71</td>
<td class="rt">54</td>
<td class="rt">76.06 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">563</td>
<td class="rt">527</td>
<td class="rt">93.61 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">284</td>
<td class="rt">266</td>
<td class="rt">93.66 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">279</td>
<td class="rt">261</td>
<td class="rt">93.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">71</td>
<td class="rt">54</td>
<td class="rt">76.06 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">563</td>
<td class="rt">527</td>
<td class="rt">93.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">284</td>
<td class="rt">266</td>
<td class="rt">93.66 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">279</td>
<td class="rt">261</td>
<td class="rt">93.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_sms_proc_2_sms_2_stp_CaptureWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_SelectWIR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_ShiftWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_UpdateWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WRCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WRSTN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WSI</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_WSO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_clk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_fail_sms</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_fast_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_par_algo_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_par_algo_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_ready_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_2_sms_2_stp_smart_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk_sig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_tx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_rx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_txreset</td>
<td class="s9 cl">Yes</td>
<td class="wht cl">Excluded</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_rxreset</td>
<td class="s9 cl">Yes</td>
<td class="wht cl">Excluded</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_ntxreset</td>
<td class="s9 cl">Yes</td>
<td class="wht cl">Excluded</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_nrxreset</td>
<td class="s9 cl">Yes</td>
<td class="wht cl">Excluded</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ethernet_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="wht cl">Excluded</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>perr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_areset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[27:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[31:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awlock[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bready</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlen[7:4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlock[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rresp[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rgmii_txd[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rgmii_tx_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rgmii_rxd[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rgmii_rx_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mdc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdio_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mdio_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdio_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>margin_ctrl[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[31:6]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_150410_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_150410" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">394</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
369        	if (!n_areset) rx_b_oe_r <= 1'b0;
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
370        	else           rx_b_oe_r <= !rxdpram_web && rxdpram_enb;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
394        	if (!n_txreset) tx_b_oe_r <= 1'b0;
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
395        	else            tx_b_oe_r <= !txdpram_web && txdpram_enb;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_150410">
    <li>
      <a href="#inst_tag_150410_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_150410_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_150410_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_150410_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gbe_top_DFT">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
