112	Appendix	Maxc Operationsy756(0,4233)(1,15346)\f5b4i8I16f0B<==<MaxcOpsFigure3Mat.Press<y756(635)\f1 28f0NEW BIPOLAR CARD CHIP CHANGING MAPc\f5b	MEMORY	BITS	SLOT	MEMORY	ROWS(0,3334)(1,6509)(2,9398)(3,12383)(4,16669)\f5b1f0B1u6U1u4U1u4U1u6U1u4USM/DM/DM1/DM2	  0 - 17	 8	SM, DM	A & C		18 - 35	 9	DM1, DM2	B & D- - - - - - - - - - - - - - - - - - - - - - - - -  - - - - - - - - - - - - - - - - - - - 	IM Addresses  <  4000	A & CIM       0 - 1777	  0 - 17 LH	10	IM Addresses >4000	B & D     4000 - 5777	18 - 35 LH	11		  0 - 17 RH (36 - 53)	12	The P chips in A and C are two bits of		18 - 35 RH (54 - 71)	13	parity for rows A and C.- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 	The P chips in B and D are two bits ofIM 2000 - 3777	  0 - 17 LH	14	parity for rows B and D.      6000 - 7777	18 - 35 LH	15		  0 - 17 RH (36 - 53)	16		18 - 35 RH (54 - 71)	17(2,9684)(4,16828)\f1 231f3 1f1 11f0 5f1Bit numbers for 82S10 storage chipsTop numbers for cards storing bits 0 - 17.Bottom numbers for cards storing bits 18 - 35.c(0,7620)(1,10795)(2,13335)(3,17272)(4,65535)\u35U2f1 \f1 1f0(635)Figure  3.y54c\f5b