
---------- Begin Simulation Statistics ----------
final_tick                               2541835875500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220730                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   220728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.00                       # Real time elapsed on the host
host_tick_rate                              622437401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193734                       # Number of instructions simulated
sim_ops                                       4193734                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011826                       # Number of seconds simulated
sim_ticks                                 11826030500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.626384                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378496                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               848144                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75597                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804594                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52686                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976932                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26802                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193734                       # Number of instructions committed
system.cpu.committedOps                       4193734                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.636604                       # CPI: cycles per instruction
system.cpu.discardedOps                        189873                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606144                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450833                       # DTB hits
system.cpu.dtb.data_misses                       7674                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405028                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848520                       # DTB read hits
system.cpu.dtb.read_misses                       6880                       # DTB read misses
system.cpu.dtb.write_accesses                  201116                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602313                       # DTB write hits
system.cpu.dtb.write_misses                       794                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373883                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027785                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658866                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16738645                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177412                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955033                       # ITB accesses
system.cpu.itb.fetch_acv                          659                       # ITB acv
system.cpu.itb.fetch_hits                      948681                       # ITB hits
system.cpu.itb.fetch_misses                      6352                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4221     69.38%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6084                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14427                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5134                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10918107000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9400500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17707500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885140000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11830355000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946825                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7990771000     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3839584000     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23638416                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85374      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540171     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838771     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592231     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193734                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6899771                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22902457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22902457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22902457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22902457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117448.497436                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117448.497436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117448.497436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117448.497436                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13136494                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13136494                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13136494                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13136494                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67366.635897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67366.635897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67366.635897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67366.635897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22552960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22552960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117463.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117463.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12936997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12936997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67380.192708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67380.192708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273102                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415560000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273102                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204569                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204569                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128189                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34854                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86537                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34262                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29009                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29009                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40956                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11110400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11110400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697329                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157505                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002819                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053019                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157061     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157505                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820863040                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376372000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461952250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10049536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471166720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378614278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849780998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471166720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471166720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188622548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188622548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188622548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471166720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378614278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038403545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143140250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407006                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157024                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121166                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2004810250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756897750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13658.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32408.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104084                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.027018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.423221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.044330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34374     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24301     29.87%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9893     12.16%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4683      5.76%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2324      2.86%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1388      1.71%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          932      1.15%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      0.76%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2840      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.044387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.798559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1302     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5545     75.73%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.91%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.17%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6536     89.27%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      1.05%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              476      6.50%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.21%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9393792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  655744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10049536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11826025500                       # Total gap between requests
system.mem_ctrls.avgGap                      42510.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4947328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418342232.416870594025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375989559.641335308552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643802838.154357910156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2511053750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245844000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290602736000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28841.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32101.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398385.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315666540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167750385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561353940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309807000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5177721540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181009440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7646332365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.567956                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    419705500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11011645000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265293840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140988045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486640980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311179860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5119132380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230347680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7486606305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.061644                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    546192750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10885157750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11818830500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630709                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630709                       # number of overall hits
system.cpu.icache.overall_hits::total         1630709                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87127                       # number of overall misses
system.cpu.icache.overall_misses::total         87127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5362639500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5362639500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5362639500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5362639500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050719                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050719                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050719                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050719                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61549.686090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61549.686090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61549.686090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61549.686090                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86537                       # number of writebacks
system.cpu.icache.writebacks::total             86537                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87127                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87127                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87127                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5275513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5275513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5275513500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5275513500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050719                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050719                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050719                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050719                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60549.697568                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60549.697568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60549.697568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60549.697568                       # average overall mshr miss latency
system.cpu.icache.replacements                  86537                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630709                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5362639500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5362639500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61549.686090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61549.686090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5275513500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5275513500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60549.697568                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60549.697568                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.806303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1654095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.097317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.806303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522798                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311538                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311538                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311538                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311538                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105764                       # number of overall misses
system.cpu.dcache.overall_misses::total        105764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6780746500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6780746500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6780746500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6780746500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417302                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417302                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64112.046632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64112.046632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64112.046632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64112.046632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34678                       # number of writebacks
system.cpu.dcache.writebacks::total             34678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048741                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63646.994108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63646.994108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63646.994108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63646.994108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66989.537881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66989.537881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673612000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673612000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66741.855763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66741.855763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479971000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479971000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61602.219823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61602.219823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59375.163669                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59375.163669                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63661000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63661000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080071                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080071                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71050.223214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71050.223214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080071                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080071                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70050.223214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70050.223214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541835875500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.487843                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.921523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.487843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949191                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949191                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551515315500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 630912                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746884                       # Number of bytes of host memory used
host_op_rate                                   630906                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.25                       # Real time elapsed on the host
host_tick_rate                              605734384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728783                       # Number of instructions simulated
sim_ops                                       7728783                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007420                       # Number of seconds simulated
sim_ticks                                  7420436000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.040781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               489717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12307                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             49764                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454932                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          189123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           160013                       # Number of indirect misses.
system.cpu.branchPred.lookups                  608098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76173                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15694                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793698                       # Number of instructions committed
system.cpu.committedOps                       2793698                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.260748                       # CPI: cycles per instruction
system.cpu.discardedOps                        206292                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350836                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       867036                       # DTB hits
system.cpu.dtb.data_misses                       1989                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233896                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535534                       # DTB read hits
system.cpu.dtb.read_misses                       1570                       # DTB read misses
system.cpu.dtb.write_accesses                  116940                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331502                       # DTB write hits
system.cpu.dtb.write_misses                       419                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204758                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2265323                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            663336                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370906                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10311865                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.190087                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  577264                       # ITB accesses
system.cpu.itb.fetch_acv                          160                       # ITB acv
system.cpu.itb.fetch_hits                      575903                       # ITB hits
system.cpu.itb.fetch_misses                      1361                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4337     82.36%     86.12% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.81%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5266                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7325                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1823     38.87%     38.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2820     60.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4690                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1820     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1820     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3687                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5021805500     67.65%     67.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70067500      0.94%     68.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7668500      0.10%     68.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2323580500     31.30%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7423122000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998354                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645390                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786141                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 265                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544148                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701987                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5847224500     78.77%     78.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1460552500     19.68%     98.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            115345000      1.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14696940                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108398      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1701086     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4412      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470363     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295641     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40145      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793698                       # Class of committed instruction
system.cpu.quiesceCycles                       143932                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4385075                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        228841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2980313123                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2980313123                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2980313123                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2980313123                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118181.978071                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118181.978071                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118181.978071                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118181.978071                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            79                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.875000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1718013142                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1718013142                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1718013142                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1718013142                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68126.462923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68126.462923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68126.462923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68126.462923                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7605968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7605968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115241.939394                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115241.939394                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4305968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4305968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65241.939394                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65241.939394                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2972707155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2972707155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118189.692867                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118189.692867                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1713707174                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1713707174                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68134.032045                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68134.032045                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79585                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38821                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66372                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9148                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10338                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10338                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12482                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8494912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8494912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2331072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2333656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12438296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115818                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001459                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038172                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115649     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115818                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2517500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           659924295                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125039000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          352808000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4247104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1456256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5703360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4247104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4247104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2484544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2484544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572352352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196249385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768601737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572352352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572352352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      334824531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            334824531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      334824531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572352352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196249385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1103426268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000456664500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245795                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105128                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3633                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   991                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5156                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1321318250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  427410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2924105750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15457.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34207.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       141                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105128                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    482                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.692742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.296922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.423015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22118     40.04%     40.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16879     30.56%     70.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7035     12.74%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3086      5.59%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1780      3.22%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          936      1.69%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          558      1.01%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      0.76%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2427      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55237                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.348844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.565838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.961220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1579     24.66%     24.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              46      0.72%     25.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            115      1.80%     27.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           642     10.02%     37.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3341     52.17%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           436      6.81%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           109      1.70%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            58      0.91%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            32      0.50%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      0.33%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             3      0.05%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            12      0.19%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5922     92.47%     92.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           423      6.61%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            32      0.50%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5470848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  232512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6664960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5703360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6728192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       737.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       898.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    906.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7420436000                       # Total gap between requests
system.mem_ctrls.avgGap                      38201.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4020736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1450112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6664960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 541846328.167239785194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195421401.114435881376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 898189809.871010303497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2115436000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    808669750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187243018500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31877.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35539.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1781095.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219719220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116753175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           327975900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285622740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3020988600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        308230080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4865041635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.627464                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    775170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6404706750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175165620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93076170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283122420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          258489180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3111971430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231612960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4739189700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.667283                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    574581000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6605295750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               197500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131400123                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1497000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              711000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9602640000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       996166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           996166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       996166                       # number of overall hits
system.cpu.icache.overall_hits::total          996166                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66373                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66373                       # number of overall misses
system.cpu.icache.overall_misses::total         66373                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4347437500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4347437500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4347437500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4347437500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1062539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1062539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1062539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1062539                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65500.090398                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65500.090398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65500.090398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65500.090398                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66372                       # number of writebacks
system.cpu.icache.writebacks::total             66372                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66373                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4281064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4281064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4281064500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4281064500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64500.090398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64500.090398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64500.090398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64500.090398                       # average overall mshr miss latency
system.cpu.icache.replacements                  66372                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       996166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          996166                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66373                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4347437500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4347437500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1062539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1062539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65500.090398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65500.090398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4281064500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4281064500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64500.090398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64500.090398                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998423                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1084212                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.335382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2191451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2191451                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       805143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           805143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       805143                       # number of overall hits
system.cpu.dcache.overall_hits::total          805143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33578                       # number of overall misses
system.cpu.dcache.overall_misses::total         33578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2224671500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2224671500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2224671500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2224671500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66253.841801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66253.841801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66253.841801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66253.841801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13669                       # number of writebacks
system.cpu.dcache.writebacks::total             13669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1500404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1500404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1500404500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1500404500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138632500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138632500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026642                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026642                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026642                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026642                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67147.214142                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67147.214142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67147.214142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67147.214142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95018.848526                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95018.848526                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13835                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13835                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       517230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       517230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72583.375497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72583.375497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    877034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    877034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138632500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138632500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73122.769718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73122.769718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189907.534247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189907.534247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1220480500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1220480500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61818.391329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61818.391329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623370000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623370000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60223.166844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60223.166844                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33305000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33305000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060193                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060193                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78549.528302                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78549.528302                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060051                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060051                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77588.652482                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77588.652482                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9679440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              818519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.972532                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1728106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1728106                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3175965232500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 441818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755076                       # Number of bytes of host memory used
host_op_rate                                   441818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.25                       # Real time elapsed on the host
host_tick_rate                              354146182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   779037999                       # Number of instructions simulated
sim_ops                                     779037999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.624450                       # Number of seconds simulated
sim_ticks                                624449917000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.687439                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17451448                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20853127                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2201                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2885584                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21494358                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             821205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1807056                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           985851                       # Number of indirect misses.
system.cpu.branchPred.lookups                30709432                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3689089                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       270636                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   771309216                       # Number of instructions committed
system.cpu.committedOps                     771309216                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.618380                       # CPI: cycles per instruction
system.cpu.discardedOps                       8765191                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                171211939                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    172727056                       # DTB hits
system.cpu.dtb.data_misses                       4319                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122279426                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    122962439                       # DTB read hits
system.cpu.dtb.read_misses                       3662                       # DTB read misses
system.cpu.dtb.write_accesses                48932513                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49764617                       # DTB write hits
system.cpu.dtb.write_misses                       657                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              508556                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          576803670                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         128510990                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         51093464                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       590268409                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617902                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               107754352                       # ITB accesses
system.cpu.itb.fetch_acv                          210                       # ITB acv
system.cpu.itb.fetch_hits                   107727050                       # ITB hits
system.cpu.itb.fetch_misses                     27302                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13581     82.35%     82.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1420      8.61%     91.33% # number of callpals executed
system.cpu.kern.callpal::rti                     1200      7.28%     98.61% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.74% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.26%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16492                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      46318                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4319     27.98%     27.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     640      4.15%     32.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10462     67.78%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15436                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4280     46.45%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      640      6.95%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4280     46.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9215                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             613218514500     98.23%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28151500      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               852258500      0.14%     98.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10183018500      1.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         624281943000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990970                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.409100                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.596981                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1137                      
system.cpu.kern.mode_good::user                  1135                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1257                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1135                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.904535                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.949082                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20004880500      3.20%      3.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         604197989500     96.78%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78970000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1248271701                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48654067      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               545945821     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5174095      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504885      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              121055914     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49715230      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12266      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9043      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               237543      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                771309216                       # Class of committed instruction
system.cpu.quiesceCycles                       628133                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       658003292                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7425                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5386412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10772770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2036271257                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2036271257                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2036271257                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2036271257                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118010.504607                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118010.504607                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118010.504607                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118010.504607                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            44                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1172560363                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1172560363                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1172560363                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1172560363                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67954.816749                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67954.816749                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67954.816749                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67954.816749                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4853485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4853485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124448.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124448.333333                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2903485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2903485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74448.333333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74448.333333                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2031417772                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2031417772                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117995.920771                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117995.920771                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1169656878                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1169656878                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67940.106761                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67940.106761                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5234680                       # Transaction distribution
system.membus.trans_dist::WriteReq               1190                       # Transaction distribution
system.membus.trans_dist::WriteResp              1190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       224355                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4962302                       # Transaction distribution
system.membus.trans_dist::CleanEvict           199701                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134907                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134907                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4962302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        271933                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14880953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14880953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1220407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1223677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16139142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    634793664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    634793664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39292160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39298705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               675194321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5990                       # Total snoops (count)
system.membus.snoopTraffic                     383360                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5387997                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001378                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037097                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5380572     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7425      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5387997                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3412000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31921511371                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2201552500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26201459500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      317206336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26035264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          343241728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    317206336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     317206336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14358720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14358720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4956349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          406801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5363152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       224355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             224355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         507977225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41693118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549670548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    507977225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507977225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22994190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22994190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22994190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        507977225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41693118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            572664738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5147318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4816673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000658236500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       318078                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       318078                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15422565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4833173                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5363152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5179449                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5363152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5179449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 142215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32131                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            851264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            189310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            117802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            521419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            209105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            294030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             98621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           294377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           380715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           250389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           735230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            829924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            183261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            107050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            525956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            275200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            317259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           292051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           353072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           415398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           241006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           729150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55320245000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26104685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153212813750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10595.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29345.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4442022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4187689                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5363152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5179449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5051911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  163703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 306467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 318311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 320077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 318379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 318276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 320756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 318348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 318452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 318747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 319039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 318424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 318301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 318297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 318108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 318231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    159                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1738561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.678080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.842238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.972157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       409819     23.57%     23.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       402348     23.14%     46.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       236729     13.62%     60.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156675      9.01%     69.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110464      6.35%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88309      5.08%     80.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59727      3.44%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46396      2.67%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       228094     13.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1738561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       318078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.414018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.136281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.163162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2313      0.73%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          25773      8.10%      8.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        285996     89.91%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2805      0.88%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           575      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           236      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           132      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            63      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            43      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            28      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            31      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            27      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            8      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        318078                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       318078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        292977     92.11%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         23678      7.44%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1380      0.43%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        318078                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              334139968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9101760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329428480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               343241728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331484736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       535.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    530.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  624447787000                       # Total gap between requests
system.mem_ctrls.avgGap                      59230.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    308267072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25872768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329428480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493661803.145055115223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41432895.250108584762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 204.980409982183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527549881.954744517803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4956349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       406801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5179449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 138807419500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14405068000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       326250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15171945871000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28005.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35410.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    163125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2929258.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6101729760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3243176640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19244427720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13834023120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49294128000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     223370971860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51686896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       366775353900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.357519                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132181790250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20852000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 471416126750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6311488680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3354662355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18033062460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13034987280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49294128000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     221856955530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52961857920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       364847142225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.269662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 135655363500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20852000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 467942553500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18406                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18406                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1370                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1678000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2080000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89877257                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              697000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969879.518072                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131891.230256                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       218000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    624127917000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    104067238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104067238                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    104067238                       # number of overall hits
system.cpu.icache.overall_hits::total       104067238                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4962301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4962301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4962301                       # number of overall misses
system.cpu.icache.overall_misses::total       4962301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 309430782500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 309430782500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 309430782500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 309430782500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    109029539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    109029539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    109029539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    109029539                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045513                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045513                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045513                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045513                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62356.310611                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62356.310611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62356.310611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62356.310611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4962302                       # number of writebacks
system.cpu.icache.writebacks::total           4962302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4962301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4962301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4962301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4962301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 304468480500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 304468480500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 304468480500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 304468480500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045513                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045513                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045513                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045513                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61356.310409                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61356.310409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61356.310409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61356.310409                       # average overall mshr miss latency
system.cpu.icache.replacements                4962302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    104067238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104067238                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4962301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4962301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 309430782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 309430782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    109029539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    109029539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62356.310611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62356.310611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4962301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4962301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 304468480500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 304468480500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61356.310409                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61356.310409                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           109037285                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4962814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.970859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         223021380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        223021380                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167279316                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167279316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167279316                       # number of overall hits
system.cpu.dcache.overall_hits::total       167279316                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       547440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         547440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       547440                       # number of overall misses
system.cpu.dcache.overall_misses::total        547440                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36619828500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36619828500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36619828500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36619828500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167826756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167826756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167826756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167826756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66892.862231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66892.862231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66892.862231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66892.862231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       207139                       # number of writebacks
system.cpu.dcache.writebacks::total            207139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       405188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       405188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1635                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1635                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27230824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27230824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27230824500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27230824500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67205.407120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67205.407120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67205.407120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67205.407120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53605.198777                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53605.198777                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 406801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    117814491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117814491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       305111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        305111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21136311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21136311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    118119602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118119602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69274.169073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69274.169073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       270277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       270277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18536128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18536128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68581.965909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68581.965909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49464825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49464825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15483517500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15483517500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49707154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49707154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63894.612283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63894.612283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1190                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1190                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8694696500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8694696500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64447.646967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64447.646967                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1618                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1618                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    124199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    124199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.133653                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.133653                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76760.815822                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76760.815822                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1617                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1617                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    122520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    122520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.133570                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.133570                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75769.944341                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75769.944341                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12083                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12083                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12083                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12083                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 624449917000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           167760037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            407825                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            411.352999                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          760                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         336108691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        336108691                       # Number of data accesses

---------- End Simulation Statistics   ----------
