<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>PMXEVTYPER_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMXEVTYPER_EL0, Performance Monitors Selected Event Type Register</h1><p>The PMXEVTYPER_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>When <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL selects an event counter, this accesses a <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a> register. When <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL selects the cycle counter, this accesses <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>.</p>
      <h2>Configuration</h2><p>AArch64 System register PMXEVTYPER_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmxevtyper.html">PMXEVTYPER[31:0]</a>.</p><p>This register is present only when FEAT_PMUv3 is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to PMXEVTYPER_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>PMXEVTYPER_EL0 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">EVTYPERn</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">EVTYPERn</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">EVTYPERn, bits [63:0]</h4><div class="field"><p>When <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == 31, this register accesses <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>.</p>
<p>Otherwise, this register accesses <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a> where n is the value in <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing PMXEVTYPER_EL0</h2>
        <p>If <span class="xref">FEAT_FGT</span> is implemented, and <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL is not 31 and is greater than or equal to the number of accessible event counters, then the behavior of permitted reads and writes of <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> is as follows:</p>

      
        <ul>
<li>If <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL is greater than or equal to the Effective value of <a href="pmu.pmccr.html">PMCCR</a>.EPMN, the access is <span class="arm-defined-word">UNDEFINED</span>.
</li><li>Otherwise, the access is trapped to EL2.
</li></ul>

      
        <p>If <span class="xref">FEAT_FGT</span> is not implemented, and <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL is not 31 and is greater than or equal to the number of accessible event counters, then reads and writes of PMXEVTYPER_EL0 are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and the following behaviors are permitted:</p>

      
        <ul>
<li>Accesses to the register are <span class="arm-defined-word">UNDEFINED</span>.
</li><li>Accesses to the register behave as RAZ/WI.
</li><li>Accesses to the register execute as a <span class="instruction">NOP</span>.
</li><li>Accesses to the register behave as if <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL has an <span class="arm-defined-word">UNKNOWN</span> value less than the number of event counters accessible at the current Exception level and Security state.
</li><li>Accesses to the register behave as if <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL is 31.
</li><li>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> is less than the number of implemented event counters, accesses from EL1 or permitted accesses from EL0 are trapped to EL2.
</li></ul>

      
        <p>Permitted reads and writes of PMXEVTYPER_EL0 are RAZ/WI if all of the following are true:</p>

      
        <ul>
<li>FEAT_PMUv3p9 is implemented.
</li><li>PSTATE.EL == EL0.
</li><li><a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.UEN == 1.
</li><li>Any of the following are true:<ul>
<li><a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL != 31 and <a href="AArch64-pmuacr_el1.html">PMUACR_EL1</a>.P&lt;UInt(<a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL)&gt; == 0.
</li><li><a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == 31 and <a href="AArch64-pmuacr_el1.html">PMUACR_EL1</a>.C == 0.
</li></ul>

</li></ul>

      
        <p>Permitted writes of PMXEVTYPER_EL0 are ignored if all of the following are true:</p>

      
        <ul>
<li>FEAT_PMUv3p9 is implemented.
</li><li>PSTATE.EL == EL0.
</li><li><a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.UEN == 1.
</li><li>Any of the following are true:<ul>
<li><a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL != 31 and <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.ER == 1.
</li><li><a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == 31 and <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.CR == 1.
</li></ul>

</li></ul>

      
        <div class="note"><span class="note-header">Note</span><p>In EL0, an access is permitted if it is enabled by <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.{UEN,EN}.</p><p>If EL2 is implemented and enabled in the current Security state, in EL1 and EL0, <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN identifies the number of accessible event counters.</p><p>Otherwise, the number of accessible event counters is determined by the Effective value of <a href="pmu.pmccr.html">PMCCR</a>.EPMN. For more information, see <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN and <a href="pmu.pmccr.html">PMCCR</a>.EPMN.</p></div>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, PMXEVTYPER_EL0</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1101</td><td>0b001</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_PMUv3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; UInt(PMSELR_EL0().SEL) &gt;= GetNumEventCountersSelfHosted() then
    if IsFeatureImplemented(FEAT_FGT) then
        Undefined();
    else
        ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
    end;
elsif PSTATE.EL == EL0 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MDCR_EL3().TPM == '1' then
        Undefined();
    elsif PMUSERENR_EL0().EN == '0' &amp;&amp; (!IsFeatureImplemented(FEAT_PMUv3p9) || PMUSERENR_EL0().UEN == '0') then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') &amp;&amp; HDFGRTR_EL2().PMEVTYPERn_EL0 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2().TPM == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; UInt(PMSELR_EL0().SEL) &gt;= GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT_FGT) then
            ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3().TPM == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif IsFeatureImplemented(FEAT_PMUv3p9) &amp;&amp; PMUSERENR_EL0().UEN == '1' &amp;&amp; ((UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; PMUACR_EL1()[UInt(PMSELR_EL0().SEL)] == '0') || (UInt(PMSELR_EL0().SEL) == 31 &amp;&amp; PMUACR_EL1().C == '0')) then
        X{64}(t) = Zeros{64};
    elsif UInt(PMSELR_EL0().SEL) == 31 then
        X{64}(t) = PMCCFILTR_EL0();
    else
        X{64}(t) = PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL));
    end;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MDCR_EL3().TPM == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') &amp;&amp; HDFGRTR_EL2().PMEVTYPERn_EL0 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2().TPM == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; UInt(PMSELR_EL0().SEL) &gt;= GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT_FGT) then
            ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3().TPM == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif UInt(PMSELR_EL0().SEL) == 31 then
        X{64}(t) = PMCCFILTR_EL0();
    else
        X{64}(t) = PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL));
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MDCR_EL3().TPM == '1' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3().TPM == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif UInt(PMSELR_EL0().SEL) == 31 then
        X{64}(t) = PMCCFILTR_EL0();
    else
        X{64}(t) = PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL));
    end;
elsif PSTATE.EL == EL3 then
    if UInt(PMSELR_EL0().SEL) == 31 then
        X{64}(t) = PMCCFILTR_EL0();
    else
        X{64}(t) = PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL));
    end;
end;
                </p><div><h4 class="assembler">MSR PMXEVTYPER_EL0, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1101</td><td>0b001</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_PMUv3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; UInt(PMSELR_EL0().SEL) &gt;= GetNumEventCountersSelfHosted() then
    if IsFeatureImplemented(FEAT_FGT) then
        Undefined();
    else
        ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
    end;
elsif PSTATE.EL == EL0 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MDCR_EL3().TPM == '1' then
        Undefined();
    elsif PMUSERENR_EL0().EN == '0' &amp;&amp; (!IsFeatureImplemented(FEAT_PMUv3p9) || PMUSERENR_EL0().UEN == '0') then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') &amp;&amp; HDFGWTR_EL2().PMEVTYPERn_EL0 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2().TPM == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; UInt(PMSELR_EL0().SEL) &gt;= GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT_FGT) then
            ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3().TPM == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif IsFeatureImplemented(FEAT_PMUv3p9) &amp;&amp; PMUSERENR_EL0().UEN == '1' &amp;&amp; ((UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; (PMUACR_EL1()[UInt(PMSELR_EL0().SEL)] == '0' || PMUSERENR_EL0().ER == '1')) || (UInt(PMSELR_EL0().SEL) == 31 &amp;&amp; (PMUACR_EL1().C == '0' || PMUSERENR_EL0().CR == '1'))) then
        return;
    elsif UInt(PMSELR_EL0().SEL) == 31 then
        PMCCFILTR_EL0() = X{64}(t);
    else
        PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL)) = X{64}(t);
    end;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MDCR_EL3().TPM == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') &amp;&amp; HDFGWTR_EL2().PMEVTYPERn_EL0 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2().TPM == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; UInt(PMSELR_EL0().SEL) != 31 &amp;&amp; UInt(PMSELR_EL0().SEL) &gt;= GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT_FGT) then
            ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3().TPM == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif UInt(PMSELR_EL0().SEL) == 31 then
        PMCCFILTR_EL0() = X{64}(t);
    else
        PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL)) = X{64}(t);
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MDCR_EL3().TPM == '1' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3().TPM == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif UInt(PMSELR_EL0().SEL) == 31 then
        PMCCFILTR_EL0() = X{64}(t);
    else
        PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL)) = X{64}(t);
    end;
elsif PSTATE.EL == EL3 then
    if UInt(PMSELR_EL0().SEL) == 31 then
        PMCCFILTR_EL0() = X{64}(t);
    else
        PMEVTYPER_EL0(UInt(PMSELR_EL0().SEL)) = X{64}(t);
    end;
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
