\m4_TLV_version 1d: tl-x.org
\SV
   // This code can be found in: https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core/risc-v_shell.tlv
   
   m4_include_lib(['https://raw.githubusercontent.com/stevehoover/LF-Building-a-RISC-V-CPU-Core/main/lib/risc-v_shell_lib.tlv'])



   //---------------------------------------------------------------------------------
	m4_test_prog()
   //---------------------------------------------------------------------------------
\SV
   m4_makerchip_module   // (Expanded in Nav-TLV pane.)
   /* verilator lint_on WIDTH */
\TLV
   
   $reset = *reset;
   
   
   // Program Counter (PC) Logic:
   // 1. Calculate Next PC: Increment current PC by 4 (since instructions are 4 bytes long).
   // 2. PC Register: On reset, start at address 0. Otherwise, take the next_pc value from the previous cycle.
   $pc[31:0] = >>1$next_pc;
   $next_pc[31:0] = $reset ? 0:
                    $taken_br ? $br_tgt_pc[31:0]:
                    $pc[31:0] + 3'b100;

   // Instruction Memory (IMem):
   `READONLY_MEM($pc[31:0], $$instr[31:0])

   //Decode Logic:Instruction Type
   //U-type
   $is_u_instr = $instr[6:2] ==? 5'b0x101;
   //I-type
   $is_i_instr = $instr[6:2] ==? 5'b0000x ||
                 $instr[6:2] ==? 5'b001x0 ||
                 $instr[6:2] == 5'b11001;
   //S-type
   $is_s_instr = $instr[6:2] ==? 5'b0100x;
   //B-type
   $is_b_instr = $instr[6:2] == 5'b11000;
   //R-type
   $is_r_instr = $instr[6:2] ==? 5'b011x0 ||
                 $instr[6:2] ==  5'b01011 ||
                 $instr[6:2] ==  5'b10100;
   //J-type
   $is_j_instr = $instr[6:2] == 5'b11011;
  
   
   //Decode Logic:Instruction Fields
   $funct3[2:0] = $instr[14:12];
   $rs1[4:0] = $instr[19:15];
   $rs2[4:0] = $instr[24:20];
   $rd[4:0] = $instr[11:7];
   $opcode[6:0] = $instr[6:0];
   
   $funct3_valid = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
   $rs1_valid = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
   $rs2_valid = $is_r_instr || $is_s_instr || $is_b_instr;
   //$rd == 0 ? 0 this line is for avoid to change x0 register 
   $rd_valid = $rd == 0 ? 0:
               $is_r_instr || $is_i_instr || $is_u_instr || $is_j_instr;
   $imm_valid = $is_i_instr || $is_s_instr || $is_b_instr || $is_u_instr || $is_j_instr;
   
   $imm[31:0] = $is_i_instr ? {{21{$instr[31]}}, $instr[30:20]}:
                $is_s_instr ? {{21{$instr[31]}}, $instr[30:25], $instr[11:7]}:
                $is_b_instr ? {{20{$instr[31]}}, $instr[7], $instr[30:25], $instr[11:8], 1'b0}:
                $is_u_instr ? {{1{$instr[31]}}, $instr[30:20], $instr[19:12], 12'b0}:
                $is_j_instr ? {{11{$instr[31]}}, $instr[19:12], $instr[20], $instr[30:25], $instr[24:21], 1'b0}:
                32'b0;
                
   //Decode Logic: Instruction
   $dec_bits[10:0] = {$instr[30],$funct3,$opcode};
   
   //B-Type Instruction
   $is_beq = $dec_bits ==? 11'bx_000_1100011;
   $is_bne = $dec_bits ==? 11'bx_001_1100011;
   $is_blt = $dec_bits ==? 11'bx_100_1100011;
   $is_bge = $dec_bits ==? 11'bx_101_1100011;
   $is_bltu = $dec_bits ==? 11'bx_110_1100011;
   $is_bgeu = $dec_bits ==? 11'bx_111_1100011;
   
   //ADDI Instruction
   $is_addi = $dec_bits ==? 11'bx_000_0010011;
   
   //ADD Instruciton
   $is_add = $dec_bits ==? 11'b0_000_0110011;
   
   //ALU(Arithmetic Logic Unit)
   $result[31:0] = 
                    $is_addi ? $src1_value + $imm :
                    $is_add ? $src1_value + $src2_value:
                    32'b0;
   
   //Branch Logic
   $taken_br = $is_beq ? ($src1_value == $src2_value):
               $is_bne ? ($src1_value != $src2_value):
               $is_blt ? (($src1_value < $src2_value) ^ ($src1_value[31] != $src2_value[31])):
               $is_bge ? (($src1_value >= $src2_value) ^ ($src1_value[31] != $src2_value[31])):
               $is_bltu ? ($src1_value < $src2_value):
               $is_bgeu ? ($src1_value >= $src2_value):
               1'b0;
               
   $br_tgt_pc[31:0] = $pc + $imm;
   
   
   // Assert these to end simulation (before Makerchip cycle limit).
   //*passed = 1'b0;
   m4+tb()
   *failed = *cyc_cnt > M4_MAX_CYC;
   
   m4+rf(32, 32, $reset, $rd_valid, $rd, $result[31:0], $rs1_valid, $rs1[4:0], $src1_value, $rs2_valid, $rs2[4:0], $src2_value)
   //m4+dmem(32, 32, $reset, $addr[4:0], $wr_en, $wr_data[31:0], $rd_en, $rd_data)
   m4+cpu_viz()
\SV
   endmodule