parent	,	V_6
pll_recalc	,	F_1
clk_register	,	F_18
mult	,	V_2
twd_recalc	,	F_7
enable_reg	,	V_5
extal2_div2_clk	,	V_28
sh73a0_clock_init	,	F_16
sh_clk_div6_reparent_register	,	F_20
enable_bit	,	V_4
div6_clks	,	V_33
multi	,	V_14
dsiphy_enable	,	F_14
FRQCRB	,	V_9
u32	,	T_1
main_clk	,	V_24
dsiphy_recalc	,	F_9
div4_kick	,	F_6
ret	,	V_19
ARRAY_SIZE	,	F_17
mapping	,	V_12
clk	,	V_1
SD0CKCR	,	V_20
MSTP_NR	,	V_36
EIO	,	V_15
shmobile_clk_init	,	F_23
mstp_clks	,	V_35
extal1_div2_clk	,	V_26
DIV4_NR	,	V_31
div4_table	,	V_32
panic	,	F_24
clk_get_rate	,	F_8
ETIMEDOUT	,	V_10
sh73a0_extal1_clk	,	V_25
sh_clk_div4_register	,	F_19
clkdev_add_table	,	F_22
pr_err	,	F_10
idx	,	V_16
sh_clk_mstp_register	,	F_21
CKSCR	,	V_23
sh73a0_extal2_clk	,	V_27
late_main_clks	,	V_37
frqcr_kick	,	F_3
DIV6_NR	,	V_34
rate	,	V_7
__raw_writel	,	F_4
main_clks	,	V_29
SD2CKCR	,	V_22
div4_clks	,	V_30
SD1CKCR	,	V_21
clk_rate_mult_range_round	,	F_12
__raw_readl	,	F_2
value	,	V_11
"DSIPHY has wrong value (%d)"	,	L_1
lookups	,	V_38
dsiphy_set_rate	,	F_15
"failed to setup sh73a0 clocks\n"	,	L_2
i	,	V_8
k	,	V_18
dsiphy_round_rate	,	F_11
EINVAL	,	V_17
PLLECR	,	V_3
dsiphy_disable	,	F_13
__init	,	T_2
cpu_relax	,	F_5
base	,	V_13
