// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTesterWrapper__Syms.h"


//======================

void VTesterWrapper::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VTesterWrapper::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    VTesterWrapper__Syms* __restrict vlSymsp = static_cast<VTesterWrapper__Syms*>(userp);
    if (!vlSymsp->_vm_contextp__->calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VTesterWrapper::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VTesterWrapper::traceInitTop(void* userp, VerilatedVcd* tracep) {
    VTesterWrapper__Syms* __restrict vlSymsp = static_cast<VTesterWrapper__Syms*>(userp);
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
    }
}

void VTesterWrapper::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    VTesterWrapper__Syms* __restrict vlSymsp = static_cast<VTesterWrapper__Syms*>(userp);
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6874,"clk", false,-1);
        tracep->declBit(c+6875,"reset", false,-1);
        tracep->declBit(c+6876,"io_regFileIF_cmd_valid", false,-1);
        tracep->declBus(c+6877,"io_regFileIF_cmd_bits_regID", false,-1, 5,0);
        tracep->declBit(c+6878,"io_regFileIF_cmd_bits_read", false,-1);
        tracep->declBit(c+6879,"io_regFileIF_cmd_bits_write", false,-1);
        tracep->declBus(c+6880,"io_regFileIF_cmd_bits_writeData", false,-1, 31,0);
        tracep->declBit(c+6881,"io_regFileIF_readData_valid", false,-1);
        tracep->declBus(c+6882,"io_regFileIF_readData_bits", false,-1, 31,0);
        tracep->declBus(c+6883,"io_regFileIF_regCount", false,-1, 5,0);
        tracep->declQuad(c+6884,"io_memAddr", false,-1, 47,0);
        tracep->declBit(c+6886,"io_memWriteEn", false,-1);
        tracep->declQuad(c+6887,"io_memWriteData", false,-1, 63,0);
        tracep->declQuad(c+6889,"io_memReadData", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper reset", false,-1);
        tracep->declBit(c+6876,"VerilatedTesterWrapper io_regFileIF_cmd_valid", false,-1);
        tracep->declBus(c+6877,"VerilatedTesterWrapper io_regFileIF_cmd_bits_regID", false,-1, 5,0);
        tracep->declBit(c+6878,"VerilatedTesterWrapper io_regFileIF_cmd_bits_read", false,-1);
        tracep->declBit(c+6879,"VerilatedTesterWrapper io_regFileIF_cmd_bits_write", false,-1);
        tracep->declBus(c+6880,"VerilatedTesterWrapper io_regFileIF_cmd_bits_writeData", false,-1, 31,0);
        tracep->declBit(c+6881,"VerilatedTesterWrapper io_regFileIF_readData_valid", false,-1);
        tracep->declBus(c+6882,"VerilatedTesterWrapper io_regFileIF_readData_bits", false,-1, 31,0);
        tracep->declBus(c+6883,"VerilatedTesterWrapper io_regFileIF_regCount", false,-1, 5,0);
        tracep->declQuad(c+6884,"VerilatedTesterWrapper io_memAddr", false,-1, 47,0);
        tracep->declBit(c+6886,"VerilatedTesterWrapper io_memWriteEn", false,-1);
        tracep->declQuad(c+6887,"VerilatedTesterWrapper io_memWriteData", false,-1, 63,0);
        tracep->declQuad(c+6889,"VerilatedTesterWrapper io_memReadData", false,-1, 63,0);
        tracep->declBit(c+6891,"VerilatedTesterWrapper T95", false,-1);
        tracep->declBit(c+78,"VerilatedTesterWrapper regWrapperReset", false,-1);
        tracep->declBit(c+6892,"VerilatedTesterWrapper T96", false,-1);
        tracep->declBit(c+6893,"VerilatedTesterWrapper T97", false,-1);
        tracep->declBit(c+6894,"VerilatedTesterWrapper T98", false,-1);
        tracep->declBit(c+6895,"VerilatedTesterWrapper T99", false,-1);
        tracep->declBit(c+6896,"VerilatedTesterWrapper T100", false,-1);
        tracep->declBit(c+6897,"VerilatedTesterWrapper T101", false,-1);
        tracep->declBit(c+79,"VerilatedTesterWrapper T0", false,-1);
        tracep->declBit(c+80,"VerilatedTesterWrapper R1", false,-1);
        tracep->declBit(c+6898,"VerilatedTesterWrapper T102", false,-1);
        tracep->declBit(c+81,"VerilatedTesterWrapper T2", false,-1);
        tracep->declBit(c+82,"VerilatedTesterWrapper T3", false,-1);
        tracep->declBit(c+83,"VerilatedTesterWrapper T4", false,-1);
        tracep->declBit(c+84,"VerilatedTesterWrapper T5", false,-1);
        tracep->declBit(c+85,"VerilatedTesterWrapper T6", false,-1);
        tracep->declBus(c+86,"VerilatedTesterWrapper R7", false,-1, 7,0);
        tracep->declBus(c+7056,"VerilatedTesterWrapper T8", false,-1, 7,0);
        tracep->declBus(c+6899,"VerilatedTesterWrapper T103", false,-1, 7,0);
        tracep->declBus(c+87,"VerilatedTesterWrapper T9", false,-1, 7,0);
        tracep->declBus(c+88,"VerilatedTesterWrapper T10", false,-1, 7,0);
        tracep->declBus(c+89,"VerilatedTesterWrapper T11", false,-1, 7,0);
        tracep->declBit(c+90,"VerilatedTesterWrapper T12", false,-1);
        tracep->declBit(c+91,"VerilatedTesterWrapper T13", false,-1);
        tracep->declBit(c+92,"VerilatedTesterWrapper T14", false,-1);
        tracep->declBit(c+93,"VerilatedTesterWrapper T15", false,-1);
        tracep->declBit(c+80,"VerilatedTesterWrapper T16", false,-1);
        tracep->declBus(c+94,"VerilatedTesterWrapper R17", false,-1, 31,0);
        tracep->declBus(c+7057,"VerilatedTesterWrapper T18", false,-1, 31,0);
        tracep->declBus(c+6900,"VerilatedTesterWrapper T104", false,-1, 31,0);
        tracep->declBus(c+95,"VerilatedTesterWrapper T19", false,-1, 31,0);
        tracep->declBit(c+96,"VerilatedTesterWrapper T20", false,-1);
        tracep->declBit(c+97,"VerilatedTesterWrapper T21", false,-1);
        tracep->declBit(c+98,"VerilatedTesterWrapper T22", false,-1);
        tracep->declBit(c+99,"VerilatedTesterWrapper T23", false,-1);
        tracep->declBit(c+100,"VerilatedTesterWrapper T24", false,-1);
        tracep->declBit(c+101,"VerilatedTesterWrapper R25", false,-1);
        tracep->declBit(c+6901,"VerilatedTesterWrapper T105", false,-1);
        tracep->declBit(c+102,"VerilatedTesterWrapper T26", false,-1);
        tracep->declBit(c+103,"VerilatedTesterWrapper T27", false,-1);
        tracep->declBit(c+104,"VerilatedTesterWrapper T28", false,-1);
        tracep->declBit(c+105,"VerilatedTesterWrapper T29", false,-1);
        tracep->declBit(c+106,"VerilatedTesterWrapper T30", false,-1);
        tracep->declBit(c+107,"VerilatedTesterWrapper T31", false,-1);
        tracep->declBit(c+108,"VerilatedTesterWrapper T32", false,-1);
        tracep->declBus(c+109,"VerilatedTesterWrapper R33", false,-1, 7,0);
        tracep->declBus(c+7056,"VerilatedTesterWrapper T34", false,-1, 7,0);
        tracep->declBus(c+6902,"VerilatedTesterWrapper T106", false,-1, 7,0);
        tracep->declBus(c+110,"VerilatedTesterWrapper T35", false,-1, 7,0);
        tracep->declBus(c+111,"VerilatedTesterWrapper T36", false,-1, 7,0);
        tracep->declBus(c+112,"VerilatedTesterWrapper T37", false,-1, 7,0);
        tracep->declBus(c+113,"VerilatedTesterWrapper T38", false,-1, 7,0);
        tracep->declBit(c+114,"VerilatedTesterWrapper T39", false,-1);
        tracep->declBus(c+115,"VerilatedTesterWrapper T40", false,-1, 7,0);
        tracep->declBit(c+116,"VerilatedTesterWrapper T41", false,-1);
        tracep->declBit(c+117,"VerilatedTesterWrapper T42", false,-1);
        tracep->declBit(c+118,"VerilatedTesterWrapper T43", false,-1);
        tracep->declBit(c+119,"VerilatedTesterWrapper T44", false,-1);
        tracep->declBit(c+101,"VerilatedTesterWrapper T45", false,-1);
        tracep->declBit(c+120,"VerilatedTesterWrapper T46", false,-1);
        tracep->declBit(c+121,"VerilatedTesterWrapper T47", false,-1);
        tracep->declBus(c+122,"VerilatedTesterWrapper T107", false,-1, 31,0);
        tracep->declBus(c+123,"VerilatedTesterWrapper T108", false,-1, 31,0);
        tracep->declBus(c+124,"VerilatedTesterWrapper T109", false,-1, 31,0);
        tracep->declBus(c+125,"VerilatedTesterWrapper T110", false,-1, 31,0);
        tracep->declBit(c+126,"VerilatedTesterWrapper T48", false,-1);
        tracep->declBit(c+127,"VerilatedTesterWrapper T49", false,-1);
        tracep->declBus(c+128,"VerilatedTesterWrapper T111", false,-1, 3,0);
        tracep->declBit(c+129,"VerilatedTesterWrapper T50", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper T51", false,-1);
        tracep->declBit(c+131,"VerilatedTesterWrapper T52", false,-1);
        tracep->declBit(c+132,"VerilatedTesterWrapper T53", false,-1);
        tracep->declBus(c+133,"VerilatedTesterWrapper T112", false,-1, 1,0);
        tracep->declBus(c+134,"VerilatedTesterWrapper T113", false,-1, 1,0);
        tracep->declBus(c+135,"VerilatedTesterWrapper T114", false,-1, 1,0);
        tracep->declBit(c+136,"VerilatedTesterWrapper T54", false,-1);
        tracep->declArray(c+137,"VerilatedTesterWrapper T115", false,-1, 207,0);
        tracep->declArray(c+144,"VerilatedTesterWrapper T55", false,-1, 223,0);
        tracep->declArray(c+151,"VerilatedTesterWrapper T56", false,-1, 191,0);
        tracep->declArray(c+157,"VerilatedTesterWrapper T57", false,-1, 159,0);
        tracep->declArray(c+162,"VerilatedTesterWrapper T58", false,-1, 127,0);
        tracep->declArray(c+166,"VerilatedTesterWrapper T59", false,-1, 95,0);
        tracep->declQuad(c+169,"VerilatedTesterWrapper T60", false,-1, 63,0);
        tracep->declBit(c+171,"VerilatedTesterWrapper T61", false,-1);
        tracep->declArray(c+172,"VerilatedTesterWrapper T62", false,-1, 127,0);
        tracep->declArray(c+176,"VerilatedTesterWrapper T63", false,-1, 95,0);
        tracep->declQuad(c+179,"VerilatedTesterWrapper T64", false,-1, 63,0);
        tracep->declBit(c+181,"VerilatedTesterWrapper T65", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper T66", false,-1);
        tracep->declBit(c+183,"VerilatedTesterWrapper T67", false,-1);
        tracep->declBit(c+184,"VerilatedTesterWrapper T68", false,-1);
        tracep->declBit(c+185,"VerilatedTesterWrapper T69", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper T70", false,-1);
        tracep->declBit(c+121,"VerilatedTesterWrapper T71", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper T72", false,-1, 63,0);
        tracep->declQuad(c+7058,"VerilatedTesterWrapper T73", false,-1, 63,0);
        tracep->declBus(c+189,"VerilatedTesterWrapper T116", false,-1, 25,0);
        tracep->declQuad(c+190,"VerilatedTesterWrapper T74", false,-1, 44,0);
        tracep->declQuad(c+192,"VerilatedTesterWrapper R75", false,-1, 47,0);
        tracep->declQuad(c+7060,"VerilatedTesterWrapper T76", false,-1, 47,0);
        tracep->declQuad(c+6903,"VerilatedTesterWrapper T117", false,-1, 47,0);
        tracep->declQuad(c+194,"VerilatedTesterWrapper T77", false,-1, 47,0);
        tracep->declQuad(c+196,"VerilatedTesterWrapper T78", false,-1, 47,0);
        tracep->declQuad(c+198,"VerilatedTesterWrapper T79", false,-1, 47,0);
        tracep->declQuad(c+7062,"VerilatedTesterWrapper T80", false,-1, 63,0);
        tracep->declBus(c+6905,"VerilatedTesterWrapper T118", false,-1, 25,0);
        tracep->declQuad(c+6906,"VerilatedTesterWrapper memWord", false,-1, 44,0);
        tracep->declBus(c+200,"VerilatedTesterWrapper T119", false,-1, 25,0);
        tracep->declQuad(c+201,"VerilatedTesterWrapper T81", false,-1, 44,0);
        tracep->declQuad(c+203,"VerilatedTesterWrapper R82", false,-1, 47,0);
        tracep->declQuad(c+7060,"VerilatedTesterWrapper T83", false,-1, 47,0);
        tracep->declQuad(c+6908,"VerilatedTesterWrapper T120", false,-1, 47,0);
        tracep->declQuad(c+205,"VerilatedTesterWrapper T84", false,-1, 47,0);
        tracep->declQuad(c+207,"VerilatedTesterWrapper T85", false,-1, 47,0);
        tracep->declQuad(c+209,"VerilatedTesterWrapper T86", false,-1, 47,0);
        tracep->declQuad(c+211,"VerilatedTesterWrapper T87", false,-1, 47,0);
        tracep->declQuad(c+213,"VerilatedTesterWrapper T88", false,-1, 47,0);
        tracep->declBus(c+215,"VerilatedTesterWrapper R89", false,-1, 31,0);
        tracep->declBus(c+7057,"VerilatedTesterWrapper T90", false,-1, 31,0);
        tracep->declBus(c+6910,"VerilatedTesterWrapper T121", false,-1, 31,0);
        tracep->declBus(c+216,"VerilatedTesterWrapper T91", false,-1, 31,0);
        tracep->declBus(c+217,"VerilatedTesterWrapper T92", false,-1, 31,0);
        tracep->declBus(c+218,"VerilatedTesterWrapper T93", false,-1, 31,0);
        tracep->declQuad(c+6911,"VerilatedTesterWrapper T94", false,-1, 63,0);
        tracep->declBus(c+6905,"VerilatedTesterWrapper T122", false,-1, 25,0);
        tracep->declBit(c+219,"VerilatedTesterWrapper RegFile_io_extIF_readData_valid", false,-1);
        tracep->declBus(c+220,"VerilatedTesterWrapper RegFile_io_extIF_readData_bits", false,-1, 31,0);
        tracep->declBus(c+7064,"VerilatedTesterWrapper RegFile_io_extIF_regCount", false,-1, 5,0);
        tracep->declBus(c+221,"VerilatedTesterWrapper RegFile_io_regOut_54", false,-1, 31,0);
        tracep->declBus(c+222,"VerilatedTesterWrapper RegFile_io_regOut_53", false,-1, 31,0);
        tracep->declBus(c+223,"VerilatedTesterWrapper RegFile_io_regOut_51", false,-1, 31,0);
        tracep->declBus(c+224,"VerilatedTesterWrapper RegFile_io_regOut_49", false,-1, 31,0);
        tracep->declBus(c+225,"VerilatedTesterWrapper RegFile_io_regOut_47", false,-1, 31,0);
        tracep->declBus(c+226,"VerilatedTesterWrapper RegFile_io_regOut_45", false,-1, 31,0);
        tracep->declBus(c+227,"VerilatedTesterWrapper RegFile_io_regOut_43", false,-1, 31,0);
        tracep->declBus(c+228,"VerilatedTesterWrapper RegFile_io_regOut_42", false,-1, 31,0);
        tracep->declBus(c+229,"VerilatedTesterWrapper RegFile_io_regOut_41", false,-1, 31,0);
        tracep->declBus(c+230,"VerilatedTesterWrapper RegFile_io_regOut_40", false,-1, 31,0);
        tracep->declBus(c+231,"VerilatedTesterWrapper RegFile_io_regOut_39", false,-1, 31,0);
        tracep->declBus(c+232,"VerilatedTesterWrapper RegFile_io_regOut_27", false,-1, 31,0);
        tracep->declBus(c+233,"VerilatedTesterWrapper RegFile_io_regOut_25", false,-1, 31,0);
        tracep->declBus(c+234,"VerilatedTesterWrapper RegFile_io_regOut_24", false,-1, 31,0);
        tracep->declBus(c+235,"VerilatedTesterWrapper RegFile_io_regOut_23", false,-1, 31,0);
        tracep->declBus(c+236,"VerilatedTesterWrapper RegFile_io_regOut_21", false,-1, 31,0);
        tracep->declBus(c+237,"VerilatedTesterWrapper RegFile_io_regOut_20", false,-1, 31,0);
        tracep->declBus(c+238,"VerilatedTesterWrapper RegFile_io_regOut_19", false,-1, 31,0);
        tracep->declBus(c+239,"VerilatedTesterWrapper RegFile_io_regOut_18", false,-1, 31,0);
        tracep->declBus(c+240,"VerilatedTesterWrapper RegFile_io_regOut_17", false,-1, 31,0);
        tracep->declBus(c+241,"VerilatedTesterWrapper RegFile_io_regOut_16", false,-1, 31,0);
        tracep->declBus(c+242,"VerilatedTesterWrapper RegFile_io_regOut_15", false,-1, 31,0);
        tracep->declBus(c+243,"VerilatedTesterWrapper RegFile_io_regOut_14", false,-1, 31,0);
        tracep->declBus(c+244,"VerilatedTesterWrapper RegFile_io_regOut_12", false,-1, 31,0);
        tracep->declBus(c+245,"VerilatedTesterWrapper RegFile_io_regOut_11", false,-1, 31,0);
        tracep->declBus(c+246,"VerilatedTesterWrapper RegFile_io_regOut_10", false,-1, 31,0);
        tracep->declBus(c+247,"VerilatedTesterWrapper RegFile_io_regOut_9", false,-1, 31,0);
        tracep->declBus(c+248,"VerilatedTesterWrapper RegFile_io_regOut_8", false,-1, 31,0);
        tracep->declBus(c+249,"VerilatedTesterWrapper RegFile_io_regOut_7", false,-1, 31,0);
        tracep->declBus(c+250,"VerilatedTesterWrapper RegFile_io_regOut_6", false,-1, 31,0);
        tracep->declBus(c+251,"VerilatedTesterWrapper RegFile_io_regOut_5", false,-1, 31,0);
        tracep->declBus(c+252,"VerilatedTesterWrapper RegFile_io_regOut_4", false,-1, 31,0);
        tracep->declBus(c+253,"VerilatedTesterWrapper RegFile_io_regOut_2", false,-1, 31,0);
        tracep->declBit(c+254,"VerilatedTesterWrapper Queue_io_enq_ready", false,-1);
        tracep->declBit(c+255,"VerilatedTesterWrapper Queue_io_deq_valid", false,-1);
        tracep->declBus(c+256,"VerilatedTesterWrapper Queue_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+257,"VerilatedTesterWrapper Queue_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+258,"VerilatedTesterWrapper Queue_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+260,"VerilatedTesterWrapper Queue_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+261,"VerilatedTesterWrapper Queue_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+262,"VerilatedTesterWrapper Queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+263,"VerilatedTesterWrapper Queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+264,"VerilatedTesterWrapper Queue_1_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+265,"VerilatedTesterWrapper Queue_1_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+266,"VerilatedTesterWrapper Queue_1_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+268,"VerilatedTesterWrapper Queue_1_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+269,"VerilatedTesterWrapper Queue_1_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+270,"VerilatedTesterWrapper Queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+271,"VerilatedTesterWrapper Queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+272,"VerilatedTesterWrapper Queue_2_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+273,"VerilatedTesterWrapper Queue_2_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+274,"VerilatedTesterWrapper Queue_2_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+276,"VerilatedTesterWrapper Queue_2_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+277,"VerilatedTesterWrapper Queue_2_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+278,"VerilatedTesterWrapper Queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+279,"VerilatedTesterWrapper Queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+280,"VerilatedTesterWrapper Queue_3_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+281,"VerilatedTesterWrapper Queue_3_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+282,"VerilatedTesterWrapper Queue_3_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+284,"VerilatedTesterWrapper Queue_3_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+285,"VerilatedTesterWrapper Queue_3_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+286,"VerilatedTesterWrapper Queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+287,"VerilatedTesterWrapper Queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+288,"VerilatedTesterWrapper Queue_4_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+289,"VerilatedTesterWrapper Queue_4_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+290,"VerilatedTesterWrapper Queue_4_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+292,"VerilatedTesterWrapper Queue_4_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+293,"VerilatedTesterWrapper Queue_4_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+294,"VerilatedTesterWrapper Queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+295,"VerilatedTesterWrapper Queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+296,"VerilatedTesterWrapper Queue_5_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+297,"VerilatedTesterWrapper Queue_5_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+298,"VerilatedTesterWrapper Queue_5_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+300,"VerilatedTesterWrapper Queue_5_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+301,"VerilatedTesterWrapper Queue_5_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+302,"VerilatedTesterWrapper Queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+303,"VerilatedTesterWrapper Queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+304,"VerilatedTesterWrapper Queue_6_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+305,"VerilatedTesterWrapper Queue_6_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+306,"VerilatedTesterWrapper Queue_6_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+308,"VerilatedTesterWrapper Queue_6_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+309,"VerilatedTesterWrapper Queue_6_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+310,"VerilatedTesterWrapper Queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+311,"VerilatedTesterWrapper Queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+312,"VerilatedTesterWrapper Queue_7_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+313,"VerilatedTesterWrapper Queue_7_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+314,"VerilatedTesterWrapper Queue_7_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+316,"VerilatedTesterWrapper Queue_7_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+317,"VerilatedTesterWrapper Queue_7_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+318,"VerilatedTesterWrapper Queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+319,"VerilatedTesterWrapper Queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+320,"VerilatedTesterWrapper Queue_8_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+321,"VerilatedTesterWrapper Queue_8_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+322,"VerilatedTesterWrapper Queue_8_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+324,"VerilatedTesterWrapper Queue_8_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+325,"VerilatedTesterWrapper Queue_8_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+326,"VerilatedTesterWrapper Queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+327,"VerilatedTesterWrapper Queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+328,"VerilatedTesterWrapper Queue_9_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+329,"VerilatedTesterWrapper Queue_9_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+330,"VerilatedTesterWrapper Queue_9_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+332,"VerilatedTesterWrapper Queue_9_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+333,"VerilatedTesterWrapper Queue_9_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+334,"VerilatedTesterWrapper Queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+335,"VerilatedTesterWrapper Queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+336,"VerilatedTesterWrapper Queue_10_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+337,"VerilatedTesterWrapper Queue_10_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+338,"VerilatedTesterWrapper Queue_10_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+340,"VerilatedTesterWrapper Queue_10_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+341,"VerilatedTesterWrapper Queue_10_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+342,"VerilatedTesterWrapper Queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+343,"VerilatedTesterWrapper Queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+344,"VerilatedTesterWrapper Queue_11_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+345,"VerilatedTesterWrapper Queue_11_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+346,"VerilatedTesterWrapper Queue_11_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+348,"VerilatedTesterWrapper Queue_11_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+349,"VerilatedTesterWrapper Queue_11_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+350,"VerilatedTesterWrapper Queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+351,"VerilatedTesterWrapper Queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+352,"VerilatedTesterWrapper Queue_12_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+353,"VerilatedTesterWrapper Queue_12_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+354,"VerilatedTesterWrapper Queue_12_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+356,"VerilatedTesterWrapper Queue_12_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+357,"VerilatedTesterWrapper Queue_12_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+358,"VerilatedTesterWrapper Queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+359,"VerilatedTesterWrapper Queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+360,"VerilatedTesterWrapper Queue_13_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+361,"VerilatedTesterWrapper Queue_13_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+362,"VerilatedTesterWrapper Queue_13_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+364,"VerilatedTesterWrapper Queue_13_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+365,"VerilatedTesterWrapper Queue_13_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+366,"VerilatedTesterWrapper Queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+367,"VerilatedTesterWrapper Queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+368,"VerilatedTesterWrapper Queue_14_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+369,"VerilatedTesterWrapper Queue_14_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+371,"VerilatedTesterWrapper Queue_14_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+372,"VerilatedTesterWrapper Queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+373,"VerilatedTesterWrapper Queue_15_io_deq_valid", false,-1);
        tracep->declQuad(c+374,"VerilatedTesterWrapper Queue_15_io_deq_bits", false,-1, 63,0);
        tracep->declBit(c+376,"VerilatedTesterWrapper Queue_16_io_enq_ready", false,-1);
        tracep->declBit(c+377,"VerilatedTesterWrapper Queue_16_io_deq_valid", false,-1);
        tracep->declBus(c+378,"VerilatedTesterWrapper Queue_16_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper Queue_16_io_deq_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper Queue_16_io_deq_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper Queue_16_io_deq_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper Queue_16_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+384,"VerilatedTesterWrapper Queue_17_io_enq_ready", false,-1);
        tracep->declBit(c+385,"VerilatedTesterWrapper Queue_17_io_deq_valid", false,-1);
        tracep->declBus(c+386,"VerilatedTesterWrapper Queue_17_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+387,"VerilatedTesterWrapper Queue_17_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+388,"VerilatedTesterWrapper Queue_17_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+390,"VerilatedTesterWrapper Queue_17_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+391,"VerilatedTesterWrapper Queue_17_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+392,"VerilatedTesterWrapper Queue_18_io_enq_ready", false,-1);
        tracep->declBit(c+393,"VerilatedTesterWrapper Queue_18_io_deq_valid", false,-1);
        tracep->declBus(c+394,"VerilatedTesterWrapper Queue_18_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+395,"VerilatedTesterWrapper Queue_18_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+396,"VerilatedTesterWrapper Queue_18_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+398,"VerilatedTesterWrapper Queue_18_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+399,"VerilatedTesterWrapper Queue_18_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+400,"VerilatedTesterWrapper Queue_19_io_enq_ready", false,-1);
        tracep->declBit(c+401,"VerilatedTesterWrapper Queue_19_io_deq_valid", false,-1);
        tracep->declBus(c+402,"VerilatedTesterWrapper Queue_19_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+403,"VerilatedTesterWrapper Queue_19_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+404,"VerilatedTesterWrapper Queue_19_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+406,"VerilatedTesterWrapper Queue_19_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+407,"VerilatedTesterWrapper Queue_19_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+408,"VerilatedTesterWrapper Queue_20_io_enq_ready", false,-1);
        tracep->declBit(c+409,"VerilatedTesterWrapper Queue_20_io_deq_valid", false,-1);
        tracep->declBus(c+410,"VerilatedTesterWrapper Queue_20_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+411,"VerilatedTesterWrapper Queue_20_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+412,"VerilatedTesterWrapper Queue_20_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+414,"VerilatedTesterWrapper Queue_20_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+415,"VerilatedTesterWrapper Queue_20_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+416,"VerilatedTesterWrapper Queue_21_io_enq_ready", false,-1);
        tracep->declBit(c+417,"VerilatedTesterWrapper Queue_21_io_deq_valid", false,-1);
        tracep->declBus(c+418,"VerilatedTesterWrapper Queue_21_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+419,"VerilatedTesterWrapper Queue_21_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+420,"VerilatedTesterWrapper Queue_21_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+422,"VerilatedTesterWrapper Queue_21_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+423,"VerilatedTesterWrapper Queue_21_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+424,"VerilatedTesterWrapper Queue_22_io_enq_ready", false,-1);
        tracep->declBit(c+425,"VerilatedTesterWrapper Queue_22_io_deq_valid", false,-1);
        tracep->declBus(c+426,"VerilatedTesterWrapper Queue_22_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+427,"VerilatedTesterWrapper Queue_22_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+428,"VerilatedTesterWrapper Queue_22_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+430,"VerilatedTesterWrapper Queue_22_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+431,"VerilatedTesterWrapper Queue_22_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+432,"VerilatedTesterWrapper Queue_23_io_enq_ready", false,-1);
        tracep->declBit(c+433,"VerilatedTesterWrapper Queue_23_io_deq_valid", false,-1);
        tracep->declBus(c+434,"VerilatedTesterWrapper Queue_23_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+435,"VerilatedTesterWrapper Queue_23_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+436,"VerilatedTesterWrapper Queue_23_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+438,"VerilatedTesterWrapper Queue_23_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+439,"VerilatedTesterWrapper Queue_23_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+440,"VerilatedTesterWrapper Queue_24_io_enq_ready", false,-1);
        tracep->declBit(c+441,"VerilatedTesterWrapper Queue_24_io_deq_valid", false,-1);
        tracep->declBus(c+442,"VerilatedTesterWrapper Queue_24_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+443,"VerilatedTesterWrapper Queue_24_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+444,"VerilatedTesterWrapper Queue_24_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+446,"VerilatedTesterWrapper Queue_24_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+447,"VerilatedTesterWrapper Queue_24_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+448,"VerilatedTesterWrapper Queue_25_io_enq_ready", false,-1);
        tracep->declBit(c+449,"VerilatedTesterWrapper Queue_25_io_deq_valid", false,-1);
        tracep->declBus(c+450,"VerilatedTesterWrapper Queue_25_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+451,"VerilatedTesterWrapper Queue_25_io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+452,"VerilatedTesterWrapper Queue_25_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+454,"VerilatedTesterWrapper Queue_25_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+455,"VerilatedTesterWrapper Queue_25_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+456,"VerilatedTesterWrapper Queue_26_io_enq_ready", false,-1);
        tracep->declBit(c+457,"VerilatedTesterWrapper Queue_26_io_deq_valid", false,-1);
        tracep->declBus(c+458,"VerilatedTesterWrapper Queue_26_io_deq_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+459,"VerilatedTesterWrapper Queue_26_io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+461,"VerilatedTesterWrapper Queue_26_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+462,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdReq_valid", false,-1);
        tracep->declBus(c+463,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdReq_bits_isWrite", false,-1);
        tracep->declQuad(c+464,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+466,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdReq_bits_metaData", false,-1);
        tracep->declBit(c+467,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memRdRsp_ready", false,-1);
        tracep->declBit(c+468,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrReq_valid", false,-1);
        tracep->declBus(c+469,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+470,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrReq_bits_isWrite", false,-1);
        tracep->declQuad(c+471,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+473,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+474,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrReq_bits_metaData", false,-1);
        tracep->declBit(c+475,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrDat_valid", false,-1);
        tracep->declQuad(c+476,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrDat_bits", false,-1, 63,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel_io_memPort_0_memWrRsp_ready", false,-1);
        tracep->declBus(c+7067,"VerilatedTesterWrapper BitSerialMatMulAccel_io_signature", false,-1, 31,0);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel_io_ins_ready", false,-1);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel_io_dsc_ready", false,-1);
        tracep->declBus(c+480,"VerilatedTesterWrapper BitSerialMatMulAccel_io_fetch_op_count", false,-1, 31,0);
        tracep->declBus(c+481,"VerilatedTesterWrapper BitSerialMatMulAccel_io_exec_op_count", false,-1, 31,0);
        tracep->declBus(c+482,"VerilatedTesterWrapper BitSerialMatMulAccel_io_result_op_count", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_readChanWidth", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_writeChanWidth", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_dpaDimLHS", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_dpaDimRHS", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_dpaDimCommon", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_lhsEntriesPerMem", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_rhsEntriesPerMem", false,-1, 31,0);
        tracep->declBus(c+7071,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_accWidth", false,-1, 31,0);
        tracep->declBus(c+7072,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_maxShiftSteps", false,-1, 31,0);
        tracep->declBus(c+7073,"VerilatedTesterWrapper BitSerialMatMulAccel_io_hw_cmdQueueEntries", false,-1, 31,0);
        tracep->declBus(c+483,"VerilatedTesterWrapper BitSerialMatMulAccel_io_perf_cc", false,-1, 31,0);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel_io_perf_prf_fetch_count", false,-1, 31,0);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel_io_perf_prf_exec_count", false,-1, 31,0);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel_io_perf_prf_res_count", false,-1, 31,0);
        tracep->declBus(c+487,"VerilatedTesterWrapper BitSerialMatMulAccel_io_tc_fe", false,-1, 31,0);
        tracep->declBus(c+488,"VerilatedTesterWrapper BitSerialMatMulAccel_io_tc_ef", false,-1, 31,0);
        tracep->declBus(c+489,"VerilatedTesterWrapper BitSerialMatMulAccel_io_tc_re", false,-1, 31,0);
        tracep->declBus(c+490,"VerilatedTesterWrapper BitSerialMatMulAccel_io_tc_er", false,-1, 31,0);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel_io_cmdqueue_ready", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel_io_ackqueue_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel_io_ackqueue_bits", false,-1, 31,0);
        tracep->declBus(c+1,"VerilatedTesterWrapper initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel reset", false,-1);
        tracep->declBit(c+254,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_ready", false,-1);
        tracep->declBit(c+462,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_valid", false,-1);
        tracep->declBus(c+463,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_bits_isWrite", false,-1);
        tracep->declQuad(c+464,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+466,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdReq_bits_metaData", false,-1);
        tracep->declBit(c+467,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_ready", false,-1);
        tracep->declBit(c+117,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_valid", false,-1);
        tracep->declBus(c+215,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memRdRsp_bits_metaData", false,-1);
        tracep->declBit(c+384,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_ready", false,-1);
        tracep->declBit(c+468,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_valid", false,-1);
        tracep->declBus(c+469,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+470,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_bits_isWrite", false,-1);
        tracep->declQuad(c+471,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+473,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+474,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrReq_bits_metaData", false,-1);
        tracep->declBit(c+372,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrDat_ready", false,-1);
        tracep->declBit(c+475,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrDat_valid", false,-1);
        tracep->declQuad(c+476,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrDat_bits", false,-1, 63,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_ready", false,-1);
        tracep->declBit(c+377,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_valid", false,-1);
        tracep->declBus(c+378,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel io_memPort_0_memWrRsp_bits_metaData", false,-1);
        tracep->declBus(c+7067,"VerilatedTesterWrapper BitSerialMatMulAccel io_signature", false,-1, 31,0);
        tracep->declBit(c+185,"VerilatedTesterWrapper BitSerialMatMulAccel io_fetch_enable", false,-1);
        tracep->declBit(c+184,"VerilatedTesterWrapper BitSerialMatMulAccel io_exec_enable", false,-1);
        tracep->declBit(c+183,"VerilatedTesterWrapper BitSerialMatMulAccel io_result_enable", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel io_insOrDsc", false,-1);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel io_ins_ready", false,-1);
        tracep->declBit(c+181,"VerilatedTesterWrapper BitSerialMatMulAccel io_ins_valid", false,-1);
        tracep->declArray(c+172,"VerilatedTesterWrapper BitSerialMatMulAccel io_ins_bits", false,-1, 127,0);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel io_dsc_ready", false,-1);
        tracep->declBit(c+171,"VerilatedTesterWrapper BitSerialMatMulAccel io_dsc_valid", false,-1);
        tracep->declArray(c+137,"VerilatedTesterWrapper BitSerialMatMulAccel io_dsc_bits", false,-1, 207,0);
        tracep->declBus(c+480,"VerilatedTesterWrapper BitSerialMatMulAccel io_fetch_op_count", false,-1, 31,0);
        tracep->declBus(c+481,"VerilatedTesterWrapper BitSerialMatMulAccel io_exec_op_count", false,-1, 31,0);
        tracep->declBus(c+482,"VerilatedTesterWrapper BitSerialMatMulAccel io_result_op_count", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_readChanWidth", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_writeChanWidth", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_dpaDimLHS", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_dpaDimRHS", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_dpaDimCommon", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_lhsEntriesPerMem", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_rhsEntriesPerMem", false,-1, 31,0);
        tracep->declBus(c+7071,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_accWidth", false,-1, 31,0);
        tracep->declBus(c+7072,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_maxShiftSteps", false,-1, 31,0);
        tracep->declBus(c+7073,"VerilatedTesterWrapper BitSerialMatMulAccel io_hw_cmdQueueEntries", false,-1, 31,0);
        tracep->declBus(c+483,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_cc", false,-1, 31,0);
        tracep->declBit(c+136,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_cc_enable", false,-1);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_prf_fetch_count", false,-1, 31,0);
        tracep->declBus(c+135,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_prf_fetch_sel", false,-1, 1,0);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_prf_exec_count", false,-1, 31,0);
        tracep->declBus(c+134,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_prf_exec_sel", false,-1, 1,0);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_prf_res_count", false,-1, 31,0);
        tracep->declBus(c+133,"VerilatedTesterWrapper BitSerialMatMulAccel io_perf_prf_res_sel", false,-1, 1,0);
        tracep->declBus(c+487,"VerilatedTesterWrapper BitSerialMatMulAccel io_tc_fe", false,-1, 31,0);
        tracep->declBus(c+488,"VerilatedTesterWrapper BitSerialMatMulAccel io_tc_ef", false,-1, 31,0);
        tracep->declBus(c+489,"VerilatedTesterWrapper BitSerialMatMulAccel io_tc_re", false,-1, 31,0);
        tracep->declBus(c+490,"VerilatedTesterWrapper BitSerialMatMulAccel io_tc_er", false,-1, 31,0);
        tracep->declBit(c+132,"VerilatedTesterWrapper BitSerialMatMulAccel io_addtoken_ef", false,-1);
        tracep->declBit(c+131,"VerilatedTesterWrapper BitSerialMatMulAccel io_addtoken_re", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel io_enable", false,-1);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_ready", false,-1);
        tracep->declBit(c+129,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_valid", false,-1);
        tracep->declBus(c+248,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+249,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+246,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+247,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+128,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+244,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+127,"VerilatedTesterWrapper BitSerialMatMulAccel io_cmdqueue_bits_signed", false,-1);
        tracep->declBit(c+126,"VerilatedTesterWrapper BitSerialMatMulAccel io_ackqueue_ready", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel io_ackqueue_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel io_ackqueue_bits", false,-1, 31,0);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel T81", false,-1, 5,0);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel T82", false,-1, 5,0);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel T83", false,-1, 31,0);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel T84", false,-1, 5,0);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel T85", false,-1, 31,0);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel T86", false,-1, 5,0);
        tracep->declBit(c+499,"VerilatedTesterWrapper BitSerialMatMulAccel T0", false,-1);
        tracep->declBit(c+500,"VerilatedTesterWrapper BitSerialMatMulAccel T1", false,-1);
        tracep->declBit(c+501,"VerilatedTesterWrapper BitSerialMatMulAccel R2", false,-1);
        tracep->declBit(c+502,"VerilatedTesterWrapper BitSerialMatMulAccel T3", false,-1);
        tracep->declBit(c+503,"VerilatedTesterWrapper BitSerialMatMulAccel T4", false,-1);
        tracep->declBit(c+504,"VerilatedTesterWrapper BitSerialMatMulAccel T5", false,-1);
        tracep->declBit(c+505,"VerilatedTesterWrapper BitSerialMatMulAccel T6", false,-1);
        tracep->declBit(c+506,"VerilatedTesterWrapper BitSerialMatMulAccel R7", false,-1);
        tracep->declBit(c+507,"VerilatedTesterWrapper BitSerialMatMulAccel T8", false,-1);
        tracep->declBit(c+508,"VerilatedTesterWrapper BitSerialMatMulAccel T9", false,-1);
        tracep->declBus(c+509,"VerilatedTesterWrapper BitSerialMatMulAccel T87", false,-1, 31,0);
        tracep->declBus(c+510,"VerilatedTesterWrapper BitSerialMatMulAccel T88", false,-1, 31,0);
        tracep->declBit(c+511,"VerilatedTesterWrapper BitSerialMatMulAccel T10", false,-1);
        tracep->declBit(c+512,"VerilatedTesterWrapper BitSerialMatMulAccel T11", false,-1);
        tracep->declBit(c+513,"VerilatedTesterWrapper BitSerialMatMulAccel R12", false,-1);
        tracep->declBit(c+514,"VerilatedTesterWrapper BitSerialMatMulAccel T13", false,-1);
        tracep->declBit(c+515,"VerilatedTesterWrapper BitSerialMatMulAccel T14", false,-1);
        tracep->declBit(c+516,"VerilatedTesterWrapper BitSerialMatMulAccel R15", false,-1);
        tracep->declBit(c+517,"VerilatedTesterWrapper BitSerialMatMulAccel T16", false,-1);
        tracep->declBit(c+518,"VerilatedTesterWrapper BitSerialMatMulAccel T17", false,-1);
        tracep->declBit(c+519,"VerilatedTesterWrapper BitSerialMatMulAccel T18", false,-1);
        tracep->declBit(c+520,"VerilatedTesterWrapper BitSerialMatMulAccel T19", false,-1);
        tracep->declBit(c+521,"VerilatedTesterWrapper BitSerialMatMulAccel R20", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel T21", false,-1);
        tracep->declBit(c+522,"VerilatedTesterWrapper BitSerialMatMulAccel T22", false,-1);
        tracep->declBit(c+518,"VerilatedTesterWrapper BitSerialMatMulAccel T23", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel T24", false,-1);
        tracep->declBit(c+523,"VerilatedTesterWrapper BitSerialMatMulAccel T25", false,-1);
        tracep->declBit(c+524,"VerilatedTesterWrapper BitSerialMatMulAccel T26", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel T27", false,-1);
        tracep->declBit(c+525,"VerilatedTesterWrapper BitSerialMatMulAccel T28", false,-1);
        tracep->declBit(c+526,"VerilatedTesterWrapper BitSerialMatMulAccel T29", false,-1);
        tracep->declBit(c+527,"VerilatedTesterWrapper BitSerialMatMulAccel T30", false,-1);
        tracep->declBit(c+528,"VerilatedTesterWrapper BitSerialMatMulAccel T31", false,-1);
        tracep->declBit(c+529,"VerilatedTesterWrapper BitSerialMatMulAccel R32", false,-1);
        tracep->declBus(c+530,"VerilatedTesterWrapper BitSerialMatMulAccel T33", false,-1, 1,0);
        tracep->declBit(c+531,"VerilatedTesterWrapper BitSerialMatMulAccel T34", false,-1);
        tracep->declQuad(c+532,"VerilatedTesterWrapper BitSerialMatMulAccel T35", false,-1, 58,0);
        tracep->declBit(c+534,"VerilatedTesterWrapper BitSerialMatMulAccel T36", false,-1);
        tracep->declBit(c+535,"VerilatedTesterWrapper BitSerialMatMulAccel T37", false,-1);
        tracep->declBus(c+536,"VerilatedTesterWrapper BitSerialMatMulAccel T38", false,-1, 31,0);
        tracep->declBus(c+537,"VerilatedTesterWrapper BitSerialMatMulAccel T39", false,-1, 15,0);
        tracep->declBus(c+538,"VerilatedTesterWrapper BitSerialMatMulAccel T40", false,-1, 15,0);
        tracep->declBus(c+539,"VerilatedTesterWrapper BitSerialMatMulAccel T41", false,-1, 1,0);
        tracep->declBit(c+540,"VerilatedTesterWrapper BitSerialMatMulAccel T42", false,-1);
        tracep->declArray(c+541,"VerilatedTesterWrapper BitSerialMatMulAccel T43", false,-1, 67,0);
        tracep->declBus(c+544,"VerilatedTesterWrapper BitSerialMatMulAccel T44", false,-1, 15,0);
        tracep->declBus(c+545,"VerilatedTesterWrapper BitSerialMatMulAccel T45", false,-1, 15,0);
        tracep->declBus(c+546,"VerilatedTesterWrapper BitSerialMatMulAccel T46", false,-1, 15,0);
        tracep->declBit(c+547,"VerilatedTesterWrapper BitSerialMatMulAccel T47", false,-1);
        tracep->declBit(c+548,"VerilatedTesterWrapper BitSerialMatMulAccel T48", false,-1);
        tracep->declBit(c+549,"VerilatedTesterWrapper BitSerialMatMulAccel T49", false,-1);
        tracep->declBit(c+550,"VerilatedTesterWrapper BitSerialMatMulAccel T50", false,-1);
        tracep->declBit(c+551,"VerilatedTesterWrapper BitSerialMatMulAccel T51", false,-1);
        tracep->declBus(c+552,"VerilatedTesterWrapper BitSerialMatMulAccel T52", false,-1, 1,0);
        tracep->declBit(c+553,"VerilatedTesterWrapper BitSerialMatMulAccel T53", false,-1);
        tracep->declBus(c+554,"VerilatedTesterWrapper BitSerialMatMulAccel T54", false,-1, 2,0);
        tracep->declBus(c+555,"VerilatedTesterWrapper BitSerialMatMulAccel T55", false,-1, 8,0);
        tracep->declBit(c+556,"VerilatedTesterWrapper BitSerialMatMulAccel T56", false,-1);
        tracep->declBus(c+557,"VerilatedTesterWrapper BitSerialMatMulAccel T57", false,-1, 15,0);
        tracep->declBus(c+558,"VerilatedTesterWrapper BitSerialMatMulAccel T58", false,-1, 31,0);
        tracep->declBus(c+559,"VerilatedTesterWrapper BitSerialMatMulAccel T59", false,-1, 15,0);
        tracep->declBus(c+560,"VerilatedTesterWrapper BitSerialMatMulAccel T60", false,-1, 23,0);
        tracep->declBus(c+561,"VerilatedTesterWrapper BitSerialMatMulAccel T61", false,-1, 7,0);
        tracep->declBus(c+562,"VerilatedTesterWrapper BitSerialMatMulAccel T62", false,-1, 15,0);
        tracep->declBus(c+490,"VerilatedTesterWrapper BitSerialMatMulAccel T89", false,-1, 31,0);
        tracep->declBus(c+489,"VerilatedTesterWrapper BitSerialMatMulAccel T90", false,-1, 31,0);
        tracep->declBus(c+488,"VerilatedTesterWrapper BitSerialMatMulAccel T91", false,-1, 31,0);
        tracep->declBus(c+487,"VerilatedTesterWrapper BitSerialMatMulAccel T92", false,-1, 31,0);
        tracep->declBus(c+483,"VerilatedTesterWrapper BitSerialMatMulAccel regCC", false,-1, 31,0);
        tracep->declBus(c+6716,"VerilatedTesterWrapper BitSerialMatMulAccel T93", false,-1, 31,0);
        tracep->declBus(c+563,"VerilatedTesterWrapper BitSerialMatMulAccel T63", false,-1, 31,0);
        tracep->declBus(c+564,"VerilatedTesterWrapper BitSerialMatMulAccel T64", false,-1, 31,0);
        tracep->declBit(c+565,"VerilatedTesterWrapper BitSerialMatMulAccel T65", false,-1);
        tracep->declBit(c+566,"VerilatedTesterWrapper BitSerialMatMulAccel T66", false,-1);
        tracep->declBit(c+567,"VerilatedTesterWrapper BitSerialMatMulAccel regCCEnablePrev", false,-1);
        tracep->declBus(c+568,"VerilatedTesterWrapper BitSerialMatMulAccel T67", false,-1, 31,0);
        tracep->declBit(c+569,"VerilatedTesterWrapper BitSerialMatMulAccel T68", false,-1);
        tracep->declBit(c+570,"VerilatedTesterWrapper BitSerialMatMulAccel T69", false,-1);
        tracep->declBit(c+571,"VerilatedTesterWrapper BitSerialMatMulAccel T70", false,-1);
        tracep->declBus(c+7073,"VerilatedTesterWrapper BitSerialMatMulAccel T71", false,-1, 31,0);
        tracep->declBus(c+7072,"VerilatedTesterWrapper BitSerialMatMulAccel T72", false,-1, 31,0);
        tracep->declBus(c+7071,"VerilatedTesterWrapper BitSerialMatMulAccel T73", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel T74", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel T75", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel T76", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel T77", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel T78", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel T79", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel T80", false,-1, 31,0);
        tracep->declBus(c+482,"VerilatedTesterWrapper BitSerialMatMulAccel T94", false,-1, 31,0);
        tracep->declBus(c+481,"VerilatedTesterWrapper BitSerialMatMulAccel T95_1", false,-1, 31,0);
        tracep->declBus(c+480,"VerilatedTesterWrapper BitSerialMatMulAccel T96_1", false,-1, 31,0);
        tracep->declQuad(c+471,"VerilatedTesterWrapper BitSerialMatMulAccel T97_1", false,-1, 47,0);
        tracep->declBus(c+469,"VerilatedTesterWrapper BitSerialMatMulAccel T98_1", false,-1, 31,0);
        tracep->declQuad(c+464,"VerilatedTesterWrapper BitSerialMatMulAccel T99_1", false,-1, 47,0);
        tracep->declBus(c+463,"VerilatedTesterWrapper BitSerialMatMulAccel T100_1", false,-1, 31,0);
        tracep->declBit(c+572,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen_in_V_V_TREADY", false,-1);
        tracep->declBit(c+573,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen_out_V_V_TVALID", false,-1);
        tracep->declArray(c+574,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen_out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+578,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen_in_V_V_TREADY", false,-1);
        tracep->declBit(c+579,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen_out_V_V_TVALID", false,-1);
        tracep->declArray(c+580,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen_out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen_in_V_V_TREADY", false,-1);
        tracep->declBit(c+585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen_out_V_V_TVALID", false,-1);
        tracep->declArray(c+586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen_out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+590,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_io_in_1_ready", false,-1);
        tracep->declBit(c+591,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_io_in_0_ready", false,-1);
        tracep->declBit(c+592,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_io_out_valid", false,-1);
        tracep->declArray(c+593,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_io_out_bits", false,-1, 127,0);
        tracep->declBit(c+597,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1_io_in_1_ready", false,-1);
        tracep->declBit(c+598,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1_io_in_0_ready", false,-1);
        tracep->declBit(c+599,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1_io_out_valid", false,-1);
        tracep->declArray(c+600,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1_io_out_bits", false,-1, 127,0);
        tracep->declBit(c+604,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2_io_in_1_ready", false,-1);
        tracep->declBit(c+605,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2_io_in_0_ready", false,-1);
        tracep->declBit(c+606,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2_io_out_valid", false,-1);
        tracep->declArray(c+607,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2_io_out_bits", false,-1, 127,0);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_io_in_0_ready", false,-1);
        tracep->declBit(c+612,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_io_out_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_io_out_bits", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1_io_in_0_ready", false,-1);
        tracep->declBit(c+614,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1_io_out_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1_io_out_bits", false,-1);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_in_1_ready", false,-1);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_in_0_ready", false,-1);
        tracep->declBit(c+462,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_out_valid", false,-1);
        tracep->declBus(c+617,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_out_bits_isWrite", false,-1);
        tracep->declBus(c+618,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+466,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3_io_out_bits_metaData", false,-1);
        tracep->declBit(c+619,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_in_1_ready", false,-1);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_in_0_ready", false,-1);
        tracep->declBit(c+468,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_out_valid", false,-1);
        tracep->declBus(c+621,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+470,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_out_bits_isWrite", false,-1);
        tracep->declBus(c+622,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+473,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+474,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4_io_out_bits_metaData", false,-1);
        tracep->declBit(c+623,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5_io_in_1_ready", false,-1);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5_io_in_0_ready", false,-1);
        tracep->declBit(c+475,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5_io_out_valid", false,-1);
        tracep->declQuad(c+476,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5_io_out_bits", false,-1, 63,0);
        tracep->declBit(c+467,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_in_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_1_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_1_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_1_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_1_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_1_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_1_bits_metaData", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_0_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_0_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_0_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_0_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_0_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_io_out_0_bits_metaData", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_in_ready", false,-1);
        tracep->declBit(c+627,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_1_valid", false,-1);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_1_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_1_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_1_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_1_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_1_bits_metaData", false,-1);
        tracep->declBit(c+628,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_0_valid", false,-1);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_0_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_0_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_0_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_0_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1_io_out_0_bits_metaData", false,-1);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_op_ready", false,-1);
        tracep->declBit(c+630,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_stage_run_bits_bram_id_start", false,-1, 8,0);
        tracep->declBit(c+639,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_sync_in_0_ready", false,-1);
        tracep->declBit(c+640,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_sync_out_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_sync_out_0_bits", false,-1);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController_io_perf_count", false,-1, 31,0);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_op_ready", false,-1);
        tracep->declBit(c+642,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_stage_run_bits_lhsOffset", false,-1, 15,0);
        tracep->declBit(c+651,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_sync_in_1_ready", false,-1);
        tracep->declBit(c+652,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_sync_in_0_ready", false,-1);
        tracep->declBit(c+653,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_sync_out_1_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_sync_out_1_bits", false,-1);
        tracep->declBit(c+654,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_sync_out_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_sync_out_0_bits", false,-1);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController_io_perf_count", false,-1, 31,0);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_op_ready", false,-1);
        tracep->declBit(c+656,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_start", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_stageO_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_stageO_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_stageO_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_stageO_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_stageO_nop", false,-1);
        tracep->declBit(c+662,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_sync_in_0_ready", false,-1);
        tracep->declBit(c+663,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_sync_out_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_sync_out_0_bits", false,-1);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController_io_perf_count", false,-1, 31,0);
        tracep->declBus(c+664,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_b_dout", false,-1, 31,0);
        tracep->declBus(c+665,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1_b_dout", false,-1, 31,0);
        tracep->declBus(c+666,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2_b_dout", false,-1, 31,0);
        tracep->declBus(c+667,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3_b_dout", false,-1, 31,0);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1_io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2_io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3_io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declBit(c+676,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_stage_run_ready", false,-1);
        tracep->declBit(c+677,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_stage_done_valid", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_lhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+2,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_lhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_lhs_req_1_writeEn", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_lhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+4,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_lhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_lhs_req_0_writeEn", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_rhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+6,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_rhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_rhs_req_1_writeEn", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_rhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+8,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_rhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_tilemem_rhs_req_0_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_1_1_addr", false,-1);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_1_1_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_1_1_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_1_0_addr", false,-1);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_1_0_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_1_0_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_0_1_addr", false,-1);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_0_1_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_0_1_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_0_0_addr", false,-1);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_0_0_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct_io_res_req_0_0_writeEn", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_io_deq_valid", false,-1);
        tracep->declBit(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_io_deq_bits", false,-1);
        tracep->declBus(c+688,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_io_count", false,-1, 3,0);
        tracep->declBit(c+689,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declBit(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1_io_deq_bits", false,-1);
        tracep->declBus(c+692,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1_io_count", false,-1, 3,0);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2_io_enq_ready", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2_io_deq_valid", false,-1);
        tracep->declBit(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2_io_deq_bits", false,-1);
        tracep->declBus(c+695,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2_io_count", false,-1, 3,0);
        tracep->declBit(c+696,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3_io_enq_ready", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3_io_deq_valid", false,-1);
        tracep->declBit(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3_io_deq_bits", false,-1);
        tracep->declBus(c+699,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3_io_count", false,-1, 3,0);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4_io_enq_ready", false,-1);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4_io_deq_valid", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4_io_deq_bits", false,-1, 207,0);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_enq_ready", false,-1);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_valid", false,-1);
        tracep->declBus(c+709,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+710,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+711,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+712,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+713,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+714,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+715,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5_io_deq_bits_signed", false,-1);
        tracep->declBit(c+716,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6_io_enq_ready", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6_io_deq_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_in_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_out_2_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_out_2_bits", false,-1, 127,0);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_out_1_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_out_1_bits", false,-1, 127,0);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_out_0_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued_io_out_0_bits", false,-1, 127,0);
        tracep->declBit(c+732,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_stage_run_ready", false,-1);
        tracep->declBit(c+733,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_stage_done_valid", false,-1);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_lhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_lhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_lhs_req_1_writeEn", false,-1);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_lhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_lhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_lhs_req_0_writeEn", false,-1);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_rhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_rhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_rhs_req_1_writeEn", false,-1);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_rhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_rhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_bram_rhs_req_0_writeEn", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_req_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_req_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_req_bits_isWrite", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_req_bits_addr", false,-1, 31,0);
        tracep->declBus(c+752,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_req_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_req_bits_metaData", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage_io_dram_rd_rsp_ready", false,-1);
        tracep->declBit(c+754,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_enq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+759,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7_io_count", false,-1, 9,0);
        tracep->declBit(c+760,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_enq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+767,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8_io_count", false,-1, 9,0);
        tracep->declBit(c+768,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_enq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+774,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9_io_count", false,-1, 9,0);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdReq_valid", false,-1);
        tracep->declBus(c+7076,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdReq_bits_isWrite", false,-1);
        tracep->declQuad(c+776,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+778,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdReq_bits_metaData", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memRdRsp_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrReq_valid", false,-1);
        tracep->declBus(c+781,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrReq_bits_isWrite", false,-1);
        tracep->declQuad(c+783,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+7077,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrReq_bits_metaData", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrDat_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrDat_bits", false,-1, 63,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_memPort_0_memWrRsp_ready", false,-1);
        tracep->declBit(c+789,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_p2sCmd_ready", false,-1);
        tracep->declBit(c+790,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_ack_valid", false,-1);
        tracep->declBus(c+791,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel_io_ack_bits", false,-1, 31,0);
        tracep->declBit(c+792,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_done", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_req_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_req_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_req_bits_isWrite", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_req_bits_addr", false,-1, 31,0);
        tracep->declBus(c+795,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_req_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_req_bits_metaData", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_dat_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_dat_bits", false,-1, 63,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_dram_wr_rsp_ready", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_1_1_addr", false,-1);
        tracep->declBus(c+10,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_1_1_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_1_1_writeEn", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_1_0_addr", false,-1);
        tracep->declBus(c+11,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_1_0_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_1_0_writeEn", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_0_1_addr", false,-1);
        tracep->declBus(c+12,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_0_1_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_0_1_writeEn", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_0_0_addr", false,-1);
        tracep->declBus(c+13,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_0_0_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage_io_resmem_req_0_0_writeEn", false,-1);
        tracep->declBus(c+7078,"VerilatedTesterWrapper BitSerialMatMulAccel initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage reset", false,-1);
        tracep->declBit(c+732,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_ready", false,-1);
        tracep->declBit(c+630,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_run_bits_bram_id_start", false,-1, 8,0);
        tracep->declBit(c+733,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_stage_done_valid", false,-1);
        tracep->declBus(c+799,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_perf_cycles", false,-1, 31,0);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_lhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_lhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_lhs_req_1_writeEn", false,-1);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_lhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_lhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_lhs_req_0_writeEn", false,-1);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_rhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_rhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_rhs_req_1_writeEn", false,-1);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_rhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_rhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_bram_rhs_req_0_writeEn", false,-1);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_bits_isWrite", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_bits_addr", false,-1, 31,0);
        tracep->declBus(c+752,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_req_bits_metaData", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage io_dram_rd_rsp_bits_metaData", false,-1);
        tracep->declBus(c+800,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T50", false,-1, 1,0);
        tracep->declBus(c+801,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage sel_idrange", false,-1, 8,0);
        tracep->declBus(c+802,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage lhs_range", false,-1, 8,0);
        tracep->declBus(c+803,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage rhs_range", false,-1, 8,0);
        tracep->declBit(c+804,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_bram_id_range", false,-1);
        tracep->declBit(c+6717,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T51", false,-1);
        tracep->declBit(c+805,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T0", false,-1);
        tracep->declBit(c+806,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T1", false,-1);
        tracep->declBit(c+732,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T2", false,-1);
        tracep->declBus(c+807,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage regState", false,-1, 1,0);
        tracep->declBus(c+6718,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T52", false,-1, 1,0);
        tracep->declBus(c+808,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T3", false,-1, 1,0);
        tracep->declBus(c+809,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T4", false,-1, 1,0);
        tracep->declBus(c+810,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T5", false,-1, 1,0);
        tracep->declBus(c+811,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T6", false,-1, 1,0);
        tracep->declBit(c+812,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T7", false,-1);
        tracep->declBit(c+813,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T8", false,-1);
        tracep->declBit(c+814,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T9", false,-1);
        tracep->declBit(c+815,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T10", false,-1);
        tracep->declBus(c+816,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T53", false,-1, 31,0);
        tracep->declBus(c+817,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+6719,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T54", false,-1, 7,0);
        tracep->declBus(c+818,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T11", false,-1, 7,0);
        tracep->declBus(c+819,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage regBlocksReceived", false,-1, 31,0);
        tracep->declBus(c+6720,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T55", false,-1, 31,0);
        tracep->declBus(c+820,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T12", false,-1, 31,0);
        tracep->declBus(c+821,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T13", false,-1, 31,0);
        tracep->declBus(c+822,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T14", false,-1, 31,0);
        tracep->declBit(c+823,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T15", false,-1);
        tracep->declBit(c+824,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T16", false,-1);
        tracep->declBus(c+825,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage regBlockBytesAlmostFinished", false,-1, 31,0);
        tracep->declBus(c+6721,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T56", false,-1, 31,0);
        tracep->declBus(c+826,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T17", false,-1, 31,0);
        tracep->declBus(c+827,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T57", false,-1, 31,0);
        tracep->declBus(c+828,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T18", false,-1, 15,0);
        tracep->declBus(c+829,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage regBlockBytesReceived", false,-1, 31,0);
        tracep->declBus(c+6722,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T58", false,-1, 31,0);
        tracep->declBus(c+830,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T19", false,-1, 31,0);
        tracep->declBus(c+831,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T20", false,-1, 31,0);
        tracep->declBus(c+832,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T21", false,-1, 31,0);
        tracep->declBus(c+833,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T22", false,-1, 31,0);
        tracep->declBit(c+834,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T23", false,-1);
        tracep->declBit(c+835,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T24", false,-1);
        tracep->declBit(c+836,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T25", false,-1);
        tracep->declBit(c+837,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T26", false,-1);
        tracep->declBit(c+838,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T27", false,-1);
        tracep->declBit(c+839,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T28", false,-1);
        tracep->declBit(c+840,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T29", false,-1);
        tracep->declBit(c+733,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T30", false,-1);
        tracep->declBit(c+841,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T31", false,-1);
        tracep->declBus(c+842,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage regWaitInterconnect", false,-1, 7,0);
        tracep->declBus(c+6723,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T59", false,-1, 7,0);
        tracep->declBus(c+843,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T32", false,-1, 7,0);
        tracep->declBus(c+844,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T33", false,-1, 7,0);
        tracep->declBus(c+845,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T34", false,-1, 7,0);
        tracep->declBit(c+846,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T35", false,-1);
        tracep->declBit(c+847,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T36", false,-1);
        tracep->declBit(c+848,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T37", false,-1);
        tracep->declBus(c+849,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T60", false,-1, 1,0);
        tracep->declBus(c+850,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+6724,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T61", false,-1, 8,0);
        tracep->declBus(c+851,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T38", false,-1, 8,0);
        tracep->declBus(c+852,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T62", false,-1, 9,0);
        tracep->declBus(c+853,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBus(c+6725,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T63", false,-1, 15,0);
        tracep->declBus(c+854,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T39", false,-1, 15,0);
        tracep->declBus(c+855,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+6726,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T64", false,-1, 15,0);
        tracep->declBus(c+856,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T40", false,-1, 15,0);
        tracep->declBus(c+816,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T65", false,-1, 31,0);
        tracep->declBus(c+857,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T66", false,-1, 31,0);
        tracep->declBus(c+858,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+6727,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T67", false,-1, 23,0);
        tracep->declBus(c+859,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T41", false,-1, 23,0);
        tracep->declBus(c+860,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+6728,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T68", false,-1, 31,0);
        tracep->declBus(c+861,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T42", false,-1, 31,0);
        tracep->declBus(c+862,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T69", false,-1, 31,0);
        tracep->declBus(c+863,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T43", false,-1, 12,0);
        tracep->declBus(c+864,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage current_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+6729,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T70", false,-1, 15,0);
        tracep->declBus(c+865,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T44", false,-1, 15,0);
        tracep->declBus(c+799,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage regCycles", false,-1, 31,0);
        tracep->declBus(c+866,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T45", false,-1, 31,0);
        tracep->declBus(c+867,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T46", false,-1, 31,0);
        tracep->declBit(c+732,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T47", false,-1);
        tracep->declBus(c+868,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T48", false,-1, 31,0);
        tracep->declBit(c+869,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage T49", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen_io_in_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen_io_out_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen_io_out_bits_data", false,-1, 63,0);
        tracep->declBus(c+870,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen_io_out_bits_id", false,-1, 1,0);
        tracep->declBus(c+871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen_io_out_bits_addr", false,-1, 9,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_in_ready", false,-1);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_3_addr", false,-1, 9,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_3_writeData", false,-1, 63,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_3_writeEn", false,-1);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_2_addr", false,-1, 9,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_2_writeData", false,-1, 63,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_2_writeEn", false,-1);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_1_addr", false,-1, 9,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_1_writeData", false,-1, 63,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_1_writeEn", false,-1);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_0_addr", false,-1, 9,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_0_writeData", false,-1, 63,0);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect_io_node_out_0_writeEn", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter_io_in_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter_io_out_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter_io_out_bits", false,-1, 63,0);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue_io_deq_bits_id", false,-1, 1,0);
        tracep->declBus(c+876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue_io_deq_bits_addr", false,-1, 9,0);
        tracep->declBit(c+877,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_in_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_out_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_out_bits_isWrite", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+752,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen_io_out_bits_metaData", false,-1);
        tracep->declBus(c+7079,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen reset", false,-1);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_block_intra_step", false,-1, 31,0);
        tracep->declBus(c+862,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_block_intra_count", false,-1, 31,0);
        tracep->declBit(c+877,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_in_ready", false,-1);
        tracep->declBit(c+813,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_in_valid", false,-1);
        tracep->declBus(c+860,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_in_bits_base", false,-1, 31,0);
        tracep->declBus(c+857,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_in_bits_block_step", false,-1, 31,0);
        tracep->declBus(c+816,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_in_bits_block_count", false,-1, 31,0);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_bits_isWrite", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+752,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen io_out_bits_metaData", false,-1);
        tracep->declBus(c+752,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen T0", false,-1, 7,0);
        tracep->declBit(c+877,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen_io_out_bits", false,-1, 31,0);
        tracep->declBit(c+880,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+882,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen_io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+883,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen_io_out_bits_step", false,-1, 31,0);
        tracep->declBit(c+884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_io_deq_valid", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+888,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1_io_deq_bits_step", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen reset", false,-1);
        tracep->declBit(c+877,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+813,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+860,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+816,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+857,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen io_out_bits", false,-1, 31,0);
        tracep->declBus(c+879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+889,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T0", false,-1, 31,0);
        tracep->declBus(c+890,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T1", false,-1, 31,0);
        tracep->declBit(c+891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T2", false,-1);
        tracep->declBit(c+877,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T3", false,-1);
        tracep->declBit(c+892,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen regState", false,-1);
        tracep->declBit(c+6730,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T18", false,-1);
        tracep->declBit(c+893,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T4", false,-1);
        tracep->declBit(c+894,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T5", false,-1);
        tracep->declBit(c+895,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T6", false,-1);
        tracep->declBit(c+896,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T7", false,-1);
        tracep->declBus(c+897,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+898,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T8", false,-1, 31,0);
        tracep->declBus(c+899,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+900,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T9", false,-1, 31,0);
        tracep->declBus(c+901,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+902,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T11", false,-1, 31,0);
        tracep->declBit(c+892,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T12", false,-1);
        tracep->declBus(c+903,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+904,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+905,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+906,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T15", false,-1);
        tracep->declBit(c+878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T16", false,-1);
        tracep->declBit(c+907,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen T17", false,-1);
        tracep->declBus(c+7081,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen MultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen reset", false,-1);
        tracep->declBit(c+880,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+862,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+882,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+883,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen io_out_bits_step", false,-1, 31,0);
        tracep->declBus(c+883,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+908,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T36", false,-1, 31,0);
        tracep->declQuad(c+909,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T0", false,-1, 34,0);
        tracep->declQuad(c+911,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T1", false,-1, 34,0);
        tracep->declQuad(c+913,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T37", false,-1, 34,0);
        tracep->declQuad(c+7082,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T2", false,-1, 34,0);
        tracep->declBit(c+915,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T3", false,-1);
        tracep->declBit(c+880,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T4", false,-1);
        tracep->declBus(c+916,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen regState", false,-1, 1,0);
        tracep->declBus(c+6731,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T38", false,-1, 1,0);
        tracep->declBus(c+917,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T5", false,-1, 1,0);
        tracep->declBus(c+918,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T6", false,-1, 1,0);
        tracep->declBus(c+919,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T7", false,-1, 1,0);
        tracep->declBit(c+920,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T8", false,-1);
        tracep->declBit(c+921,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T9", false,-1);
        tracep->declBus(c+922,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+923,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+924,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+925,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T11", false,-1, 31,0);
        tracep->declBus(c+926,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T12", false,-1, 31,0);
        tracep->declBus(c+927,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+928,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+929,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T15", false,-1);
        tracep->declBit(c+930,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T16", false,-1);
        tracep->declBit(c+931,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T17", false,-1);
        tracep->declBit(c+932,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T18", false,-1);
        tracep->declBus(c+933,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen regMaxCountWithBurst", false,-1, 31,0);
        tracep->declBus(c+934,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T19", false,-1, 31,0);
        tracep->declBus(c+935,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T20", false,-1, 31,0);
        tracep->declBus(c+936,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T21", false,-1, 28,0);
        tracep->declBit(c+937,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T22", false,-1);
        tracep->declBus(c+938,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T23", false,-1, 31,0);
        tracep->declBit(c+939,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T24", false,-1);
        tracep->declBit(c+940,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T25", false,-1);
        tracep->declBit(c+941,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T26", false,-1);
        tracep->declBit(c+942,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T27", false,-1);
        tracep->declQuad(c+943,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T39", false,-1, 34,0);
        tracep->declBus(c+945,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T28", false,-1, 28,0);
        tracep->declBit(c+946,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T29", false,-1);
        tracep->declBus(c+882,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+947,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T30", false,-1, 31,0);
        tracep->declBus(c+948,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T31", false,-1, 31,0);
        tracep->declBus(c+949,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T32", false,-1, 31,0);
        tracep->declBus(c+950,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T33", false,-1, 31,0);
        tracep->declBus(c+951,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T34", false,-1, 31,0);
        tracep->declBit(c+881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen T35", false,-1);
        tracep->declBus(c+7084,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen BurstyMultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue reset", false,-1);
        tracep->declBit(c+884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_enq_valid", false,-1);
        tracep->declBus(c+879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+880,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_deq_valid", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+952,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+952,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+880,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+952,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+953,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+954,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_o_d", false,-1, 31,0);
        tracep->declBus(c+952,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_d", false,-1, 31,0);
        tracep->declBit(c+878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+954,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_d", false,-1, 31,0);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+953,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+952,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+955,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+956,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+957,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+958,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+959+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl srl", true,(i+0), 31,0);}}
        tracep->declBit(c+960,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+961,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl srlo_", false,-1, 31,0);
        tracep->declBus(c+886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl srlo", false,-1, 31,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+962,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+963,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+964,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+965,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+966,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+967,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+964,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+954,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declBus(c+882,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+883,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+888,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+968,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 io_count", false,-1, 1,0);
        tracep->declBit(c+887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+888,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+968,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+882,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+883,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+888,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+968,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+969,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declQuad(c+970,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue T1", false,-1, 63,0);
        tracep->declQuad(c+970,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue T2", false,-1, 63,0);
        tracep->declBus(c+888,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue T3", false,-1, 31,0);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue T4", false,-1, 31,0);
        tracep->declBit(c+887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue T5", false,-1);
        tracep->declBit(c+972,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+973,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+968,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+970,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+972,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+973,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+969,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+968,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+975,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+976,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+977,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+978,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+979+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+981,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+982,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+973,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+984,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+985,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+986,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+987,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+988,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+989,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+986,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+972,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen reset", false,-1);
        tracep->declBit(c+812,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_init_new", false,-1);
        tracep->declBus(c+855,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+852,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_bram_addr_base", false,-1, 9,0);
        tracep->declBus(c+849,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_bram_id_start", false,-1, 1,0);
        tracep->declBus(c+800,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_bram_id_range", false,-1, 1,0);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_in_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_in_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_in_bits", false,-1, 63,0);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_out_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_out_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_out_bits_data", false,-1, 63,0);
        tracep->declBus(c+870,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_out_bits_id", false,-1, 1,0);
        tracep->declBus(c+871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen io_out_bits_addr", false,-1, 9,0);
        tracep->declBus(c+871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T0", false,-1, 9,0);
        tracep->declBus(c+990,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regAddr", false,-1, 9,0);
        tracep->declBus(c+6732,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T24", false,-1, 9,0);
        tracep->declBus(c+991,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T1", false,-1, 9,0);
        tracep->declBus(c+992,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T2", false,-1, 9,0);
        tracep->declBus(c+993,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T3", false,-1, 9,0);
        tracep->declBus(c+994,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T4", false,-1, 9,0);
        tracep->declBit(c+995,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T5", false,-1);
        tracep->declBus(c+996,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regTilesPerRowMinusOne", false,-1, 15,0);
        tracep->declBus(c+6733,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T25", false,-1, 15,0);
        tracep->declBus(c+997,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T6", false,-1, 15,0);
        tracep->declBus(c+998,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T7", false,-1, 15,0);
        tracep->declBus(c+999,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T26", false,-1, 15,0);
        tracep->declBit(c+1000,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T8", false,-1);
        tracep->declBus(c+1001,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regAddrBase", false,-1, 9,0);
        tracep->declBus(c+6734,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T27", false,-1, 9,0);
        tracep->declBus(c+6735,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T28", false,-1, 15,0);
        tracep->declBus(c+1002,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T9", false,-1, 15,0);
        tracep->declBus(c+1003,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T29", false,-1, 15,0);
        tracep->declBus(c+1004,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T10", false,-1, 9,0);
        tracep->declBus(c+1005,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T11", false,-1, 15,0);
        tracep->declBus(c+1006,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T12", false,-1, 15,0);
        tracep->declBus(c+1007,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regTilesPerRow", false,-1, 15,0);
        tracep->declBus(c+6736,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T30", false,-1, 15,0);
        tracep->declBus(c+1008,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T13", false,-1, 15,0);
        tracep->declBit(c+1009,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T14", false,-1);
        tracep->declBit(c+1010,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T15", false,-1);
        tracep->declBus(c+1011,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regBRAMRange", false,-1, 1,0);
        tracep->declBus(c+6737,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T31", false,-1, 1,0);
        tracep->declBus(c+1012,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T16", false,-1, 1,0);
        tracep->declBus(c+1013,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regBRAMTarget", false,-1, 1,0);
        tracep->declBus(c+6738,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T32", false,-1, 1,0);
        tracep->declBus(c+1014,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T17", false,-1, 1,0);
        tracep->declBus(c+1015,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T18", false,-1, 1,0);
        tracep->declBus(c+1016,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T19", false,-1, 1,0);
        tracep->declBus(c+1017,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T20", false,-1, 1,0);
        tracep->declBus(c+1018,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T21", false,-1, 1,0);
        tracep->declBus(c+1019,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T33", false,-1, 15,0);
        tracep->declBus(c+870,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T22", false,-1, 1,0);
        tracep->declBus(c+1020,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen regBRAMStart", false,-1, 1,0);
        tracep->declBus(c+6739,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T34", false,-1, 1,0);
        tracep->declBus(c+1021,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen T23", false,-1, 1,0);
        tracep->declBus(c+7092,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchRouteGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect reset", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_in_ready", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_in_valid", false,-1);
        tracep->declQuad(c+873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_in_bits_data", false,-1, 63,0);
        tracep->declBus(c+875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_in_bits_id", false,-1, 1,0);
        tracep->declBus(c+876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_in_bits_addr", false,-1, 9,0);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_3_addr", false,-1, 9,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_3_writeData", false,-1, 63,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_3_writeEn", false,-1);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_2_addr", false,-1, 9,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_2_writeData", false,-1, 63,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_2_writeEn", false,-1);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_1_addr", false,-1, 9,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_1_writeData", false,-1, 63,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_1_writeEn", false,-1);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_0_addr", false,-1, 9,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_0_writeData", false,-1, 63,0);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect io_node_out_0_writeEn", false,-1);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T0", false,-1);
        tracep->declBit(c+1022,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodeValid_0", false,-1);
        tracep->declBit(c+6740,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T8", false,-1);
        tracep->declBit(c+1023,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T1", false,-1);
        tracep->declBus(c+1024,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_0_id", false,-1, 1,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_0_data", false,-1, 63,0);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_0_addr", false,-1, 9,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T2", false,-1);
        tracep->declBit(c+1025,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodeValid_1", false,-1);
        tracep->declBit(c+6741,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T9", false,-1);
        tracep->declBit(c+1026,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T3", false,-1);
        tracep->declBus(c+1027,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_1_id", false,-1, 1,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_1_data", false,-1, 63,0);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_1_addr", false,-1, 9,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T4", false,-1);
        tracep->declBit(c+1028,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodeValid_2", false,-1);
        tracep->declBit(c+6742,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T10", false,-1);
        tracep->declBit(c+1029,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T5", false,-1);
        tracep->declBus(c+1030,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_2_id", false,-1, 1,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_2_data", false,-1, 63,0);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_2_addr", false,-1, 9,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T6", false,-1);
        tracep->declBit(c+1031,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodeValid_3", false,-1);
        tracep->declBit(c+6743,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T11", false,-1);
        tracep->declBit(c+1032,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect T7", false,-1);
        tracep->declBus(c+1033,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_3_id", false,-1, 1,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_3_data", false,-1, 63,0);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect regNodePacket_3_addr", false,-1, 9,0);
        tracep->declBus(c+7093,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FetchInterconnect initvar", false,-1, 31,0);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_in_bits_metaData", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_out_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_out_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage StreamFilter io_out_bits", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue reset", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_enq_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+870,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_enq_bits_id", false,-1, 1,0);
        tracep->declBus(c+871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_enq_bits_addr", false,-1, 9,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_deq_valid", false,-1);
        tracep->declQuad(c+873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_deq_bits_id", false,-1, 1,0);
        tracep->declBus(c+876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_deq_bits_addr", false,-1, 9,0);
        tracep->declBus(c+1034,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue_io_deq_bits_id", false,-1, 1,0);
        tracep->declBus(c+876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue_io_deq_bits_addr", false,-1, 9,0);
        tracep->declBus(c+1034,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+870,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_enq_bits_id", false,-1, 1,0);
        tracep->declBus(c+871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_enq_bits_addr", false,-1, 9,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declQuad(c+873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_deq_bits_id", false,-1, 1,0);
        tracep->declBus(c+876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_deq_bits_addr", false,-1, 9,0);
        tracep->declBus(c+1034,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T0", false,-1);
        tracep->declArray(c+1035,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T1", false,-1, 75,0);
        tracep->declArray(c+1035,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T2", false,-1, 75,0);
        tracep->declBus(c+1038,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T3", false,-1, 11,0);
        tracep->declBus(c+876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T4", false,-1, 9,0);
        tracep->declBus(c+875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T5", false,-1, 1,0);
        tracep->declQuad(c+873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T6", false,-1, 63,0);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue T7", false,-1);
        tracep->declBit(c+1039,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+1040,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl_o_d", false,-1, 75,0);
        tracep->declBus(c+1034,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7094,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+1035,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl i_d", false,-1, 75,0);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+1039,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+1040,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl o_d", false,-1, 75,0);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+1034,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+1043,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+1044,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+1045,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+1046,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declArray(c+1047+i*3,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl srl", true,(i+0), 75,0);}}
        tracep->declBit(c+1050,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+1051,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl srlo_", false,-1, 75,0);
        tracep->declArray(c+1040,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl srlo", false,-1, 75,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+1054,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+1055,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+1056,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+1057,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+1058,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+1059,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+1056,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+1039,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledStage FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct reset", false,-1);
        tracep->declBit(c+676,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_ready", false,-1);
        tracep->declBit(c+642,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_run_bits_lhsOffset", false,-1, 15,0);
        tracep->declBit(c+677,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_stage_done_valid", false,-1);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_cfg_config_dpu_x", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_cfg_config_dpu_y", false,-1, 31,0);
        tracep->declBus(c+7068,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_cfg_config_dpu_z", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_cfg_config_lhs_mem", false,-1, 31,0);
        tracep->declBus(c+7070,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_cfg_config_rhs_mem", false,-1, 31,0);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+2,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_req_1_writeEn", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+4,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_req_0_writeEn", false,-1);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_rsp_1_readData", false,-1, 63,0);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_lhs_rsp_0_readData", false,-1, 63,0);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_req_1_addr", false,-1, 9,0);
        tracep->declQuad(c+6,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_req_1_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_req_1_writeEn", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_req_0_addr", false,-1, 9,0);
        tracep->declQuad(c+8,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_req_0_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_req_0_writeEn", false,-1);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_rsp_1_readData", false,-1, 63,0);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_tilemem_rhs_rsp_0_readData", false,-1, 63,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_1_1_addr", false,-1);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_1_1_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_1_1_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_1_0_addr", false,-1);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_1_0_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_1_0_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_0_1_addr", false,-1);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_0_1_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_0_1_writeEn", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_0_0_addr", false,-1);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_0_0_writeData", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct io_res_req_0_0_writeEn", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T0", false,-1);
        tracep->declArray(c+1060,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T44", false,-1, 207,0);
        tracep->declArray(c+1067,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T1", false,-1, 123,0);
        tracep->declArray(c+1067,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T2", false,-1, 123,0);
        tracep->declArray(c+1071,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T3", false,-1, 118,0);
        tracep->declArray(c+7095,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T4", false,-1, 70,0);
        tracep->declBus(c+7098,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T5", false,-1, 2,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_targetStage", false,-1, 1,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_isRunCfg", false,-1);
        tracep->declArray(c+7099,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_unused", false,-1, 67,0);
        tracep->declQuad(c+1075,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T6", false,-1, 47,0);
        tracep->declBus(c+1077,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T7", false,-1, 31,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+1078,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T8", false,-1, 4,0);
        tracep->declBus(c+1079,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T9", false,-1, 2,0);
        tracep->declBus(c+1080,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T10", false,-1, 1,0);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_shiftAmount", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_negate", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBus(c+1081,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T11", false,-1, 1,0);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_writeEn", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_ins_runcfg_writeAddr", false,-1);
        tracep->declBit(c+1082,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_delayed_clear", false,-1);
        tracep->declBit(c+1082,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T12", false,-1);
        tracep->declQuad(c+1083,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_delayed_raw", false,-1, 41,0);
        tracep->declQuad(c+1085,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R13", false,-1, 41,0);
        tracep->declQuad(c+1087,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R14", false,-1, 41,0);
        tracep->declBit(c+1089,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_delayed_negate", false,-1);
        tracep->declBit(c+1089,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T15", false,-1);
        tracep->declBit(c+1090,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T45", false,-1);
        tracep->declBus(c+1091,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_delayed_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+1091,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T16", false,-1, 4,0);
        tracep->declBit(c+1092,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct read_complete", false,-1);
        tracep->declBit(c+1093,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R17", false,-1);
        tracep->declBit(c+1094,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R18", false,-1);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_final_delayed_writeEn", false,-1);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T19", false,-1);
        tracep->declQuad(c+1095,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_final_delayed_raw", false,-1, 41,0);
        tracep->declQuad(c+1097,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R20", false,-1, 41,0);
        tracep->declQuad(c+1099,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R21", false,-1, 41,0);
        tracep->declQuad(c+1101,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R22", false,-1, 41,0);
        tracep->declQuad(c+1103,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R23", false,-1, 41,0);
        tracep->declQuad(c+1105,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R24", false,-1, 41,0);
        tracep->declQuad(c+1107,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R25", false,-1, 41,0);
        tracep->declQuad(c+1109,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R26", false,-1, 41,0);
        tracep->declQuad(c+1111,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R27", false,-1, 41,0);
        tracep->declQuad(c+1113,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R28", false,-1, 41,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_final_delayed_writeAddr", false,-1);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T29", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T46", false,-1, 9,0);
        tracep->declBus(c+1115,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_rhsAddr", false,-1, 15,0);
        tracep->declBus(c+1115,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T30", false,-1, 15,0);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T47", false,-1, 9,0);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T48", false,-1, 9,0);
        tracep->declBus(c+1116,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_lhsAddr", false,-1, 15,0);
        tracep->declBus(c+1116,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T31", false,-1, 15,0);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T49", false,-1, 9,0);
        tracep->declBit(c+677,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R32", false,-1);
        tracep->declBit(c+1117,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R33", false,-1);
        tracep->declBit(c+1118,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R34", false,-1);
        tracep->declBit(c+1119,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R35", false,-1);
        tracep->declBit(c+1120,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R36", false,-1);
        tracep->declBit(c+1121,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R37", false,-1);
        tracep->declBit(c+1122,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R38", false,-1);
        tracep->declBit(c+1123,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R39", false,-1);
        tracep->declBit(c+1124,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R40", false,-1);
        tracep->declBit(c+1125,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct R41", false,-1);
        tracep->declBit(c+1126,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct isLastAddr", false,-1);
        tracep->declBit(c+1127,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_out_last", false,-1);
        tracep->declBit(c+1127,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T42", false,-1);
        tracep->declBit(c+1128,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct T43", false,-1);
        tracep->declBit(c+676,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d_in_V_V_TREADY", false,-1);
        tracep->declBit(c+1128,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d_out_V_V_TVALID", false,-1);
        tracep->declQuad(c+1129,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d_out_V_V_TDATA", false,-1, 41,0);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray_io_out_1_1", false,-1, 31,0);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray_io_out_1_0", false,-1, 31,0);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray_io_out_0_1", false,-1, 31,0);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray_io_out_0_0", false,-1, 31,0);
        tracep->declBus(c+7102,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray reset", false,-1);
        tracep->declBit(c+1092,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_valid", false,-1);
        tracep->declBit(c+1090,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_shiftAmount", false,-1);
        tracep->declBit(c+1089,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_negate", false,-1);
        tracep->declBit(c+1082,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_clear_acc", false,-1);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_a_1", false,-1, 63,0);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_a_0", false,-1, 63,0);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_b_1", false,-1, 63,0);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_b_0", false,-1, 63,0);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_out_1_1", false,-1, 31,0);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_out_1_0", false,-1, 31,0);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_out_0_1", false,-1, 31,0);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray io_out_0_0", false,-1, 31,0);
        tracep->declBit(c+1131,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R0", false,-1);
        tracep->declBit(c+1132,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R1", false,-1);
        tracep->declBit(c+1133,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R2", false,-1);
        tracep->declQuad(c+1134,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R3", false,-1, 63,0);
        tracep->declQuad(c+1136,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R4", false,-1, 63,0);
        tracep->declBit(c+1138,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R5", false,-1);
        tracep->declBit(c+1139,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R6", false,-1);
        tracep->declBit(c+1140,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R7", false,-1);
        tracep->declBit(c+1141,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R8", false,-1);
        tracep->declQuad(c+1142,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R9", false,-1, 63,0);
        tracep->declQuad(c+1144,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R10", false,-1, 63,0);
        tracep->declBit(c+1146,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R11", false,-1);
        tracep->declBit(c+1147,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R12", false,-1);
        tracep->declBit(c+1148,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R13", false,-1);
        tracep->declBit(c+1149,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R14", false,-1);
        tracep->declQuad(c+1150,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R15", false,-1, 63,0);
        tracep->declQuad(c+1152,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R16", false,-1, 63,0);
        tracep->declBit(c+1154,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R17", false,-1);
        tracep->declBit(c+1155,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R18", false,-1);
        tracep->declBit(c+1156,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R19", false,-1);
        tracep->declBit(c+1157,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R20", false,-1);
        tracep->declQuad(c+1158,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R21", false,-1, 63,0);
        tracep->declQuad(c+1160,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R22", false,-1, 63,0);
        tracep->declBit(c+1162,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray R23", false,-1);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_io_out", false,-1, 31,0);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1_io_out", false,-1, 31,0);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2_io_out", false,-1, 31,0);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3_io_out", false,-1, 31,0);
        tracep->declBus(c+7103,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit reset", false,-1);
        tracep->declBit(c+1162,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_in_valid", false,-1);
        tracep->declQuad(c+1160,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_in_bits_a", false,-1, 63,0);
        tracep->declQuad(c+1158,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_in_bits_b", false,-1, 63,0);
        tracep->declBit(c+1157,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_in_bits_acc_shift", false,-1);
        tracep->declBit(c+1156,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_in_bits_neg", false,-1);
        tracep->declBit(c+1155,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_in_bits_clear", false,-1);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit io_out", false,-1, 31,0);
        tracep->declQuad(c+1163,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R0", false,-1, 63,0);
        tracep->declQuad(c+1165,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R1", false,-1, 63,0);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit regAcc", false,-1, 31,0);
        tracep->declBus(c+1167,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T28", false,-1, 31,0);
        tracep->declQuad(c+1168,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T2", false,-1, 32,0);
        tracep->declQuad(c+1170,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T29", false,-1, 32,0);
        tracep->declQuad(c+1172,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T3", false,-1, 32,0);
        tracep->declQuad(c+1174,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T30", false,-1, 32,0);
        tracep->declBus(c+1176,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T4", false,-1, 7,0);
        tracep->declBus(c+1177,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T5", false,-1, 7,0);
        tracep->declBus(c+1177,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T6", false,-1, 7,0);
        tracep->declBus(c+1178,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit regStage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+1179,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit stage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+1180,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T7", false,-1, 7,0);
        tracep->declBit(c+1181,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit regStage1_b_neg", false,-1);
        tracep->declBit(c+1182,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit stage1_b_neg", false,-1);
        tracep->declBit(c+1182,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R8", false,-1);
        tracep->declBit(c+1183,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R9", false,-1);
        tracep->declBit(c+1184,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R10", false,-1);
        tracep->declBit(c+1185,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R11", false,-1);
        tracep->declBus(c+1186,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T31", false,-1, 24,0);
        tracep->declBit(c+1187,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T32", false,-1);
        tracep->declQuad(c+1188,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T12", false,-1, 32,0);
        tracep->declQuad(c+1190,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T13", false,-1, 32,0);
        tracep->declQuad(c+1192,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T33", false,-1, 32,0);
        tracep->declBit(c+1194,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T34", false,-1);
        tracep->declQuad(c+1195,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T14", false,-1, 32,0);
        tracep->declBit(c+1197,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T15", false,-1);
        tracep->declBit(c+1197,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit regStage1_b_acc_shift", false,-1);
        tracep->declBit(c+1198,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit stage1_b_acc_shift", false,-1);
        tracep->declBit(c+1198,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R16", false,-1);
        tracep->declBit(c+1199,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R17", false,-1);
        tracep->declBit(c+1200,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R18", false,-1);
        tracep->declBit(c+1201,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R19", false,-1);
        tracep->declBit(c+1202,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit regStage1_b_clear", false,-1);
        tracep->declBit(c+1203,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit stage1_b_clear", false,-1);
        tracep->declBit(c+1203,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R20", false,-1);
        tracep->declBit(c+1204,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R21", false,-1);
        tracep->declBit(c+1205,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R22", false,-1);
        tracep->declBit(c+1206,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R23", false,-1);
        tracep->declBit(c+1207,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit regStage1_v", false,-1);
        tracep->declBit(c+1208,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit stage1_v", false,-1);
        tracep->declBit(c+1208,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R24", false,-1);
        tracep->declBit(c+1209,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R25", false,-1);
        tracep->declBit(c+1210,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R26", false,-1);
        tracep->declBit(c+1211,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit R27", false,-1);
        tracep->declBit(c+6744,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit T35", false,-1);
        tracep->declBus(c+1179,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor_io_r", false,-1, 6,0);
        tracep->declBus(c+7104,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor clk", false,-1);
        tracep->declQuad(c+1165,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor io_c", false,-1, 63,0);
        tracep->declQuad(c+1163,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor io_d", false,-1, 63,0);
        tracep->declBus(c+1179,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor io_r", false,-1, 6,0);
        tracep->declBus(c+1179,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor R0", false,-1, 6,0);
        tracep->declBus(c+1212,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor R1", false,-1, 6,0);
        tracep->declBus(c+1213,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor R2", false,-1, 6,0);
        tracep->declBus(c+1214,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T3", false,-1, 6,0);
        tracep->declBus(c+1215,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T4", false,-1, 6,0);
        tracep->declBus(c+1216,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T5", false,-1, 5,0);
        tracep->declBus(c+1217,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T6", false,-1, 5,0);
        tracep->declBus(c+1218,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T7", false,-1, 4,0);
        tracep->declBus(c+1219,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T8", false,-1, 4,0);
        tracep->declBus(c+1220,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T9", false,-1, 3,0);
        tracep->declBus(c+1221,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T10", false,-1, 3,0);
        tracep->declBus(c+1222,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T11", false,-1, 2,0);
        tracep->declBus(c+1223,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T12", false,-1, 2,0);
        tracep->declBus(c+1224,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T13", false,-1, 1,0);
        tracep->declBus(c+1225,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T14", false,-1, 1,0);
        tracep->declBit(c+1226,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T15", false,-1);
        tracep->declQuad(c+1227,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T16", false,-1, 63,0);
        tracep->declBus(c+1229,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T194", false,-1, 1,0);
        tracep->declBit(c+1230,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T17", false,-1);
        tracep->declBus(c+1231,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T195", false,-1, 2,0);
        tracep->declBus(c+1232,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T18", false,-1, 1,0);
        tracep->declBus(c+1233,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T19", false,-1, 1,0);
        tracep->declBit(c+1234,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T20", false,-1);
        tracep->declBus(c+1235,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T196", false,-1, 1,0);
        tracep->declBit(c+1236,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T21", false,-1);
        tracep->declBus(c+1237,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T197", false,-1, 3,0);
        tracep->declBus(c+1238,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T22", false,-1, 2,0);
        tracep->declBus(c+1239,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T23", false,-1, 2,0);
        tracep->declBus(c+1240,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T24", false,-1, 1,0);
        tracep->declBus(c+1241,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T25", false,-1, 1,0);
        tracep->declBit(c+1242,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T26", false,-1);
        tracep->declBus(c+1243,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T198", false,-1, 1,0);
        tracep->declBit(c+1244,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T27", false,-1);
        tracep->declBus(c+1245,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T199", false,-1, 2,0);
        tracep->declBus(c+1246,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T28", false,-1, 1,0);
        tracep->declBus(c+1247,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T29", false,-1, 1,0);
        tracep->declBit(c+1248,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T30", false,-1);
        tracep->declBus(c+1249,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T200", false,-1, 1,0);
        tracep->declBit(c+1250,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T31", false,-1);
        tracep->declBus(c+1251,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T201", false,-1, 4,0);
        tracep->declBus(c+1252,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T32", false,-1, 3,0);
        tracep->declBus(c+1253,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T33", false,-1, 3,0);
        tracep->declBus(c+1254,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T34", false,-1, 2,0);
        tracep->declBus(c+1255,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T35", false,-1, 2,0);
        tracep->declBus(c+1256,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T36", false,-1, 1,0);
        tracep->declBus(c+1257,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T37", false,-1, 1,0);
        tracep->declBit(c+1258,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T38", false,-1);
        tracep->declBus(c+1259,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T202", false,-1, 1,0);
        tracep->declBit(c+1260,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T39", false,-1);
        tracep->declBus(c+1261,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T203", false,-1, 2,0);
        tracep->declBus(c+1262,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T40", false,-1, 1,0);
        tracep->declBus(c+1263,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T41", false,-1, 1,0);
        tracep->declBit(c+1264,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T42", false,-1);
        tracep->declBus(c+1265,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T204", false,-1, 1,0);
        tracep->declBit(c+1266,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T43", false,-1);
        tracep->declBus(c+1267,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T205", false,-1, 3,0);
        tracep->declBus(c+1268,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T44", false,-1, 2,0);
        tracep->declBus(c+1269,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T45", false,-1, 2,0);
        tracep->declBus(c+1270,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T46", false,-1, 1,0);
        tracep->declBus(c+1271,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T47", false,-1, 1,0);
        tracep->declBit(c+1272,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T48", false,-1);
        tracep->declBus(c+1273,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T206", false,-1, 1,0);
        tracep->declBit(c+1274,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T49", false,-1);
        tracep->declBus(c+1275,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T207", false,-1, 2,0);
        tracep->declBus(c+1276,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T50", false,-1, 1,0);
        tracep->declBus(c+1277,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T51", false,-1, 1,0);
        tracep->declBit(c+1278,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T52", false,-1);
        tracep->declBus(c+1279,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T208", false,-1, 1,0);
        tracep->declBit(c+1280,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T53", false,-1);
        tracep->declBus(c+1281,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T209", false,-1, 5,0);
        tracep->declBus(c+1282,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T54", false,-1, 4,0);
        tracep->declBus(c+1283,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T55", false,-1, 4,0);
        tracep->declBus(c+1284,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T56", false,-1, 3,0);
        tracep->declBus(c+1285,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T57", false,-1, 3,0);
        tracep->declBus(c+1286,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T58", false,-1, 2,0);
        tracep->declBus(c+1287,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T59", false,-1, 2,0);
        tracep->declBus(c+1288,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T60", false,-1, 1,0);
        tracep->declBus(c+1289,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T61", false,-1, 1,0);
        tracep->declBit(c+1290,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T62", false,-1);
        tracep->declBus(c+1291,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T210", false,-1, 1,0);
        tracep->declBit(c+1292,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T63", false,-1);
        tracep->declBus(c+1293,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T211", false,-1, 2,0);
        tracep->declBus(c+1294,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T64", false,-1, 1,0);
        tracep->declBus(c+1295,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T65", false,-1, 1,0);
        tracep->declBit(c+1296,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T66", false,-1);
        tracep->declBus(c+1297,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T212", false,-1, 1,0);
        tracep->declBit(c+1298,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T67", false,-1);
        tracep->declBus(c+1299,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T213", false,-1, 3,0);
        tracep->declBus(c+1300,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T68", false,-1, 2,0);
        tracep->declBus(c+1301,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T69", false,-1, 2,0);
        tracep->declBus(c+1302,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T70", false,-1, 1,0);
        tracep->declBus(c+1303,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T71", false,-1, 1,0);
        tracep->declBit(c+1304,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T72", false,-1);
        tracep->declBus(c+1305,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T214", false,-1, 1,0);
        tracep->declBit(c+1306,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T73", false,-1);
        tracep->declBus(c+1307,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T215", false,-1, 2,0);
        tracep->declBus(c+1308,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T74", false,-1, 1,0);
        tracep->declBus(c+1309,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T75", false,-1, 1,0);
        tracep->declBit(c+1310,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T76", false,-1);
        tracep->declBus(c+1311,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T216", false,-1, 1,0);
        tracep->declBit(c+1312,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T77", false,-1);
        tracep->declBus(c+1313,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T217", false,-1, 4,0);
        tracep->declBus(c+1314,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T78", false,-1, 3,0);
        tracep->declBus(c+1315,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T79", false,-1, 3,0);
        tracep->declBus(c+1316,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T80", false,-1, 2,0);
        tracep->declBus(c+1317,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T81", false,-1, 2,0);
        tracep->declBus(c+1318,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T82", false,-1, 1,0);
        tracep->declBus(c+1319,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T83", false,-1, 1,0);
        tracep->declBit(c+1320,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T84", false,-1);
        tracep->declBus(c+1321,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T218", false,-1, 1,0);
        tracep->declBit(c+1322,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T85", false,-1);
        tracep->declBus(c+1323,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T219", false,-1, 2,0);
        tracep->declBus(c+1324,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T86", false,-1, 1,0);
        tracep->declBus(c+1325,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T87", false,-1, 1,0);
        tracep->declBit(c+1326,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T88", false,-1);
        tracep->declBus(c+1327,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T220", false,-1, 1,0);
        tracep->declBit(c+1328,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T89", false,-1);
        tracep->declBus(c+1329,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T221", false,-1, 3,0);
        tracep->declBus(c+1330,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T90", false,-1, 2,0);
        tracep->declBus(c+1331,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T91", false,-1, 2,0);
        tracep->declBus(c+1332,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T92", false,-1, 1,0);
        tracep->declBus(c+1333,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T93", false,-1, 1,0);
        tracep->declBit(c+1334,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T94", false,-1);
        tracep->declBus(c+1335,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T222", false,-1, 1,0);
        tracep->declBit(c+1336,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T95", false,-1);
        tracep->declBus(c+1337,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T223", false,-1, 2,0);
        tracep->declBus(c+1338,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T96", false,-1, 1,0);
        tracep->declBus(c+1339,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T97", false,-1, 1,0);
        tracep->declBit(c+1340,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T98", false,-1);
        tracep->declBus(c+1341,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T224", false,-1, 1,0);
        tracep->declBit(c+1342,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T99", false,-1);
        tracep->declBus(c+1343,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T225", false,-1, 6,0);
        tracep->declBus(c+1344,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T100", false,-1, 5,0);
        tracep->declBus(c+1345,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T101", false,-1, 5,0);
        tracep->declBus(c+1346,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T102", false,-1, 4,0);
        tracep->declBus(c+1347,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T103", false,-1, 4,0);
        tracep->declBus(c+1348,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T104", false,-1, 3,0);
        tracep->declBus(c+1349,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T105", false,-1, 3,0);
        tracep->declBus(c+1350,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T106", false,-1, 2,0);
        tracep->declBus(c+1351,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T107", false,-1, 2,0);
        tracep->declBus(c+1352,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T108", false,-1, 1,0);
        tracep->declBus(c+1353,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T109", false,-1, 1,0);
        tracep->declBit(c+1354,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T110", false,-1);
        tracep->declBus(c+1355,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T226", false,-1, 1,0);
        tracep->declBit(c+1356,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T111", false,-1);
        tracep->declBus(c+1357,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T227", false,-1, 2,0);
        tracep->declBus(c+1358,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T112", false,-1, 1,0);
        tracep->declBus(c+1359,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T113", false,-1, 1,0);
        tracep->declBit(c+1360,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T114", false,-1);
        tracep->declBus(c+1361,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T228", false,-1, 1,0);
        tracep->declBit(c+1362,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T115", false,-1);
        tracep->declBus(c+1363,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T229", false,-1, 3,0);
        tracep->declBus(c+1364,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T116", false,-1, 2,0);
        tracep->declBus(c+1365,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T117", false,-1, 2,0);
        tracep->declBus(c+1366,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T118", false,-1, 1,0);
        tracep->declBus(c+1367,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T119", false,-1, 1,0);
        tracep->declBit(c+1368,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T120", false,-1);
        tracep->declBus(c+1369,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T230", false,-1, 1,0);
        tracep->declBit(c+1370,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T121", false,-1);
        tracep->declBus(c+1371,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T231", false,-1, 2,0);
        tracep->declBus(c+1372,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T122", false,-1, 1,0);
        tracep->declBus(c+1373,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T123", false,-1, 1,0);
        tracep->declBit(c+1374,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T124", false,-1);
        tracep->declBus(c+1375,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T232", false,-1, 1,0);
        tracep->declBit(c+1376,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T125", false,-1);
        tracep->declBus(c+1377,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T233", false,-1, 4,0);
        tracep->declBus(c+1378,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T126", false,-1, 3,0);
        tracep->declBus(c+1379,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T127", false,-1, 3,0);
        tracep->declBus(c+1380,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T128", false,-1, 2,0);
        tracep->declBus(c+1381,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T129", false,-1, 2,0);
        tracep->declBus(c+1382,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T130", false,-1, 1,0);
        tracep->declBus(c+1383,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T131", false,-1, 1,0);
        tracep->declBit(c+1384,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T132", false,-1);
        tracep->declBus(c+1385,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T234", false,-1, 1,0);
        tracep->declBit(c+1386,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T133", false,-1);
        tracep->declBus(c+1387,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T235", false,-1, 2,0);
        tracep->declBus(c+1388,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T134", false,-1, 1,0);
        tracep->declBus(c+1389,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T135", false,-1, 1,0);
        tracep->declBit(c+1390,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T136", false,-1);
        tracep->declBus(c+1391,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T236", false,-1, 1,0);
        tracep->declBit(c+1392,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T137", false,-1);
        tracep->declBus(c+1393,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T237", false,-1, 3,0);
        tracep->declBus(c+1394,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T138", false,-1, 2,0);
        tracep->declBus(c+1395,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T139", false,-1, 2,0);
        tracep->declBus(c+1396,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T140", false,-1, 1,0);
        tracep->declBus(c+1397,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T141", false,-1, 1,0);
        tracep->declBit(c+1398,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T142", false,-1);
        tracep->declBus(c+1399,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T238", false,-1, 1,0);
        tracep->declBit(c+1400,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T143", false,-1);
        tracep->declBus(c+1401,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T239", false,-1, 2,0);
        tracep->declBus(c+1402,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T144", false,-1, 1,0);
        tracep->declBus(c+1403,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T145", false,-1, 1,0);
        tracep->declBit(c+1404,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T146", false,-1);
        tracep->declBus(c+1405,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T240", false,-1, 1,0);
        tracep->declBit(c+1406,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T147", false,-1);
        tracep->declBus(c+1407,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T241", false,-1, 5,0);
        tracep->declBus(c+1408,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T148", false,-1, 4,0);
        tracep->declBus(c+1409,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T149", false,-1, 4,0);
        tracep->declBus(c+1410,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T150", false,-1, 3,0);
        tracep->declBus(c+1411,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T151", false,-1, 3,0);
        tracep->declBus(c+1412,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T152", false,-1, 2,0);
        tracep->declBus(c+1413,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T153", false,-1, 2,0);
        tracep->declBus(c+1414,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T154", false,-1, 1,0);
        tracep->declBus(c+1415,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T155", false,-1, 1,0);
        tracep->declBit(c+1416,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T156", false,-1);
        tracep->declBus(c+1417,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T242", false,-1, 1,0);
        tracep->declBit(c+1418,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T157", false,-1);
        tracep->declBus(c+1419,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T243", false,-1, 2,0);
        tracep->declBus(c+1420,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T158", false,-1, 1,0);
        tracep->declBus(c+1421,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T159", false,-1, 1,0);
        tracep->declBit(c+1422,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T160", false,-1);
        tracep->declBus(c+1423,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T244", false,-1, 1,0);
        tracep->declBit(c+1424,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T161", false,-1);
        tracep->declBus(c+1425,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T245", false,-1, 3,0);
        tracep->declBus(c+1426,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T162", false,-1, 2,0);
        tracep->declBus(c+1427,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T163", false,-1, 2,0);
        tracep->declBus(c+1428,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T164", false,-1, 1,0);
        tracep->declBus(c+1429,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T165", false,-1, 1,0);
        tracep->declBit(c+1430,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T166", false,-1);
        tracep->declBus(c+1431,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T246", false,-1, 1,0);
        tracep->declBit(c+1432,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T167", false,-1);
        tracep->declBus(c+1433,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T247", false,-1, 2,0);
        tracep->declBus(c+1434,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T168", false,-1, 1,0);
        tracep->declBus(c+1435,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T169", false,-1, 1,0);
        tracep->declBit(c+1436,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T170", false,-1);
        tracep->declBus(c+1437,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T248", false,-1, 1,0);
        tracep->declBit(c+1438,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T171", false,-1);
        tracep->declBus(c+1439,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T249", false,-1, 4,0);
        tracep->declBus(c+1440,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T172", false,-1, 3,0);
        tracep->declBus(c+1441,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T173", false,-1, 3,0);
        tracep->declBus(c+1442,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T174", false,-1, 2,0);
        tracep->declBus(c+1443,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T175", false,-1, 2,0);
        tracep->declBus(c+1444,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T176", false,-1, 1,0);
        tracep->declBus(c+1445,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T177", false,-1, 1,0);
        tracep->declBit(c+1446,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T178", false,-1);
        tracep->declBus(c+1447,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T250", false,-1, 1,0);
        tracep->declBit(c+1448,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T179", false,-1);
        tracep->declBus(c+1449,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T251", false,-1, 2,0);
        tracep->declBus(c+1450,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T180", false,-1, 1,0);
        tracep->declBus(c+1451,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T181", false,-1, 1,0);
        tracep->declBit(c+1452,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T182", false,-1);
        tracep->declBus(c+1453,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T252", false,-1, 1,0);
        tracep->declBit(c+1454,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T183", false,-1);
        tracep->declBus(c+1455,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T253", false,-1, 3,0);
        tracep->declBus(c+1456,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T184", false,-1, 2,0);
        tracep->declBus(c+1457,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T185", false,-1, 2,0);
        tracep->declBus(c+1458,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T186", false,-1, 1,0);
        tracep->declBus(c+1459,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T187", false,-1, 1,0);
        tracep->declBit(c+1460,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T188", false,-1);
        tracep->declBus(c+1461,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T254", false,-1, 1,0);
        tracep->declBit(c+1462,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T189", false,-1);
        tracep->declBus(c+1463,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T255", false,-1, 2,0);
        tracep->declBus(c+1464,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T190", false,-1, 1,0);
        tracep->declBus(c+1465,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T191", false,-1, 1,0);
        tracep->declBit(c+1466,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T192", false,-1);
        tracep->declBus(c+1467,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T256", false,-1, 1,0);
        tracep->declBit(c+1468,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor T193", false,-1);
        tracep->declBus(c+7105,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit compressor initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 reset", false,-1);
        tracep->declBit(c+1154,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_in_valid", false,-1);
        tracep->declQuad(c+1152,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_in_bits_a", false,-1, 63,0);
        tracep->declQuad(c+1150,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_in_bits_b", false,-1, 63,0);
        tracep->declBit(c+1149,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_in_bits_acc_shift", false,-1);
        tracep->declBit(c+1148,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_in_bits_neg", false,-1);
        tracep->declBit(c+1147,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_in_bits_clear", false,-1);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 io_out", false,-1, 31,0);
        tracep->declQuad(c+1469,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R0", false,-1, 63,0);
        tracep->declQuad(c+1471,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R1", false,-1, 63,0);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 regAcc", false,-1, 31,0);
        tracep->declBus(c+1473,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T28", false,-1, 31,0);
        tracep->declQuad(c+1474,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T2", false,-1, 32,0);
        tracep->declQuad(c+1476,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T29", false,-1, 32,0);
        tracep->declQuad(c+1478,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T3", false,-1, 32,0);
        tracep->declQuad(c+1480,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T30", false,-1, 32,0);
        tracep->declBus(c+1482,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T4", false,-1, 7,0);
        tracep->declBus(c+1483,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T5", false,-1, 7,0);
        tracep->declBus(c+1483,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T6", false,-1, 7,0);
        tracep->declBus(c+1484,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 regStage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+1485,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 stage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+1486,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T7", false,-1, 7,0);
        tracep->declBit(c+1487,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 regStage1_b_neg", false,-1);
        tracep->declBit(c+1488,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 stage1_b_neg", false,-1);
        tracep->declBit(c+1488,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R8", false,-1);
        tracep->declBit(c+1489,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R9", false,-1);
        tracep->declBit(c+1490,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R10", false,-1);
        tracep->declBit(c+1491,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R11", false,-1);
        tracep->declBus(c+1492,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T31", false,-1, 24,0);
        tracep->declBit(c+1493,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T32", false,-1);
        tracep->declQuad(c+1494,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T12", false,-1, 32,0);
        tracep->declQuad(c+1496,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T13", false,-1, 32,0);
        tracep->declQuad(c+1498,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T33", false,-1, 32,0);
        tracep->declBit(c+1500,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T34", false,-1);
        tracep->declQuad(c+1501,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T14", false,-1, 32,0);
        tracep->declBit(c+1503,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T15", false,-1);
        tracep->declBit(c+1503,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 regStage1_b_acc_shift", false,-1);
        tracep->declBit(c+1504,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 stage1_b_acc_shift", false,-1);
        tracep->declBit(c+1504,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R16", false,-1);
        tracep->declBit(c+1505,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R17", false,-1);
        tracep->declBit(c+1506,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R18", false,-1);
        tracep->declBit(c+1507,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R19", false,-1);
        tracep->declBit(c+1508,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 regStage1_b_clear", false,-1);
        tracep->declBit(c+1509,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 stage1_b_clear", false,-1);
        tracep->declBit(c+1509,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R20", false,-1);
        tracep->declBit(c+1510,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R21", false,-1);
        tracep->declBit(c+1511,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R22", false,-1);
        tracep->declBit(c+1512,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R23", false,-1);
        tracep->declBit(c+1513,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 regStage1_v", false,-1);
        tracep->declBit(c+1514,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 stage1_v", false,-1);
        tracep->declBit(c+1514,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R24", false,-1);
        tracep->declBit(c+1515,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R25", false,-1);
        tracep->declBit(c+1516,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R26", false,-1);
        tracep->declBit(c+1517,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 R27", false,-1);
        tracep->declBit(c+6745,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 T35", false,-1);
        tracep->declBus(c+1485,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor_io_r", false,-1, 6,0);
        tracep->declBus(c+7106,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor clk", false,-1);
        tracep->declQuad(c+1471,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor io_c", false,-1, 63,0);
        tracep->declQuad(c+1469,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor io_d", false,-1, 63,0);
        tracep->declBus(c+1485,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor io_r", false,-1, 6,0);
        tracep->declBus(c+1485,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor R0", false,-1, 6,0);
        tracep->declBus(c+1518,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor R1", false,-1, 6,0);
        tracep->declBus(c+1519,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor R2", false,-1, 6,0);
        tracep->declBus(c+1520,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T3", false,-1, 6,0);
        tracep->declBus(c+1521,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T4", false,-1, 6,0);
        tracep->declBus(c+1522,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T5", false,-1, 5,0);
        tracep->declBus(c+1523,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T6", false,-1, 5,0);
        tracep->declBus(c+1524,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T7", false,-1, 4,0);
        tracep->declBus(c+1525,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T8", false,-1, 4,0);
        tracep->declBus(c+1526,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T9", false,-1, 3,0);
        tracep->declBus(c+1527,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T10", false,-1, 3,0);
        tracep->declBus(c+1528,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T11", false,-1, 2,0);
        tracep->declBus(c+1529,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T12", false,-1, 2,0);
        tracep->declBus(c+1530,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T13", false,-1, 1,0);
        tracep->declBus(c+1531,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T14", false,-1, 1,0);
        tracep->declBit(c+1532,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T15", false,-1);
        tracep->declQuad(c+1533,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T16", false,-1, 63,0);
        tracep->declBus(c+1535,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T194", false,-1, 1,0);
        tracep->declBit(c+1536,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T17", false,-1);
        tracep->declBus(c+1537,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T195", false,-1, 2,0);
        tracep->declBus(c+1538,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T18", false,-1, 1,0);
        tracep->declBus(c+1539,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T19", false,-1, 1,0);
        tracep->declBit(c+1540,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T20", false,-1);
        tracep->declBus(c+1541,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T196", false,-1, 1,0);
        tracep->declBit(c+1542,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T21", false,-1);
        tracep->declBus(c+1543,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T197", false,-1, 3,0);
        tracep->declBus(c+1544,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T22", false,-1, 2,0);
        tracep->declBus(c+1545,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T23", false,-1, 2,0);
        tracep->declBus(c+1546,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T24", false,-1, 1,0);
        tracep->declBus(c+1547,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T25", false,-1, 1,0);
        tracep->declBit(c+1548,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T26", false,-1);
        tracep->declBus(c+1549,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T198", false,-1, 1,0);
        tracep->declBit(c+1550,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T27", false,-1);
        tracep->declBus(c+1551,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T199", false,-1, 2,0);
        tracep->declBus(c+1552,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T28", false,-1, 1,0);
        tracep->declBus(c+1553,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T29", false,-1, 1,0);
        tracep->declBit(c+1554,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T30", false,-1);
        tracep->declBus(c+1555,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T200", false,-1, 1,0);
        tracep->declBit(c+1556,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T31", false,-1);
        tracep->declBus(c+1557,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T201", false,-1, 4,0);
        tracep->declBus(c+1558,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T32", false,-1, 3,0);
        tracep->declBus(c+1559,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T33", false,-1, 3,0);
        tracep->declBus(c+1560,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T34", false,-1, 2,0);
        tracep->declBus(c+1561,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T35", false,-1, 2,0);
        tracep->declBus(c+1562,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T36", false,-1, 1,0);
        tracep->declBus(c+1563,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T37", false,-1, 1,0);
        tracep->declBit(c+1564,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T38", false,-1);
        tracep->declBus(c+1565,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T202", false,-1, 1,0);
        tracep->declBit(c+1566,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T39", false,-1);
        tracep->declBus(c+1567,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T203", false,-1, 2,0);
        tracep->declBus(c+1568,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T40", false,-1, 1,0);
        tracep->declBus(c+1569,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T41", false,-1, 1,0);
        tracep->declBit(c+1570,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T42", false,-1);
        tracep->declBus(c+1571,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T204", false,-1, 1,0);
        tracep->declBit(c+1572,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T43", false,-1);
        tracep->declBus(c+1573,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T205", false,-1, 3,0);
        tracep->declBus(c+1574,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T44", false,-1, 2,0);
        tracep->declBus(c+1575,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T45", false,-1, 2,0);
        tracep->declBus(c+1576,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T46", false,-1, 1,0);
        tracep->declBus(c+1577,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T47", false,-1, 1,0);
        tracep->declBit(c+1578,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T48", false,-1);
        tracep->declBus(c+1579,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T206", false,-1, 1,0);
        tracep->declBit(c+1580,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T49", false,-1);
        tracep->declBus(c+1581,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T207", false,-1, 2,0);
        tracep->declBus(c+1582,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T50", false,-1, 1,0);
        tracep->declBus(c+1583,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T51", false,-1, 1,0);
        tracep->declBit(c+1584,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T52", false,-1);
        tracep->declBus(c+1585,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T208", false,-1, 1,0);
        tracep->declBit(c+1586,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T53", false,-1);
        tracep->declBus(c+1587,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T209", false,-1, 5,0);
        tracep->declBus(c+1588,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T54", false,-1, 4,0);
        tracep->declBus(c+1589,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T55", false,-1, 4,0);
        tracep->declBus(c+1590,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T56", false,-1, 3,0);
        tracep->declBus(c+1591,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T57", false,-1, 3,0);
        tracep->declBus(c+1592,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T58", false,-1, 2,0);
        tracep->declBus(c+1593,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T59", false,-1, 2,0);
        tracep->declBus(c+1594,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T60", false,-1, 1,0);
        tracep->declBus(c+1595,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T61", false,-1, 1,0);
        tracep->declBit(c+1596,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T62", false,-1);
        tracep->declBus(c+1597,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T210", false,-1, 1,0);
        tracep->declBit(c+1598,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T63", false,-1);
        tracep->declBus(c+1599,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T211", false,-1, 2,0);
        tracep->declBus(c+1600,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T64", false,-1, 1,0);
        tracep->declBus(c+1601,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T65", false,-1, 1,0);
        tracep->declBit(c+1602,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T66", false,-1);
        tracep->declBus(c+1603,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T212", false,-1, 1,0);
        tracep->declBit(c+1604,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T67", false,-1);
        tracep->declBus(c+1605,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T213", false,-1, 3,0);
        tracep->declBus(c+1606,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T68", false,-1, 2,0);
        tracep->declBus(c+1607,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T69", false,-1, 2,0);
        tracep->declBus(c+1608,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T70", false,-1, 1,0);
        tracep->declBus(c+1609,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T71", false,-1, 1,0);
        tracep->declBit(c+1610,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T72", false,-1);
        tracep->declBus(c+1611,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T214", false,-1, 1,0);
        tracep->declBit(c+1612,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T73", false,-1);
        tracep->declBus(c+1613,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T215", false,-1, 2,0);
        tracep->declBus(c+1614,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T74", false,-1, 1,0);
        tracep->declBus(c+1615,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T75", false,-1, 1,0);
        tracep->declBit(c+1616,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T76", false,-1);
        tracep->declBus(c+1617,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T216", false,-1, 1,0);
        tracep->declBit(c+1618,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T77", false,-1);
        tracep->declBus(c+1619,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T217", false,-1, 4,0);
        tracep->declBus(c+1620,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T78", false,-1, 3,0);
        tracep->declBus(c+1621,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T79", false,-1, 3,0);
        tracep->declBus(c+1622,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T80", false,-1, 2,0);
        tracep->declBus(c+1623,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T81", false,-1, 2,0);
        tracep->declBus(c+1624,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T82", false,-1, 1,0);
        tracep->declBus(c+1625,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T83", false,-1, 1,0);
        tracep->declBit(c+1626,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T84", false,-1);
        tracep->declBus(c+1627,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T218", false,-1, 1,0);
        tracep->declBit(c+1628,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T85", false,-1);
        tracep->declBus(c+1629,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T219", false,-1, 2,0);
        tracep->declBus(c+1630,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T86", false,-1, 1,0);
        tracep->declBus(c+1631,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T87", false,-1, 1,0);
        tracep->declBit(c+1632,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T88", false,-1);
        tracep->declBus(c+1633,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T220", false,-1, 1,0);
        tracep->declBit(c+1634,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T89", false,-1);
        tracep->declBus(c+1635,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T221", false,-1, 3,0);
        tracep->declBus(c+1636,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T90", false,-1, 2,0);
        tracep->declBus(c+1637,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T91", false,-1, 2,0);
        tracep->declBus(c+1638,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T92", false,-1, 1,0);
        tracep->declBus(c+1639,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T93", false,-1, 1,0);
        tracep->declBit(c+1640,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T94", false,-1);
        tracep->declBus(c+1641,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T222", false,-1, 1,0);
        tracep->declBit(c+1642,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T95", false,-1);
        tracep->declBus(c+1643,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T223", false,-1, 2,0);
        tracep->declBus(c+1644,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T96", false,-1, 1,0);
        tracep->declBus(c+1645,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T97", false,-1, 1,0);
        tracep->declBit(c+1646,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T98", false,-1);
        tracep->declBus(c+1647,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T224", false,-1, 1,0);
        tracep->declBit(c+1648,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T99", false,-1);
        tracep->declBus(c+1649,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T225", false,-1, 6,0);
        tracep->declBus(c+1650,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T100", false,-1, 5,0);
        tracep->declBus(c+1651,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T101", false,-1, 5,0);
        tracep->declBus(c+1652,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T102", false,-1, 4,0);
        tracep->declBus(c+1653,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T103", false,-1, 4,0);
        tracep->declBus(c+1654,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T104", false,-1, 3,0);
        tracep->declBus(c+1655,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T105", false,-1, 3,0);
        tracep->declBus(c+1656,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T106", false,-1, 2,0);
        tracep->declBus(c+1657,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T107", false,-1, 2,0);
        tracep->declBus(c+1658,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T108", false,-1, 1,0);
        tracep->declBus(c+1659,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T109", false,-1, 1,0);
        tracep->declBit(c+1660,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T110", false,-1);
        tracep->declBus(c+1661,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T226", false,-1, 1,0);
        tracep->declBit(c+1662,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T111", false,-1);
        tracep->declBus(c+1663,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T227", false,-1, 2,0);
        tracep->declBus(c+1664,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T112", false,-1, 1,0);
        tracep->declBus(c+1665,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T113", false,-1, 1,0);
        tracep->declBit(c+1666,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T114", false,-1);
        tracep->declBus(c+1667,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T228", false,-1, 1,0);
        tracep->declBit(c+1668,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T115", false,-1);
        tracep->declBus(c+1669,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T229", false,-1, 3,0);
        tracep->declBus(c+1670,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T116", false,-1, 2,0);
        tracep->declBus(c+1671,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T117", false,-1, 2,0);
        tracep->declBus(c+1672,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T118", false,-1, 1,0);
        tracep->declBus(c+1673,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T119", false,-1, 1,0);
        tracep->declBit(c+1674,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T120", false,-1);
        tracep->declBus(c+1675,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T230", false,-1, 1,0);
        tracep->declBit(c+1676,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T121", false,-1);
        tracep->declBus(c+1677,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T231", false,-1, 2,0);
        tracep->declBus(c+1678,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T122", false,-1, 1,0);
        tracep->declBus(c+1679,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T123", false,-1, 1,0);
        tracep->declBit(c+1680,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T124", false,-1);
        tracep->declBus(c+1681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T232", false,-1, 1,0);
        tracep->declBit(c+1682,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T125", false,-1);
        tracep->declBus(c+1683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T233", false,-1, 4,0);
        tracep->declBus(c+1684,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T126", false,-1, 3,0);
        tracep->declBus(c+1685,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T127", false,-1, 3,0);
        tracep->declBus(c+1686,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T128", false,-1, 2,0);
        tracep->declBus(c+1687,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T129", false,-1, 2,0);
        tracep->declBus(c+1688,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T130", false,-1, 1,0);
        tracep->declBus(c+1689,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T131", false,-1, 1,0);
        tracep->declBit(c+1690,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T132", false,-1);
        tracep->declBus(c+1691,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T234", false,-1, 1,0);
        tracep->declBit(c+1692,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T133", false,-1);
        tracep->declBus(c+1693,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T235", false,-1, 2,0);
        tracep->declBus(c+1694,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T134", false,-1, 1,0);
        tracep->declBus(c+1695,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T135", false,-1, 1,0);
        tracep->declBit(c+1696,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T136", false,-1);
        tracep->declBus(c+1697,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T236", false,-1, 1,0);
        tracep->declBit(c+1698,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T137", false,-1);
        tracep->declBus(c+1699,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T237", false,-1, 3,0);
        tracep->declBus(c+1700,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T138", false,-1, 2,0);
        tracep->declBus(c+1701,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T139", false,-1, 2,0);
        tracep->declBus(c+1702,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T140", false,-1, 1,0);
        tracep->declBus(c+1703,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T141", false,-1, 1,0);
        tracep->declBit(c+1704,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T142", false,-1);
        tracep->declBus(c+1705,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T238", false,-1, 1,0);
        tracep->declBit(c+1706,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T143", false,-1);
        tracep->declBus(c+1707,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T239", false,-1, 2,0);
        tracep->declBus(c+1708,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T144", false,-1, 1,0);
        tracep->declBus(c+1709,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T145", false,-1, 1,0);
        tracep->declBit(c+1710,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T146", false,-1);
        tracep->declBus(c+1711,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T240", false,-1, 1,0);
        tracep->declBit(c+1712,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T147", false,-1);
        tracep->declBus(c+1713,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T241", false,-1, 5,0);
        tracep->declBus(c+1714,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T148", false,-1, 4,0);
        tracep->declBus(c+1715,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T149", false,-1, 4,0);
        tracep->declBus(c+1716,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T150", false,-1, 3,0);
        tracep->declBus(c+1717,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T151", false,-1, 3,0);
        tracep->declBus(c+1718,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T152", false,-1, 2,0);
        tracep->declBus(c+1719,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T153", false,-1, 2,0);
        tracep->declBus(c+1720,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T154", false,-1, 1,0);
        tracep->declBus(c+1721,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T155", false,-1, 1,0);
        tracep->declBit(c+1722,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T156", false,-1);
        tracep->declBus(c+1723,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T242", false,-1, 1,0);
        tracep->declBit(c+1724,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T157", false,-1);
        tracep->declBus(c+1725,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T243", false,-1, 2,0);
        tracep->declBus(c+1726,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T158", false,-1, 1,0);
        tracep->declBus(c+1727,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T159", false,-1, 1,0);
        tracep->declBit(c+1728,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T160", false,-1);
        tracep->declBus(c+1729,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T244", false,-1, 1,0);
        tracep->declBit(c+1730,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T161", false,-1);
        tracep->declBus(c+1731,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T245", false,-1, 3,0);
        tracep->declBus(c+1732,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T162", false,-1, 2,0);
        tracep->declBus(c+1733,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T163", false,-1, 2,0);
        tracep->declBus(c+1734,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T164", false,-1, 1,0);
        tracep->declBus(c+1735,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T165", false,-1, 1,0);
        tracep->declBit(c+1736,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T166", false,-1);
        tracep->declBus(c+1737,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T246", false,-1, 1,0);
        tracep->declBit(c+1738,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T167", false,-1);
        tracep->declBus(c+1739,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T247", false,-1, 2,0);
        tracep->declBus(c+1740,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T168", false,-1, 1,0);
        tracep->declBus(c+1741,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T169", false,-1, 1,0);
        tracep->declBit(c+1742,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T170", false,-1);
        tracep->declBus(c+1743,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T248", false,-1, 1,0);
        tracep->declBit(c+1744,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T171", false,-1);
        tracep->declBus(c+1745,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T249", false,-1, 4,0);
        tracep->declBus(c+1746,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T172", false,-1, 3,0);
        tracep->declBus(c+1747,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T173", false,-1, 3,0);
        tracep->declBus(c+1748,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T174", false,-1, 2,0);
        tracep->declBus(c+1749,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T175", false,-1, 2,0);
        tracep->declBus(c+1750,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T176", false,-1, 1,0);
        tracep->declBus(c+1751,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T177", false,-1, 1,0);
        tracep->declBit(c+1752,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T178", false,-1);
        tracep->declBus(c+1753,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T250", false,-1, 1,0);
        tracep->declBit(c+1754,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T179", false,-1);
        tracep->declBus(c+1755,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T251", false,-1, 2,0);
        tracep->declBus(c+1756,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T180", false,-1, 1,0);
        tracep->declBus(c+1757,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T181", false,-1, 1,0);
        tracep->declBit(c+1758,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T182", false,-1);
        tracep->declBus(c+1759,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T252", false,-1, 1,0);
        tracep->declBit(c+1760,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T183", false,-1);
        tracep->declBus(c+1761,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T253", false,-1, 3,0);
        tracep->declBus(c+1762,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T184", false,-1, 2,0);
        tracep->declBus(c+1763,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T185", false,-1, 2,0);
        tracep->declBus(c+1764,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T186", false,-1, 1,0);
        tracep->declBus(c+1765,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T187", false,-1, 1,0);
        tracep->declBit(c+1766,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T188", false,-1);
        tracep->declBus(c+1767,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T254", false,-1, 1,0);
        tracep->declBit(c+1768,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T189", false,-1);
        tracep->declBus(c+1769,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T255", false,-1, 2,0);
        tracep->declBus(c+1770,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T190", false,-1, 1,0);
        tracep->declBus(c+1771,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T191", false,-1, 1,0);
        tracep->declBit(c+1772,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T192", false,-1);
        tracep->declBus(c+1773,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T256", false,-1, 1,0);
        tracep->declBit(c+1774,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor T193", false,-1);
        tracep->declBus(c+7107,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_1 compressor initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 reset", false,-1);
        tracep->declBit(c+1146,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_in_valid", false,-1);
        tracep->declQuad(c+1144,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_in_bits_a", false,-1, 63,0);
        tracep->declQuad(c+1142,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_in_bits_b", false,-1, 63,0);
        tracep->declBit(c+1141,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_in_bits_acc_shift", false,-1);
        tracep->declBit(c+1140,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_in_bits_neg", false,-1);
        tracep->declBit(c+1139,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_in_bits_clear", false,-1);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 io_out", false,-1, 31,0);
        tracep->declQuad(c+1775,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R0", false,-1, 63,0);
        tracep->declQuad(c+1777,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R1", false,-1, 63,0);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 regAcc", false,-1, 31,0);
        tracep->declBus(c+1779,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T28", false,-1, 31,0);
        tracep->declQuad(c+1780,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T2", false,-1, 32,0);
        tracep->declQuad(c+1782,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T29", false,-1, 32,0);
        tracep->declQuad(c+1784,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T3", false,-1, 32,0);
        tracep->declQuad(c+1786,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T30", false,-1, 32,0);
        tracep->declBus(c+1788,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T4", false,-1, 7,0);
        tracep->declBus(c+1789,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T5", false,-1, 7,0);
        tracep->declBus(c+1789,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T6", false,-1, 7,0);
        tracep->declBus(c+1790,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 regStage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+1791,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 stage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+1792,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T7", false,-1, 7,0);
        tracep->declBit(c+1793,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 regStage1_b_neg", false,-1);
        tracep->declBit(c+1794,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 stage1_b_neg", false,-1);
        tracep->declBit(c+1794,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R8", false,-1);
        tracep->declBit(c+1795,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R9", false,-1);
        tracep->declBit(c+1796,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R10", false,-1);
        tracep->declBit(c+1797,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R11", false,-1);
        tracep->declBus(c+1798,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T31", false,-1, 24,0);
        tracep->declBit(c+1799,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T32", false,-1);
        tracep->declQuad(c+1800,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T12", false,-1, 32,0);
        tracep->declQuad(c+1802,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T13", false,-1, 32,0);
        tracep->declQuad(c+1804,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T33", false,-1, 32,0);
        tracep->declBit(c+1806,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T34", false,-1);
        tracep->declQuad(c+1807,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T14", false,-1, 32,0);
        tracep->declBit(c+1809,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T15", false,-1);
        tracep->declBit(c+1809,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 regStage1_b_acc_shift", false,-1);
        tracep->declBit(c+1810,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 stage1_b_acc_shift", false,-1);
        tracep->declBit(c+1810,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R16", false,-1);
        tracep->declBit(c+1811,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R17", false,-1);
        tracep->declBit(c+1812,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R18", false,-1);
        tracep->declBit(c+1813,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R19", false,-1);
        tracep->declBit(c+1814,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 regStage1_b_clear", false,-1);
        tracep->declBit(c+1815,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 stage1_b_clear", false,-1);
        tracep->declBit(c+1815,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R20", false,-1);
        tracep->declBit(c+1816,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R21", false,-1);
        tracep->declBit(c+1817,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R22", false,-1);
        tracep->declBit(c+1818,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R23", false,-1);
        tracep->declBit(c+1819,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 regStage1_v", false,-1);
        tracep->declBit(c+1820,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 stage1_v", false,-1);
        tracep->declBit(c+1820,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R24", false,-1);
        tracep->declBit(c+1821,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R25", false,-1);
        tracep->declBit(c+1822,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R26", false,-1);
        tracep->declBit(c+1823,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 R27", false,-1);
        tracep->declBit(c+6746,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 T35", false,-1);
        tracep->declBus(c+1791,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor_io_r", false,-1, 6,0);
        tracep->declBus(c+7108,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor clk", false,-1);
        tracep->declQuad(c+1777,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor io_c", false,-1, 63,0);
        tracep->declQuad(c+1775,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor io_d", false,-1, 63,0);
        tracep->declBus(c+1791,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor io_r", false,-1, 6,0);
        tracep->declBus(c+1791,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor R0", false,-1, 6,0);
        tracep->declBus(c+1824,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor R1", false,-1, 6,0);
        tracep->declBus(c+1825,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor R2", false,-1, 6,0);
        tracep->declBus(c+1826,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T3", false,-1, 6,0);
        tracep->declBus(c+1827,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T4", false,-1, 6,0);
        tracep->declBus(c+1828,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T5", false,-1, 5,0);
        tracep->declBus(c+1829,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T6", false,-1, 5,0);
        tracep->declBus(c+1830,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T7", false,-1, 4,0);
        tracep->declBus(c+1831,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T8", false,-1, 4,0);
        tracep->declBus(c+1832,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T9", false,-1, 3,0);
        tracep->declBus(c+1833,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T10", false,-1, 3,0);
        tracep->declBus(c+1834,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T11", false,-1, 2,0);
        tracep->declBus(c+1835,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T12", false,-1, 2,0);
        tracep->declBus(c+1836,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T13", false,-1, 1,0);
        tracep->declBus(c+1837,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T14", false,-1, 1,0);
        tracep->declBit(c+1838,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T15", false,-1);
        tracep->declQuad(c+1839,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T16", false,-1, 63,0);
        tracep->declBus(c+1841,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T194", false,-1, 1,0);
        tracep->declBit(c+1842,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T17", false,-1);
        tracep->declBus(c+1843,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T195", false,-1, 2,0);
        tracep->declBus(c+1844,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T18", false,-1, 1,0);
        tracep->declBus(c+1845,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T19", false,-1, 1,0);
        tracep->declBit(c+1846,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T20", false,-1);
        tracep->declBus(c+1847,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T196", false,-1, 1,0);
        tracep->declBit(c+1848,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T21", false,-1);
        tracep->declBus(c+1849,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T197", false,-1, 3,0);
        tracep->declBus(c+1850,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T22", false,-1, 2,0);
        tracep->declBus(c+1851,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T23", false,-1, 2,0);
        tracep->declBus(c+1852,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T24", false,-1, 1,0);
        tracep->declBus(c+1853,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T25", false,-1, 1,0);
        tracep->declBit(c+1854,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T26", false,-1);
        tracep->declBus(c+1855,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T198", false,-1, 1,0);
        tracep->declBit(c+1856,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T27", false,-1);
        tracep->declBus(c+1857,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T199", false,-1, 2,0);
        tracep->declBus(c+1858,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T28", false,-1, 1,0);
        tracep->declBus(c+1859,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T29", false,-1, 1,0);
        tracep->declBit(c+1860,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T30", false,-1);
        tracep->declBus(c+1861,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T200", false,-1, 1,0);
        tracep->declBit(c+1862,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T31", false,-1);
        tracep->declBus(c+1863,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T201", false,-1, 4,0);
        tracep->declBus(c+1864,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T32", false,-1, 3,0);
        tracep->declBus(c+1865,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T33", false,-1, 3,0);
        tracep->declBus(c+1866,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T34", false,-1, 2,0);
        tracep->declBus(c+1867,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T35", false,-1, 2,0);
        tracep->declBus(c+1868,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T36", false,-1, 1,0);
        tracep->declBus(c+1869,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T37", false,-1, 1,0);
        tracep->declBit(c+1870,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T38", false,-1);
        tracep->declBus(c+1871,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T202", false,-1, 1,0);
        tracep->declBit(c+1872,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T39", false,-1);
        tracep->declBus(c+1873,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T203", false,-1, 2,0);
        tracep->declBus(c+1874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T40", false,-1, 1,0);
        tracep->declBus(c+1875,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T41", false,-1, 1,0);
        tracep->declBit(c+1876,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T42", false,-1);
        tracep->declBus(c+1877,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T204", false,-1, 1,0);
        tracep->declBit(c+1878,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T43", false,-1);
        tracep->declBus(c+1879,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T205", false,-1, 3,0);
        tracep->declBus(c+1880,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T44", false,-1, 2,0);
        tracep->declBus(c+1881,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T45", false,-1, 2,0);
        tracep->declBus(c+1882,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T46", false,-1, 1,0);
        tracep->declBus(c+1883,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T47", false,-1, 1,0);
        tracep->declBit(c+1884,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T48", false,-1);
        tracep->declBus(c+1885,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T206", false,-1, 1,0);
        tracep->declBit(c+1886,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T49", false,-1);
        tracep->declBus(c+1887,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T207", false,-1, 2,0);
        tracep->declBus(c+1888,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T50", false,-1, 1,0);
        tracep->declBus(c+1889,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T51", false,-1, 1,0);
        tracep->declBit(c+1890,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T52", false,-1);
        tracep->declBus(c+1891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T208", false,-1, 1,0);
        tracep->declBit(c+1892,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T53", false,-1);
        tracep->declBus(c+1893,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T209", false,-1, 5,0);
        tracep->declBus(c+1894,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T54", false,-1, 4,0);
        tracep->declBus(c+1895,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T55", false,-1, 4,0);
        tracep->declBus(c+1896,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T56", false,-1, 3,0);
        tracep->declBus(c+1897,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T57", false,-1, 3,0);
        tracep->declBus(c+1898,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T58", false,-1, 2,0);
        tracep->declBus(c+1899,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T59", false,-1, 2,0);
        tracep->declBus(c+1900,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T60", false,-1, 1,0);
        tracep->declBus(c+1901,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T61", false,-1, 1,0);
        tracep->declBit(c+1902,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T62", false,-1);
        tracep->declBus(c+1903,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T210", false,-1, 1,0);
        tracep->declBit(c+1904,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T63", false,-1);
        tracep->declBus(c+1905,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T211", false,-1, 2,0);
        tracep->declBus(c+1906,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T64", false,-1, 1,0);
        tracep->declBus(c+1907,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T65", false,-1, 1,0);
        tracep->declBit(c+1908,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T66", false,-1);
        tracep->declBus(c+1909,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T212", false,-1, 1,0);
        tracep->declBit(c+1910,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T67", false,-1);
        tracep->declBus(c+1911,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T213", false,-1, 3,0);
        tracep->declBus(c+1912,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T68", false,-1, 2,0);
        tracep->declBus(c+1913,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T69", false,-1, 2,0);
        tracep->declBus(c+1914,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T70", false,-1, 1,0);
        tracep->declBus(c+1915,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T71", false,-1, 1,0);
        tracep->declBit(c+1916,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T72", false,-1);
        tracep->declBus(c+1917,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T214", false,-1, 1,0);
        tracep->declBit(c+1918,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T73", false,-1);
        tracep->declBus(c+1919,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T215", false,-1, 2,0);
        tracep->declBus(c+1920,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T74", false,-1, 1,0);
        tracep->declBus(c+1921,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T75", false,-1, 1,0);
        tracep->declBit(c+1922,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T76", false,-1);
        tracep->declBus(c+1923,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T216", false,-1, 1,0);
        tracep->declBit(c+1924,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T77", false,-1);
        tracep->declBus(c+1925,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T217", false,-1, 4,0);
        tracep->declBus(c+1926,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T78", false,-1, 3,0);
        tracep->declBus(c+1927,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T79", false,-1, 3,0);
        tracep->declBus(c+1928,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T80", false,-1, 2,0);
        tracep->declBus(c+1929,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T81", false,-1, 2,0);
        tracep->declBus(c+1930,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T82", false,-1, 1,0);
        tracep->declBus(c+1931,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T83", false,-1, 1,0);
        tracep->declBit(c+1932,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T84", false,-1);
        tracep->declBus(c+1933,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T218", false,-1, 1,0);
        tracep->declBit(c+1934,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T85", false,-1);
        tracep->declBus(c+1935,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T219", false,-1, 2,0);
        tracep->declBus(c+1936,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T86", false,-1, 1,0);
        tracep->declBus(c+1937,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T87", false,-1, 1,0);
        tracep->declBit(c+1938,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T88", false,-1);
        tracep->declBus(c+1939,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T220", false,-1, 1,0);
        tracep->declBit(c+1940,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T89", false,-1);
        tracep->declBus(c+1941,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T221", false,-1, 3,0);
        tracep->declBus(c+1942,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T90", false,-1, 2,0);
        tracep->declBus(c+1943,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T91", false,-1, 2,0);
        tracep->declBus(c+1944,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T92", false,-1, 1,0);
        tracep->declBus(c+1945,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T93", false,-1, 1,0);
        tracep->declBit(c+1946,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T94", false,-1);
        tracep->declBus(c+1947,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T222", false,-1, 1,0);
        tracep->declBit(c+1948,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T95", false,-1);
        tracep->declBus(c+1949,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T223", false,-1, 2,0);
        tracep->declBus(c+1950,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T96", false,-1, 1,0);
        tracep->declBus(c+1951,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T97", false,-1, 1,0);
        tracep->declBit(c+1952,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T98", false,-1);
        tracep->declBus(c+1953,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T224", false,-1, 1,0);
        tracep->declBit(c+1954,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T99", false,-1);
        tracep->declBus(c+1955,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T225", false,-1, 6,0);
        tracep->declBus(c+1956,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T100", false,-1, 5,0);
        tracep->declBus(c+1957,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T101", false,-1, 5,0);
        tracep->declBus(c+1958,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T102", false,-1, 4,0);
        tracep->declBus(c+1959,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T103", false,-1, 4,0);
        tracep->declBus(c+1960,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T104", false,-1, 3,0);
        tracep->declBus(c+1961,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T105", false,-1, 3,0);
        tracep->declBus(c+1962,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T106", false,-1, 2,0);
        tracep->declBus(c+1963,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T107", false,-1, 2,0);
        tracep->declBus(c+1964,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T108", false,-1, 1,0);
        tracep->declBus(c+1965,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T109", false,-1, 1,0);
        tracep->declBit(c+1966,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T110", false,-1);
        tracep->declBus(c+1967,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T226", false,-1, 1,0);
        tracep->declBit(c+1968,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T111", false,-1);
        tracep->declBus(c+1969,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T227", false,-1, 2,0);
        tracep->declBus(c+1970,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T112", false,-1, 1,0);
        tracep->declBus(c+1971,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T113", false,-1, 1,0);
        tracep->declBit(c+1972,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T114", false,-1);
        tracep->declBus(c+1973,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T228", false,-1, 1,0);
        tracep->declBit(c+1974,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T115", false,-1);
        tracep->declBus(c+1975,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T229", false,-1, 3,0);
        tracep->declBus(c+1976,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T116", false,-1, 2,0);
        tracep->declBus(c+1977,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T117", false,-1, 2,0);
        tracep->declBus(c+1978,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T118", false,-1, 1,0);
        tracep->declBus(c+1979,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T119", false,-1, 1,0);
        tracep->declBit(c+1980,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T120", false,-1);
        tracep->declBus(c+1981,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T230", false,-1, 1,0);
        tracep->declBit(c+1982,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T121", false,-1);
        tracep->declBus(c+1983,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T231", false,-1, 2,0);
        tracep->declBus(c+1984,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T122", false,-1, 1,0);
        tracep->declBus(c+1985,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T123", false,-1, 1,0);
        tracep->declBit(c+1986,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T124", false,-1);
        tracep->declBus(c+1987,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T232", false,-1, 1,0);
        tracep->declBit(c+1988,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T125", false,-1);
        tracep->declBus(c+1989,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T233", false,-1, 4,0);
        tracep->declBus(c+1990,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T126", false,-1, 3,0);
        tracep->declBus(c+1991,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T127", false,-1, 3,0);
        tracep->declBus(c+1992,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T128", false,-1, 2,0);
        tracep->declBus(c+1993,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T129", false,-1, 2,0);
        tracep->declBus(c+1994,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T130", false,-1, 1,0);
        tracep->declBus(c+1995,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T131", false,-1, 1,0);
        tracep->declBit(c+1996,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T132", false,-1);
        tracep->declBus(c+1997,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T234", false,-1, 1,0);
        tracep->declBit(c+1998,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T133", false,-1);
        tracep->declBus(c+1999,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T235", false,-1, 2,0);
        tracep->declBus(c+2000,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T134", false,-1, 1,0);
        tracep->declBus(c+2001,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T135", false,-1, 1,0);
        tracep->declBit(c+2002,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T136", false,-1);
        tracep->declBus(c+2003,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T236", false,-1, 1,0);
        tracep->declBit(c+2004,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T137", false,-1);
        tracep->declBus(c+2005,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T237", false,-1, 3,0);
        tracep->declBus(c+2006,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T138", false,-1, 2,0);
        tracep->declBus(c+2007,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T139", false,-1, 2,0);
        tracep->declBus(c+2008,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T140", false,-1, 1,0);
        tracep->declBus(c+2009,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T141", false,-1, 1,0);
        tracep->declBit(c+2010,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T142", false,-1);
        tracep->declBus(c+2011,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T238", false,-1, 1,0);
        tracep->declBit(c+2012,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T143", false,-1);
        tracep->declBus(c+2013,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T239", false,-1, 2,0);
        tracep->declBus(c+2014,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T144", false,-1, 1,0);
        tracep->declBus(c+2015,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T145", false,-1, 1,0);
        tracep->declBit(c+2016,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T146", false,-1);
        tracep->declBus(c+2017,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T240", false,-1, 1,0);
        tracep->declBit(c+2018,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T147", false,-1);
        tracep->declBus(c+2019,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T241", false,-1, 5,0);
        tracep->declBus(c+2020,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T148", false,-1, 4,0);
        tracep->declBus(c+2021,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T149", false,-1, 4,0);
        tracep->declBus(c+2022,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T150", false,-1, 3,0);
        tracep->declBus(c+2023,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T151", false,-1, 3,0);
        tracep->declBus(c+2024,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T152", false,-1, 2,0);
        tracep->declBus(c+2025,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T153", false,-1, 2,0);
        tracep->declBus(c+2026,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T154", false,-1, 1,0);
        tracep->declBus(c+2027,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T155", false,-1, 1,0);
        tracep->declBit(c+2028,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T156", false,-1);
        tracep->declBus(c+2029,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T242", false,-1, 1,0);
        tracep->declBit(c+2030,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T157", false,-1);
        tracep->declBus(c+2031,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T243", false,-1, 2,0);
        tracep->declBus(c+2032,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T158", false,-1, 1,0);
        tracep->declBus(c+2033,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T159", false,-1, 1,0);
        tracep->declBit(c+2034,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T160", false,-1);
        tracep->declBus(c+2035,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T244", false,-1, 1,0);
        tracep->declBit(c+2036,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T161", false,-1);
        tracep->declBus(c+2037,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T245", false,-1, 3,0);
        tracep->declBus(c+2038,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T162", false,-1, 2,0);
        tracep->declBus(c+2039,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T163", false,-1, 2,0);
        tracep->declBus(c+2040,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T164", false,-1, 1,0);
        tracep->declBus(c+2041,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T165", false,-1, 1,0);
        tracep->declBit(c+2042,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T166", false,-1);
        tracep->declBus(c+2043,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T246", false,-1, 1,0);
        tracep->declBit(c+2044,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T167", false,-1);
        tracep->declBus(c+2045,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T247", false,-1, 2,0);
        tracep->declBus(c+2046,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T168", false,-1, 1,0);
        tracep->declBus(c+2047,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T169", false,-1, 1,0);
        tracep->declBit(c+2048,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T170", false,-1);
        tracep->declBus(c+2049,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T248", false,-1, 1,0);
        tracep->declBit(c+2050,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T171", false,-1);
        tracep->declBus(c+2051,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T249", false,-1, 4,0);
        tracep->declBus(c+2052,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T172", false,-1, 3,0);
        tracep->declBus(c+2053,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T173", false,-1, 3,0);
        tracep->declBus(c+2054,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T174", false,-1, 2,0);
        tracep->declBus(c+2055,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T175", false,-1, 2,0);
        tracep->declBus(c+2056,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T176", false,-1, 1,0);
        tracep->declBus(c+2057,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T177", false,-1, 1,0);
        tracep->declBit(c+2058,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T178", false,-1);
        tracep->declBus(c+2059,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T250", false,-1, 1,0);
        tracep->declBit(c+2060,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T179", false,-1);
        tracep->declBus(c+2061,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T251", false,-1, 2,0);
        tracep->declBus(c+2062,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T180", false,-1, 1,0);
        tracep->declBus(c+2063,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T181", false,-1, 1,0);
        tracep->declBit(c+2064,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T182", false,-1);
        tracep->declBus(c+2065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T252", false,-1, 1,0);
        tracep->declBit(c+2066,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T183", false,-1);
        tracep->declBus(c+2067,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T253", false,-1, 3,0);
        tracep->declBus(c+2068,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T184", false,-1, 2,0);
        tracep->declBus(c+2069,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T185", false,-1, 2,0);
        tracep->declBus(c+2070,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T186", false,-1, 1,0);
        tracep->declBus(c+2071,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T187", false,-1, 1,0);
        tracep->declBit(c+2072,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T188", false,-1);
        tracep->declBus(c+2073,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T254", false,-1, 1,0);
        tracep->declBit(c+2074,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T189", false,-1);
        tracep->declBus(c+2075,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T255", false,-1, 2,0);
        tracep->declBus(c+2076,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T190", false,-1, 1,0);
        tracep->declBus(c+2077,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T191", false,-1, 1,0);
        tracep->declBit(c+2078,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T192", false,-1);
        tracep->declBus(c+2079,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T256", false,-1, 1,0);
        tracep->declBit(c+2080,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor T193", false,-1);
        tracep->declBus(c+7109,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_2 compressor initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 reset", false,-1);
        tracep->declBit(c+1138,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_in_valid", false,-1);
        tracep->declQuad(c+1136,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_in_bits_a", false,-1, 63,0);
        tracep->declQuad(c+1134,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_in_bits_b", false,-1, 63,0);
        tracep->declBit(c+1133,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_in_bits_acc_shift", false,-1);
        tracep->declBit(c+1132,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_in_bits_neg", false,-1);
        tracep->declBit(c+1131,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_in_bits_clear", false,-1);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 io_out", false,-1, 31,0);
        tracep->declQuad(c+2081,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R0", false,-1, 63,0);
        tracep->declQuad(c+2083,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R1", false,-1, 63,0);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 regAcc", false,-1, 31,0);
        tracep->declBus(c+2085,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T28", false,-1, 31,0);
        tracep->declQuad(c+2086,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T2", false,-1, 32,0);
        tracep->declQuad(c+2088,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T29", false,-1, 32,0);
        tracep->declQuad(c+2090,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T3", false,-1, 32,0);
        tracep->declQuad(c+2092,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T30", false,-1, 32,0);
        tracep->declBus(c+2094,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T4", false,-1, 7,0);
        tracep->declBus(c+2095,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T5", false,-1, 7,0);
        tracep->declBus(c+2095,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T6", false,-1, 7,0);
        tracep->declBus(c+2096,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 regStage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+2097,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 stage1_b_popcountResult", false,-1, 6,0);
        tracep->declBus(c+2098,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T7", false,-1, 7,0);
        tracep->declBit(c+2099,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 regStage1_b_neg", false,-1);
        tracep->declBit(c+2100,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 stage1_b_neg", false,-1);
        tracep->declBit(c+2100,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R8", false,-1);
        tracep->declBit(c+2101,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R9", false,-1);
        tracep->declBit(c+2102,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R10", false,-1);
        tracep->declBit(c+2103,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R11", false,-1);
        tracep->declBus(c+2104,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T31", false,-1, 24,0);
        tracep->declBit(c+2105,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T32", false,-1);
        tracep->declQuad(c+2106,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T12", false,-1, 32,0);
        tracep->declQuad(c+2108,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T13", false,-1, 32,0);
        tracep->declQuad(c+2110,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T33", false,-1, 32,0);
        tracep->declBit(c+2112,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T34", false,-1);
        tracep->declQuad(c+2113,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T14", false,-1, 32,0);
        tracep->declBit(c+2115,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T15", false,-1);
        tracep->declBit(c+2115,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 regStage1_b_acc_shift", false,-1);
        tracep->declBit(c+2116,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 stage1_b_acc_shift", false,-1);
        tracep->declBit(c+2116,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R16", false,-1);
        tracep->declBit(c+2117,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R17", false,-1);
        tracep->declBit(c+2118,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R18", false,-1);
        tracep->declBit(c+2119,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R19", false,-1);
        tracep->declBit(c+2120,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 regStage1_b_clear", false,-1);
        tracep->declBit(c+2121,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 stage1_b_clear", false,-1);
        tracep->declBit(c+2121,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R20", false,-1);
        tracep->declBit(c+2122,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R21", false,-1);
        tracep->declBit(c+2123,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R22", false,-1);
        tracep->declBit(c+2124,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R23", false,-1);
        tracep->declBit(c+2125,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 regStage1_v", false,-1);
        tracep->declBit(c+2126,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 stage1_v", false,-1);
        tracep->declBit(c+2126,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R24", false,-1);
        tracep->declBit(c+2127,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R25", false,-1);
        tracep->declBit(c+2128,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R26", false,-1);
        tracep->declBit(c+2129,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 R27", false,-1);
        tracep->declBit(c+6747,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 T35", false,-1);
        tracep->declBus(c+2097,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor_io_r", false,-1, 6,0);
        tracep->declBus(c+7110,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor clk", false,-1);
        tracep->declQuad(c+2083,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor io_c", false,-1, 63,0);
        tracep->declQuad(c+2081,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor io_d", false,-1, 63,0);
        tracep->declBus(c+2097,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor io_r", false,-1, 6,0);
        tracep->declBus(c+2097,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor R0", false,-1, 6,0);
        tracep->declBus(c+2130,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor R1", false,-1, 6,0);
        tracep->declBus(c+2131,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor R2", false,-1, 6,0);
        tracep->declBus(c+2132,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T3", false,-1, 6,0);
        tracep->declBus(c+2133,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T4", false,-1, 6,0);
        tracep->declBus(c+2134,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T5", false,-1, 5,0);
        tracep->declBus(c+2135,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T6", false,-1, 5,0);
        tracep->declBus(c+2136,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T7", false,-1, 4,0);
        tracep->declBus(c+2137,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T8", false,-1, 4,0);
        tracep->declBus(c+2138,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T9", false,-1, 3,0);
        tracep->declBus(c+2139,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T10", false,-1, 3,0);
        tracep->declBus(c+2140,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T11", false,-1, 2,0);
        tracep->declBus(c+2141,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T12", false,-1, 2,0);
        tracep->declBus(c+2142,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T13", false,-1, 1,0);
        tracep->declBus(c+2143,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T14", false,-1, 1,0);
        tracep->declBit(c+2144,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T15", false,-1);
        tracep->declQuad(c+2145,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T16", false,-1, 63,0);
        tracep->declBus(c+2147,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T194", false,-1, 1,0);
        tracep->declBit(c+2148,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T17", false,-1);
        tracep->declBus(c+2149,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T195", false,-1, 2,0);
        tracep->declBus(c+2150,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T18", false,-1, 1,0);
        tracep->declBus(c+2151,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T19", false,-1, 1,0);
        tracep->declBit(c+2152,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T20", false,-1);
        tracep->declBus(c+2153,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T196", false,-1, 1,0);
        tracep->declBit(c+2154,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T21", false,-1);
        tracep->declBus(c+2155,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T197", false,-1, 3,0);
        tracep->declBus(c+2156,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T22", false,-1, 2,0);
        tracep->declBus(c+2157,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T23", false,-1, 2,0);
        tracep->declBus(c+2158,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T24", false,-1, 1,0);
        tracep->declBus(c+2159,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T25", false,-1, 1,0);
        tracep->declBit(c+2160,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T26", false,-1);
        tracep->declBus(c+2161,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T198", false,-1, 1,0);
        tracep->declBit(c+2162,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T27", false,-1);
        tracep->declBus(c+2163,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T199", false,-1, 2,0);
        tracep->declBus(c+2164,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T28", false,-1, 1,0);
        tracep->declBus(c+2165,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T29", false,-1, 1,0);
        tracep->declBit(c+2166,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T30", false,-1);
        tracep->declBus(c+2167,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T200", false,-1, 1,0);
        tracep->declBit(c+2168,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T31", false,-1);
        tracep->declBus(c+2169,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T201", false,-1, 4,0);
        tracep->declBus(c+2170,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T32", false,-1, 3,0);
        tracep->declBus(c+2171,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T33", false,-1, 3,0);
        tracep->declBus(c+2172,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T34", false,-1, 2,0);
        tracep->declBus(c+2173,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T35", false,-1, 2,0);
        tracep->declBus(c+2174,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T36", false,-1, 1,0);
        tracep->declBus(c+2175,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T37", false,-1, 1,0);
        tracep->declBit(c+2176,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T38", false,-1);
        tracep->declBus(c+2177,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T202", false,-1, 1,0);
        tracep->declBit(c+2178,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T39", false,-1);
        tracep->declBus(c+2179,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T203", false,-1, 2,0);
        tracep->declBus(c+2180,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T40", false,-1, 1,0);
        tracep->declBus(c+2181,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T41", false,-1, 1,0);
        tracep->declBit(c+2182,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T42", false,-1);
        tracep->declBus(c+2183,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T204", false,-1, 1,0);
        tracep->declBit(c+2184,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T43", false,-1);
        tracep->declBus(c+2185,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T205", false,-1, 3,0);
        tracep->declBus(c+2186,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T44", false,-1, 2,0);
        tracep->declBus(c+2187,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T45", false,-1, 2,0);
        tracep->declBus(c+2188,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T46", false,-1, 1,0);
        tracep->declBus(c+2189,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T47", false,-1, 1,0);
        tracep->declBit(c+2190,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T48", false,-1);
        tracep->declBus(c+2191,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T206", false,-1, 1,0);
        tracep->declBit(c+2192,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T49", false,-1);
        tracep->declBus(c+2193,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T207", false,-1, 2,0);
        tracep->declBus(c+2194,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T50", false,-1, 1,0);
        tracep->declBus(c+2195,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T51", false,-1, 1,0);
        tracep->declBit(c+2196,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T52", false,-1);
        tracep->declBus(c+2197,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T208", false,-1, 1,0);
        tracep->declBit(c+2198,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T53", false,-1);
        tracep->declBus(c+2199,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T209", false,-1, 5,0);
        tracep->declBus(c+2200,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T54", false,-1, 4,0);
        tracep->declBus(c+2201,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T55", false,-1, 4,0);
        tracep->declBus(c+2202,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T56", false,-1, 3,0);
        tracep->declBus(c+2203,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T57", false,-1, 3,0);
        tracep->declBus(c+2204,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T58", false,-1, 2,0);
        tracep->declBus(c+2205,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T59", false,-1, 2,0);
        tracep->declBus(c+2206,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T60", false,-1, 1,0);
        tracep->declBus(c+2207,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T61", false,-1, 1,0);
        tracep->declBit(c+2208,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T62", false,-1);
        tracep->declBus(c+2209,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T210", false,-1, 1,0);
        tracep->declBit(c+2210,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T63", false,-1);
        tracep->declBus(c+2211,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T211", false,-1, 2,0);
        tracep->declBus(c+2212,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T64", false,-1, 1,0);
        tracep->declBus(c+2213,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T65", false,-1, 1,0);
        tracep->declBit(c+2214,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T66", false,-1);
        tracep->declBus(c+2215,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T212", false,-1, 1,0);
        tracep->declBit(c+2216,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T67", false,-1);
        tracep->declBus(c+2217,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T213", false,-1, 3,0);
        tracep->declBus(c+2218,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T68", false,-1, 2,0);
        tracep->declBus(c+2219,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T69", false,-1, 2,0);
        tracep->declBus(c+2220,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T70", false,-1, 1,0);
        tracep->declBus(c+2221,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T71", false,-1, 1,0);
        tracep->declBit(c+2222,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T72", false,-1);
        tracep->declBus(c+2223,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T214", false,-1, 1,0);
        tracep->declBit(c+2224,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T73", false,-1);
        tracep->declBus(c+2225,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T215", false,-1, 2,0);
        tracep->declBus(c+2226,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T74", false,-1, 1,0);
        tracep->declBus(c+2227,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T75", false,-1, 1,0);
        tracep->declBit(c+2228,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T76", false,-1);
        tracep->declBus(c+2229,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T216", false,-1, 1,0);
        tracep->declBit(c+2230,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T77", false,-1);
        tracep->declBus(c+2231,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T217", false,-1, 4,0);
        tracep->declBus(c+2232,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T78", false,-1, 3,0);
        tracep->declBus(c+2233,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T79", false,-1, 3,0);
        tracep->declBus(c+2234,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T80", false,-1, 2,0);
        tracep->declBus(c+2235,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T81", false,-1, 2,0);
        tracep->declBus(c+2236,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T82", false,-1, 1,0);
        tracep->declBus(c+2237,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T83", false,-1, 1,0);
        tracep->declBit(c+2238,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T84", false,-1);
        tracep->declBus(c+2239,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T218", false,-1, 1,0);
        tracep->declBit(c+2240,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T85", false,-1);
        tracep->declBus(c+2241,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T219", false,-1, 2,0);
        tracep->declBus(c+2242,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T86", false,-1, 1,0);
        tracep->declBus(c+2243,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T87", false,-1, 1,0);
        tracep->declBit(c+2244,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T88", false,-1);
        tracep->declBus(c+2245,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T220", false,-1, 1,0);
        tracep->declBit(c+2246,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T89", false,-1);
        tracep->declBus(c+2247,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T221", false,-1, 3,0);
        tracep->declBus(c+2248,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T90", false,-1, 2,0);
        tracep->declBus(c+2249,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T91", false,-1, 2,0);
        tracep->declBus(c+2250,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T92", false,-1, 1,0);
        tracep->declBus(c+2251,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T93", false,-1, 1,0);
        tracep->declBit(c+2252,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T94", false,-1);
        tracep->declBus(c+2253,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T222", false,-1, 1,0);
        tracep->declBit(c+2254,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T95", false,-1);
        tracep->declBus(c+2255,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T223", false,-1, 2,0);
        tracep->declBus(c+2256,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T96", false,-1, 1,0);
        tracep->declBus(c+2257,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T97", false,-1, 1,0);
        tracep->declBit(c+2258,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T98", false,-1);
        tracep->declBus(c+2259,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T224", false,-1, 1,0);
        tracep->declBit(c+2260,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T99", false,-1);
        tracep->declBus(c+2261,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T225", false,-1, 6,0);
        tracep->declBus(c+2262,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T100", false,-1, 5,0);
        tracep->declBus(c+2263,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T101", false,-1, 5,0);
        tracep->declBus(c+2264,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T102", false,-1, 4,0);
        tracep->declBus(c+2265,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T103", false,-1, 4,0);
        tracep->declBus(c+2266,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T104", false,-1, 3,0);
        tracep->declBus(c+2267,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T105", false,-1, 3,0);
        tracep->declBus(c+2268,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T106", false,-1, 2,0);
        tracep->declBus(c+2269,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T107", false,-1, 2,0);
        tracep->declBus(c+2270,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T108", false,-1, 1,0);
        tracep->declBus(c+2271,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T109", false,-1, 1,0);
        tracep->declBit(c+2272,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T110", false,-1);
        tracep->declBus(c+2273,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T226", false,-1, 1,0);
        tracep->declBit(c+2274,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T111", false,-1);
        tracep->declBus(c+2275,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T227", false,-1, 2,0);
        tracep->declBus(c+2276,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T112", false,-1, 1,0);
        tracep->declBus(c+2277,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T113", false,-1, 1,0);
        tracep->declBit(c+2278,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T114", false,-1);
        tracep->declBus(c+2279,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T228", false,-1, 1,0);
        tracep->declBit(c+2280,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T115", false,-1);
        tracep->declBus(c+2281,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T229", false,-1, 3,0);
        tracep->declBus(c+2282,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T116", false,-1, 2,0);
        tracep->declBus(c+2283,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T117", false,-1, 2,0);
        tracep->declBus(c+2284,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T118", false,-1, 1,0);
        tracep->declBus(c+2285,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T119", false,-1, 1,0);
        tracep->declBit(c+2286,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T120", false,-1);
        tracep->declBus(c+2287,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T230", false,-1, 1,0);
        tracep->declBit(c+2288,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T121", false,-1);
        tracep->declBus(c+2289,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T231", false,-1, 2,0);
        tracep->declBus(c+2290,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T122", false,-1, 1,0);
        tracep->declBus(c+2291,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T123", false,-1, 1,0);
        tracep->declBit(c+2292,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T124", false,-1);
        tracep->declBus(c+2293,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T232", false,-1, 1,0);
        tracep->declBit(c+2294,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T125", false,-1);
        tracep->declBus(c+2295,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T233", false,-1, 4,0);
        tracep->declBus(c+2296,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T126", false,-1, 3,0);
        tracep->declBus(c+2297,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T127", false,-1, 3,0);
        tracep->declBus(c+2298,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T128", false,-1, 2,0);
        tracep->declBus(c+2299,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T129", false,-1, 2,0);
        tracep->declBus(c+2300,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T130", false,-1, 1,0);
        tracep->declBus(c+2301,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T131", false,-1, 1,0);
        tracep->declBit(c+2302,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T132", false,-1);
        tracep->declBus(c+2303,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T234", false,-1, 1,0);
        tracep->declBit(c+2304,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T133", false,-1);
        tracep->declBus(c+2305,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T235", false,-1, 2,0);
        tracep->declBus(c+2306,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T134", false,-1, 1,0);
        tracep->declBus(c+2307,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T135", false,-1, 1,0);
        tracep->declBit(c+2308,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T136", false,-1);
        tracep->declBus(c+2309,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T236", false,-1, 1,0);
        tracep->declBit(c+2310,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T137", false,-1);
        tracep->declBus(c+2311,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T237", false,-1, 3,0);
        tracep->declBus(c+2312,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T138", false,-1, 2,0);
        tracep->declBus(c+2313,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T139", false,-1, 2,0);
        tracep->declBus(c+2314,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T140", false,-1, 1,0);
        tracep->declBus(c+2315,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T141", false,-1, 1,0);
        tracep->declBit(c+2316,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T142", false,-1);
        tracep->declBus(c+2317,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T238", false,-1, 1,0);
        tracep->declBit(c+2318,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T143", false,-1);
        tracep->declBus(c+2319,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T239", false,-1, 2,0);
        tracep->declBus(c+2320,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T144", false,-1, 1,0);
        tracep->declBus(c+2321,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T145", false,-1, 1,0);
        tracep->declBit(c+2322,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T146", false,-1);
        tracep->declBus(c+2323,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T240", false,-1, 1,0);
        tracep->declBit(c+2324,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T147", false,-1);
        tracep->declBus(c+2325,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T241", false,-1, 5,0);
        tracep->declBus(c+2326,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T148", false,-1, 4,0);
        tracep->declBus(c+2327,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T149", false,-1, 4,0);
        tracep->declBus(c+2328,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T150", false,-1, 3,0);
        tracep->declBus(c+2329,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T151", false,-1, 3,0);
        tracep->declBus(c+2330,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T152", false,-1, 2,0);
        tracep->declBus(c+2331,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T153", false,-1, 2,0);
        tracep->declBus(c+2332,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T154", false,-1, 1,0);
        tracep->declBus(c+2333,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T155", false,-1, 1,0);
        tracep->declBit(c+2334,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T156", false,-1);
        tracep->declBus(c+2335,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T242", false,-1, 1,0);
        tracep->declBit(c+2336,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T157", false,-1);
        tracep->declBus(c+2337,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T243", false,-1, 2,0);
        tracep->declBus(c+2338,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T158", false,-1, 1,0);
        tracep->declBus(c+2339,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T159", false,-1, 1,0);
        tracep->declBit(c+2340,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T160", false,-1);
        tracep->declBus(c+2341,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T244", false,-1, 1,0);
        tracep->declBit(c+2342,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T161", false,-1);
        tracep->declBus(c+2343,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T245", false,-1, 3,0);
        tracep->declBus(c+2344,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T162", false,-1, 2,0);
        tracep->declBus(c+2345,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T163", false,-1, 2,0);
        tracep->declBus(c+2346,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T164", false,-1, 1,0);
        tracep->declBus(c+2347,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T165", false,-1, 1,0);
        tracep->declBit(c+2348,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T166", false,-1);
        tracep->declBus(c+2349,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T246", false,-1, 1,0);
        tracep->declBit(c+2350,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T167", false,-1);
        tracep->declBus(c+2351,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T247", false,-1, 2,0);
        tracep->declBus(c+2352,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T168", false,-1, 1,0);
        tracep->declBus(c+2353,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T169", false,-1, 1,0);
        tracep->declBit(c+2354,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T170", false,-1);
        tracep->declBus(c+2355,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T248", false,-1, 1,0);
        tracep->declBit(c+2356,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T171", false,-1);
        tracep->declBus(c+2357,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T249", false,-1, 4,0);
        tracep->declBus(c+2358,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T172", false,-1, 3,0);
        tracep->declBus(c+2359,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T173", false,-1, 3,0);
        tracep->declBus(c+2360,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T174", false,-1, 2,0);
        tracep->declBus(c+2361,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T175", false,-1, 2,0);
        tracep->declBus(c+2362,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T176", false,-1, 1,0);
        tracep->declBus(c+2363,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T177", false,-1, 1,0);
        tracep->declBit(c+2364,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T178", false,-1);
        tracep->declBus(c+2365,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T250", false,-1, 1,0);
        tracep->declBit(c+2366,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T179", false,-1);
        tracep->declBus(c+2367,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T251", false,-1, 2,0);
        tracep->declBus(c+2368,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T180", false,-1, 1,0);
        tracep->declBus(c+2369,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T181", false,-1, 1,0);
        tracep->declBit(c+2370,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T182", false,-1);
        tracep->declBus(c+2371,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T252", false,-1, 1,0);
        tracep->declBit(c+2372,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T183", false,-1);
        tracep->declBus(c+2373,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T253", false,-1, 3,0);
        tracep->declBus(c+2374,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T184", false,-1, 2,0);
        tracep->declBus(c+2375,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T185", false,-1, 2,0);
        tracep->declBus(c+2376,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T186", false,-1, 1,0);
        tracep->declBus(c+2377,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T187", false,-1, 1,0);
        tracep->declBit(c+2378,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T188", false,-1);
        tracep->declBus(c+2379,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T254", false,-1, 1,0);
        tracep->declBit(c+2380,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T189", false,-1);
        tracep->declBus(c+2381,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T255", false,-1, 2,0);
        tracep->declBus(c+2382,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T190", false,-1, 1,0);
        tracep->declBus(c+2383,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T191", false,-1, 1,0);
        tracep->declBit(c+2384,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T192", false,-1);
        tracep->declBus(c+2385,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T256", false,-1, 1,0);
        tracep->declBit(c+2386,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor T193", false,-1);
        tracep->declBus(c+7111,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct DotProductArray DotProductUnit_3 compressor initvar", false,-1, 31,0);
        tracep->declBus(c+7112,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_ST_fsm_state1", false,-1, 3,0);
        tracep->declBus(c+7113,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_ST_fsm_state2", false,-1, 3,0);
        tracep->declBus(c+7114,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_ST_fsm_state3", false,-1, 3,0);
        tracep->declBus(c+7115,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_ST_fsm_state4", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_clk", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_rst_n", false,-1);
        tracep->declArray(c+2387,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+642,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_TVALID", false,-1);
        tracep->declBit(c+676,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_TREADY", false,-1);
        tracep->declQuad(c+2391,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_TDATA", false,-1, 47,0);
        tracep->declBit(c+1128,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_TVALID", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_TREADY", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_rst_n_inv", false,-1);
        tracep->declArray(c+2393,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_data_out", false,-1, 127,0);
        tracep->declBit(c+642,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+2397,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+676,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+2398,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+2399,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_payload_A", false,-1, 127,0);
        tracep->declArray(c+2403,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_payload_B", false,-1, 127,0);
        tracep->declBit(c+2407,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+2408,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+2407,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_sel", false,-1);
        tracep->declBit(c+2409,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_load_A", false,-1);
        tracep->declBit(c+2410,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_load_B", false,-1);
        tracep->declBus(c+2411,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+2412,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d in_V_V_0_state_cmp_full", false,-1);
        tracep->declQuad(c+2391,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_data_out", false,-1, 47,0);
        tracep->declBit(c+2413,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+1128,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+2414,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_ack_out", false,-1);
        tracep->declQuad(c+2415,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_payload_A", false,-1, 47,0);
        tracep->declQuad(c+2417,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_payload_B", false,-1, 47,0);
        tracep->declBit(c+2419,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+2420,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+2419,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_sel", false,-1);
        tracep->declBit(c+2421,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_load_A", false,-1);
        tracep->declBit(c+2422,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_load_B", false,-1);
        tracep->declBus(c+2423,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+2424,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+2425,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start", false,-1);
        tracep->declBit(c+2426,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_done", false,-1);
        tracep->declBit(c+2427,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_idle", false,-1);
        tracep->declBit(c+2428,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_ready", false,-1);
        tracep->declBit(c+2397,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_in_V_V_TVALID", false,-1);
        tracep->declBit(c+2429,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_in_V_V_TREADY", false,-1);
        tracep->declQuad(c+2430,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TDATA", false,-1, 47,0);
        tracep->declBit(c+2413,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TVALID", false,-1);
        tracep->declBit(c+2432,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TREADY", false,-1);
        tracep->declBit(c+2425,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg", false,-1);
        tracep->declBus(c+2433,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_CS_fsm", false,-1, 3,0);
        tracep->declBit(c+2434,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_CS_fsm_state2", false,-1);
        tracep->declBit(c+2435,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_CS_fsm_state3", false,-1);
        tracep->declBus(c+2436,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_NS_fsm", false,-1, 3,0);
        tracep->declBit(c+2437,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d ap_CS_fsm_state4", false,-1);
        tracep->declBus(c+7116,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_ST_fsm_state1", false,-1, 2,0);
        tracep->declBus(c+7117,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage0", false,-1, 2,0);
        tracep->declBus(c+7118,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_ST_fsm_state5", false,-1, 2,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_rst", false,-1);
        tracep->declBit(c+2425,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_start", false,-1);
        tracep->declBit(c+2426,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_done", false,-1);
        tracep->declBit(c+2427,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_idle", false,-1);
        tracep->declBit(c+2428,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_ready", false,-1);
        tracep->declArray(c+2393,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+2397,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_TVALID", false,-1);
        tracep->declBit(c+2429,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_TREADY", false,-1);
        tracep->declQuad(c+2430,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_TDATA", false,-1, 47,0);
        tracep->declBit(c+2413,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_TVALID", false,-1);
        tracep->declBit(c+2432,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_TREADY", false,-1);
        tracep->declBus(c+2438,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_CS_fsm", false,-1, 2,0);
        tracep->declBit(c+2439,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_CS_fsm_state1", false,-1);
        tracep->declArray(c+2440,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_data_out", false,-1, 127,0);
        tracep->declBit(c+2397,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+2444,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+2429,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+2445,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+2446,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_payload_A", false,-1, 127,0);
        tracep->declArray(c+2450,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_payload_B", false,-1, 127,0);
        tracep->declBit(c+2454,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+2455,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+2454,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_sel", false,-1);
        tracep->declBit(c+2456,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_load_A", false,-1);
        tracep->declBit(c+2457,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_load_B", false,-1);
        tracep->declBus(c+2458,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+2459,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_0_state_cmp_full", false,-1);
        tracep->declQuad(c+2430,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_data_out", false,-1, 47,0);
        tracep->declBit(c+2460,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+2413,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+2461,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+2432,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_ack_out", false,-1);
        tracep->declQuad(c+2462,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_payload_A", false,-1, 47,0);
        tracep->declQuad(c+2464,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_payload_B", false,-1, 47,0);
        tracep->declBit(c+2466,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+2467,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+2466,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_sel", false,-1);
        tracep->declBit(c+2468,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_load_A", false,-1);
        tracep->declBit(c+2469,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_load_B", false,-1);
        tracep->declBus(c+2470,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+2471,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+2472,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 in_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+2473,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 out_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+2474,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage0", false,-1);
        tracep->declBit(c+2475,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_enable_reg_pp0_iter1", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_pp0_stage0", false,-1);
        tracep->declBus(c+2476,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 exitcond_reg_300", false,-1, 0,0);
        tracep->declBit(c+2477,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_enable_reg_pp0_iter2", false,-1);
        tracep->declBus(c+2478,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 exitcond_reg_300_pp0_iter1_reg", false,-1, 0,0);
        tracep->declBus(c+2479,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ExecAddr_rhsAddr_V_read_assign_reg_79", false,-1, 15,0);
        tracep->declBus(c+2480,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ExecAddr_lhsAddr_V_read_assign_reg_88", false,-1, 15,0);
        tracep->declBus(c+2481,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 p_s_reg_97", false,-1, 15,0);
        tracep->declArray(c+2482,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 tmp_V_1_reg_260", false,-1, 127,0);
        tracep->declBit(c+2486,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_state1", false,-1);
        tracep->declBus(c+2487,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 addr_rhsAddr_V_fu_118_p4", false,-1, 15,0);
        tracep->declBus(c+2488,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 lhs_V_2_reg_275", false,-1, 0,0);
        tracep->declBus(c+2489,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 addr_negate_V_reg_280", false,-1, 0,0);
        tracep->declBus(c+2490,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 lhs_V_1_reg_285", false,-1, 0,0);
        tracep->declBus(c+2491,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 tmp_fu_162_p2", false,-1, 15,0);
        tracep->declBus(c+2492,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 tmp_reg_290", false,-1, 15,0);
        tracep->declBus(c+2493,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 lhs_V_fu_168_p1", false,-1, 16,0);
        tracep->declBus(c+2494,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 lhs_V_reg_295", false,-1, 16,0);
        tracep->declBus(c+2495,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 exitcond_fu_172_p2", false,-1, 0,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_state2_pp0_stage0_iter0", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_state3_pp0_stage0_iter1", false,-1);
        tracep->declBit(c+2496,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_state3_io", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_state4_pp0_stage0_iter2", false,-1);
        tracep->declBit(c+2497,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_state4_io", false,-1);
        tracep->declBit(c+2498,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_pp0_stage0_11001", false,-1);
        tracep->declBus(c+2499,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 i_V_fu_177_p2", false,-1, 15,0);
        tracep->declBit(c+2500,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_enable_reg_pp0_iter0", false,-1);
        tracep->declQuad(c+2501,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 p_Result_s_fu_227_p8", false,-1, 41,0);
        tracep->declQuad(c+2503,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 p_Result_s_reg_309", false,-1, 41,0);
        tracep->declBus(c+2505,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 addr_lhsAddr_V_1_fu_244_p2", false,-1, 15,0);
        tracep->declBus(c+2506,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 addr_rhsAddr_V_1_fu_250_p2", false,-1, 15,0);
        tracep->declQuad(c+2507,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 cast_fu_256_p1", false,-1, 47,0);
        tracep->declBit(c+2509,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_pp0_stage0_subdone", false,-1);
        tracep->declBit(c+2510,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_condition_pp0_exit_iter0_state2", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_block_pp0_stage0_01001", false,-1);
        tracep->declBus(c+2511,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ins_numTiles_V_fu_128_p4", false,-1, 15,0);
        tracep->declBus(c+2512,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 rhs_V_fu_183_p1", false,-1, 16,0);
        tracep->declBus(c+2513,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ret_V_fu_187_p2", false,-1, 16,0);
        tracep->declBus(c+2514,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 rhs_V_1_fu_198_p2", false,-1, 0,0);
        tracep->declBus(c+2515,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ret_V_2_fu_209_p2", false,-1, 0,0);
        tracep->declBus(c+2516,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 tmp_2_fu_218_p4", false,-1, 1,0);
        tracep->declBus(c+2517,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 addr_shift_V_fu_214_p1", false,-1, 4,0);
        tracep->declBus(c+2518,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ret_V_4_fu_204_p2", false,-1, 0,0);
        tracep->declBus(c+2519,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 addr_last_V_fu_192_p2", false,-1, 0,0);
        tracep->declBit(c+2520,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_CS_fsm_state5", false,-1);
        tracep->declBus(c+2521,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_NS_fsm", false,-1, 2,0);
        tracep->declBit(c+2522,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_idle_pp0", false,-1);
        tracep->declBit(c+2523,"VerilatedTesterWrapper BitSerialMatMulAccel execStage_direct addrgen_d grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26 ap_enable_pp0", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage reset", false,-1);
        tracep->declBit(c+656,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_start", false,-1);
        tracep->declBit(c+792,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_done", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_csr_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_csr_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_csr_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_csr_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_csr_nop", false,-1);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_bits_isWrite", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_bits_addr", false,-1, 31,0);
        tracep->declBus(c+795,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_req_bits_metaData", false,-1);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_dat_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_dat_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_dat_bits", false,-1, 63,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_ready", false,-1);
        tracep->declBit(c+628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_valid", false,-1);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_dram_wr_rsp_bits_metaData", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_1_1_addr", false,-1);
        tracep->declBus(c+10,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_1_1_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_1_1_writeEn", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_1_0_addr", false,-1);
        tracep->declBus(c+11,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_1_0_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_1_0_writeEn", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_0_1_addr", false,-1);
        tracep->declBus(c+12,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_0_1_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_0_1_writeEn", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_0_0_addr", false,-1);
        tracep->declBus(c+13,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_0_0_writeData", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_req_0_0_writeEn", false,-1);
        tracep->declBus(c+667,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_rsp_1_1_readData", false,-1, 31,0);
        tracep->declBus(c+666,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_rsp_1_0_readData", false,-1, 31,0);
        tracep->declBus(c+665,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_rsp_0_1_readData", false,-1, 31,0);
        tracep->declBus(c+664,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage io_resmem_rsp_0_0_readData", false,-1, 31,0);
        tracep->declBus(c+2524,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T55", false,-1, 31,0);
        tracep->declBit(c+2525,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T0", false,-1);
        tracep->declBit(c+2526,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T1", false,-1);
        tracep->declBit(c+2527,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T2", false,-1);
        tracep->declBit(c+2528,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T3", false,-1);
        tracep->declBit(c+2529,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T4", false,-1);
        tracep->declBus(c+2530,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage regState", false,-1, 1,0);
        tracep->declBus(c+6748,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T56", false,-1, 1,0);
        tracep->declBus(c+2531,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T5", false,-1, 1,0);
        tracep->declBus(c+2532,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T6", false,-1, 1,0);
        tracep->declBus(c+2533,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T7", false,-1, 1,0);
        tracep->declBus(c+2534,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T8", false,-1, 1,0);
        tracep->declBus(c+2535,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T9", false,-1, 1,0);
        tracep->declBus(c+2536,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T10", false,-1, 1,0);
        tracep->declBus(c+2537,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T11", false,-1, 1,0);
        tracep->declBit(c+2538,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T12", false,-1);
        tracep->declBit(c+2539,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T13", false,-1);
        tracep->declBit(c+2540,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T14", false,-1);
        tracep->declBit(c+2541,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T15", false,-1);
        tracep->declBit(c+2542,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T16", false,-1);
        tracep->declBit(c+2543,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T17", false,-1);
        tracep->declBit(c+2544,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T18", false,-1);
        tracep->declBit(c+2545,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T19", false,-1);
        tracep->declBit(c+2546,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T20", false,-1);
        tracep->declBit(c+2547,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T21", false,-1);
        tracep->declBit(c+2548,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T22", false,-1);
        tracep->declBit(c+2549,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T23", false,-1);
        tracep->declBit(c+2550,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T24", false,-1);
        tracep->declBit(c+2551,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T25", false,-1);
        tracep->declBit(c+2552,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T26", false,-1);
        tracep->declBit(c+2553,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T27", false,-1);
        tracep->declBit(c+2554,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T28", false,-1);
        tracep->declBit(c+2555,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T29", false,-1);
        tracep->declBit(c+2556,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T30", false,-1);
        tracep->declBit(c+792,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T31", false,-1);
        tracep->declBit(c+2557,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T32", false,-1);
        tracep->declBit(c+2558,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T33", false,-1);
        tracep->declBit(c+2559,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T34", false,-1);
        tracep->declBus(c+2560,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage regOutstandingWrBytes", false,-1, 31,0);
        tracep->declBus(c+6749,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T57", false,-1, 31,0);
        tracep->declBus(c+2561,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T35", false,-1, 31,0);
        tracep->declBus(c+2562,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T36", false,-1, 31,0);
        tracep->declBus(c+2563,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T37", false,-1, 31,0);
        tracep->declBit(c+2564,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T38", false,-1);
        tracep->declBit(c+628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T39", false,-1);
        tracep->declBit(c+2565,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T40", false,-1);
        tracep->declBit(c+2566,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T41", false,-1);
        tracep->declBus(c+2567,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T42", false,-1, 31,0);
        tracep->declBit(c+2568,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T43", false,-1);
        tracep->declBit(c+2569,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T44", false,-1);
        tracep->declBit(c+2570,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T45", false,-1);
        tracep->declBit(c+628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T46", false,-1);
        tracep->declBit(c+2566,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T47", false,-1);
        tracep->declBit(c+2571,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T48", false,-1);
        tracep->declBit(c+2572,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T49", false,-1);
        tracep->declBit(c+2573,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T50", false,-1);
        tracep->declBit(c+2574,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T51", false,-1);
        tracep->declArray(c+2575,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage allacc", false,-1, 127,0);
        tracep->declQuad(c+2579,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T52", false,-1, 63,0);
        tracep->declQuad(c+2581,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T53", false,-1, 63,0);
        tracep->declBit(c+2583,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage T54", false,-1);
        tracep->declBit(c+2584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer_io_in_ready", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer_io_out_valid", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer_io_out_bits", false,-1, 63,0);
        tracep->declBit(c+2588,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_in_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_out_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_out_bits_isWrite", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+795,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen_io_out_bits_metaData", false,-1);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+7119,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer reset", false,-1);
        tracep->declBit(c+2584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer io_in_ready", false,-1);
        tracep->declBit(c+2583,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer io_in_valid", false,-1);
        tracep->declArray(c+2575,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer io_in_bits", false,-1, 127,0);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer io_out_ready", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer io_out_valid", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer io_out_bits", false,-1, 63,0);
        tracep->declBit(c+2584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer_wide_TREADY", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer_narrow_TVALID", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer_narrow_TDATA", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer reset", false,-1);
        tracep->declBit(c+2584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer wide_TREADY", false,-1);
        tracep->declBit(c+2583,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer wide_TVALID", false,-1);
        tracep->declArray(c+2575,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer wide_TDATA", false,-1, 127,0);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer narrow_TREADY", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer narrow_TVALID", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer narrow_TDATA", false,-1, 63,0);
        tracep->declBit(c+2590,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T0", false,-1);
        tracep->declBit(c+2591,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T1", false,-1);
        tracep->declBus(c+2592,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer regState", false,-1, 1,0);
        tracep->declBus(c+6750,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T22", false,-1, 1,0);
        tracep->declBus(c+2593,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T2", false,-1, 1,0);
        tracep->declBus(c+2594,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T3", false,-1, 1,0);
        tracep->declBus(c+2595,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T4", false,-1, 1,0);
        tracep->declBus(c+2596,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T5", false,-1, 1,0);
        tracep->declBit(c+2597,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T6", false,-1);
        tracep->declBit(c+2598,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T7", false,-1);
        tracep->declBit(c+2599,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T8", false,-1);
        tracep->declBit(c+2600,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T9", false,-1);
        tracep->declBit(c+2601,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer regShiftCount", false,-1);
        tracep->declBit(c+6751,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T23", false,-1);
        tracep->declBit(c+2602,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T10", false,-1);
        tracep->declBit(c+2603,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T11", false,-1);
        tracep->declBit(c+2604,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T12", false,-1);
        tracep->declBit(c+2605,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T13", false,-1);
        tracep->declBit(c+2606,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T14", false,-1);
        tracep->declBit(c+2607,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T15", false,-1);
        tracep->declBit(c+2608,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T16", false,-1);
        tracep->declBit(c+2609,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T17", false,-1);
        tracep->declBit(c+2610,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T18", false,-1);
        tracep->declBit(c+2611,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T19", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T20", false,-1);
        tracep->declBit(c+2584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer T21", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg_io_serOut", false,-1, 63,0);
        tracep->declBus(c+7120,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg reset", false,-1);
        tracep->declArray(c+2575,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg io_parIn", false,-1, 127,0);
        tracep->declBit(c+2611,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg io_parWrEn", false,-1);
        tracep->declQuad(c+7121,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg io_serIn", false,-1, 63,0);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg io_serOut", false,-1, 63,0);
        tracep->declBit(c+2590,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg io_shiftEn", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg stages_0", false,-1, 63,0);
        tracep->declQuad(c+6752,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T8", false,-1, 63,0);
        tracep->declQuad(c+2612,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T0", false,-1, 63,0);
        tracep->declQuad(c+2614,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T1", false,-1, 63,0);
        tracep->declQuad(c+2616,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T2", false,-1, 63,0);
        tracep->declQuad(c+2618,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg stages_1", false,-1, 63,0);
        tracep->declQuad(c+6754,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T9", false,-1, 63,0);
        tracep->declQuad(c+2620,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T3", false,-1, 63,0);
        tracep->declQuad(c+2622,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T4", false,-1, 63,0);
        tracep->declQuad(c+2624,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T5", false,-1, 63,0);
        tracep->declBit(c+2626,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T6", false,-1);
        tracep->declBit(c+2627,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg T7", false,-1);
        tracep->declBus(c+7123,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage StreamResizer AXIStreamDownsizer shiftReg initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen reset", false,-1);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_block_intra_step", false,-1, 31,0);
        tracep->declBus(c+7076,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_block_intra_count", false,-1, 31,0);
        tracep->declBit(c+2588,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_in_ready", false,-1);
        tracep->declBit(c+2525,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_in_valid", false,-1);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_in_bits_base", false,-1, 31,0);
        tracep->declBus(c+2524,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_in_bits_block_step", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_in_bits_block_count", false,-1, 31,0);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_bits_isWrite", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+795,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen io_out_bits_metaData", false,-1);
        tracep->declBus(c+795,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen T0", false,-1, 7,0);
        tracep->declBit(c+2588,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+2628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+2629,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen_io_out_bits", false,-1, 31,0);
        tracep->declBit(c+2630,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+2631,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+2632,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen_io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2633,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen_io_out_bits_step", false,-1, 31,0);
        tracep->declBit(c+2634,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_io_deq_valid", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+2637,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2638,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1_io_deq_bits_step", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen reset", false,-1);
        tracep->declBit(c+2588,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+2525,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+7069,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+2524,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+2634,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+2628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+2629,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen io_out_bits", false,-1, 31,0);
        tracep->declBus(c+2629,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+2639,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T0", false,-1, 31,0);
        tracep->declBus(c+2640,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T1", false,-1, 31,0);
        tracep->declBit(c+2641,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T2", false,-1);
        tracep->declBit(c+2588,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T3", false,-1);
        tracep->declBit(c+2541,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen regState", false,-1);
        tracep->declBit(c+6756,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T18", false,-1);
        tracep->declBit(c+2642,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T4", false,-1);
        tracep->declBit(c+2643,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T5", false,-1);
        tracep->declBit(c+2644,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T6", false,-1);
        tracep->declBit(c+2645,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T7", false,-1);
        tracep->declBus(c+2646,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+2647,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T8", false,-1, 31,0);
        tracep->declBus(c+2648,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+2649,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T9", false,-1, 31,0);
        tracep->declBus(c+2650,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+2651,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T11", false,-1, 31,0);
        tracep->declBit(c+2541,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T12", false,-1);
        tracep->declBus(c+2652,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+2653,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+2654,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+2655,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T15", false,-1);
        tracep->declBit(c+2628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T16", false,-1);
        tracep->declBit(c+2656,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen T17", false,-1);
        tracep->declBus(c+7124,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen MultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen reset", false,-1);
        tracep->declBit(c+2630,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+7076,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+2637,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+2631,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+2632,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2633,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen io_out_bits_step", false,-1, 31,0);
        tracep->declBus(c+2633,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+2657,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T36", false,-1, 31,0);
        tracep->declQuad(c+2658,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T0", false,-1, 34,0);
        tracep->declQuad(c+2660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T1", false,-1, 34,0);
        tracep->declQuad(c+2662,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T37", false,-1, 34,0);
        tracep->declQuad(c+7082,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T2", false,-1, 34,0);
        tracep->declBit(c+2664,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T3", false,-1);
        tracep->declBit(c+2630,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T4", false,-1);
        tracep->declBus(c+2665,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen regState", false,-1, 1,0);
        tracep->declBus(c+6757,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T38", false,-1, 1,0);
        tracep->declBus(c+2666,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T5", false,-1, 1,0);
        tracep->declBus(c+2667,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T6", false,-1, 1,0);
        tracep->declBus(c+2668,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T7", false,-1, 1,0);
        tracep->declBit(c+2669,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T8", false,-1);
        tracep->declBit(c+2670,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T9", false,-1);
        tracep->declBus(c+2671,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+2672,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+2673,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+2674,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T11", false,-1, 31,0);
        tracep->declBus(c+2675,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T12", false,-1, 31,0);
        tracep->declBus(c+2676,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+2677,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+2678,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T15", false,-1);
        tracep->declBit(c+2679,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T16", false,-1);
        tracep->declBit(c+2680,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T17", false,-1);
        tracep->declBit(c+2681,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T18", false,-1);
        tracep->declBus(c+2682,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen regMaxCountWithBurst", false,-1, 31,0);
        tracep->declBus(c+2683,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T19", false,-1, 31,0);
        tracep->declBus(c+7057,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T20", false,-1, 31,0);
        tracep->declBus(c+7125,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T21", false,-1, 28,0);
        tracep->declBit(c+2684,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T22", false,-1);
        tracep->declBus(c+2685,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T23", false,-1, 31,0);
        tracep->declBit(c+2686,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T24", false,-1);
        tracep->declBit(c+2687,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T25", false,-1);
        tracep->declBit(c+2688,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T26", false,-1);
        tracep->declBit(c+2689,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T27", false,-1);
        tracep->declQuad(c+2690,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T39", false,-1, 34,0);
        tracep->declBus(c+2692,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T28", false,-1, 28,0);
        tracep->declBit(c+2693,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T29", false,-1);
        tracep->declBus(c+2632,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+2694,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T30", false,-1, 31,0);
        tracep->declBus(c+2695,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T31", false,-1, 31,0);
        tracep->declBus(c+2696,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T32", false,-1, 31,0);
        tracep->declBus(c+2697,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T33", false,-1, 31,0);
        tracep->declBus(c+2698,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T34", false,-1, 31,0);
        tracep->declBit(c+2631,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen T35", false,-1);
        tracep->declBus(c+7126,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen BurstyMultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue reset", false,-1);
        tracep->declBit(c+2634,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+2628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_enq_valid", false,-1);
        tracep->declBus(c+2629,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+2630,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_deq_valid", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+2699,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+2634,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+2699,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+2634,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+2628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+2629,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+2630,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+2699,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+2700,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+2634,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+2701,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_o_d", false,-1, 31,0);
        tracep->declBus(c+2699,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+2629,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_d", false,-1, 31,0);
        tracep->declBit(c+2628,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+2701,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_d", false,-1, 31,0);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+2700,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+2699,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+2702,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+2703,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+2704,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+2705,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2706+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl srl", true,(i+0), 31,0);}}
        tracep->declBit(c+2707,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+2708,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl srlo_", false,-1, 31,0);
        tracep->declBus(c+2636,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl srlo", false,-1, 31,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+2709,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+2710,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+2711,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+2712,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+2713,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+2714,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+2635,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+2711,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+2701,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+2637,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+2631,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declBus(c+2632,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2633,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2638,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+2715,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 io_count", false,-1, 1,0);
        tracep->declBit(c+2637,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2638,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+2715,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+2637,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+2631,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+2632,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2633,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+2638,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+2715,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+2716,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declQuad(c+2717,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue T1", false,-1, 63,0);
        tracep->declQuad(c+2717,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue T2", false,-1, 63,0);
        tracep->declBus(c+2638,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue T3", false,-1, 31,0);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue T4", false,-1, 31,0);
        tracep->declBit(c+2637,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue T5", false,-1);
        tracep->declBit(c+2719,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+2720,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+2715,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+2717,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+2631,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+2719,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+2720,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+2716,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+2715,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+2722,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+2723,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+2724,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+2725,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+2726+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+2728,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+2729,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+2720,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+2731,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+2732,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+2733,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+2734,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+2735,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+2736,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+2733,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+2719,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue reset", false,-1);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_enq_valid", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2737,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue io_count", false,-1, 8,0);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue_io_enq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2737,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue_io_count", false,-1, 8,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue reset", false,-1);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_enq_ready", false,-1);
        tracep->declBit(c+2585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_enq_valid", false,-1);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_deq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2737,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue io_count", false,-1, 8,0);
        tracep->declBit(c+2738,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue do_enq", false,-1);
        tracep->declBus(c+2739,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue R0", false,-1, 7,0);
        tracep->declBus(c+6758,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T15", false,-1, 7,0);
        tracep->declBus(c+2740,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T1", false,-1, 7,0);
        tracep->declBus(c+2741,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T2", false,-1, 7,0);
        tracep->declBus(c+2742,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue R3", false,-1, 7,0);
        tracep->declBus(c+6759,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T16", false,-1, 7,0);
        tracep->declBus(c+2743,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T4", false,-1, 7,0);
        tracep->declBus(c+2744,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T5", false,-1, 7,0);
        tracep->declBit(c+2745,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue do_deq", false,-1);
        tracep->declBit(c+2746,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T6", false,-1);
        tracep->declBit(c+2747,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue empty", false,-1);
        tracep->declBit(c+2748,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T7", false,-1);
        tracep->declBit(c+2749,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue maybe_full", false,-1);
        tracep->declBit(c+6760,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T17", false,-1);
        tracep->declBit(c+2750,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T8", false,-1);
        tracep->declBit(c+2751,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T9", false,-1);
        tracep->declBit(c+2752,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue ptr_match", false,-1);
        tracep->declBit(c+2753,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue canPrefetch", false,-1);
        tracep->declBit(c+2754,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue R10", false,-1);
        tracep->declBit(c+6761,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T18", false,-1);
        tracep->declBus(c+2737,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T11", false,-1, 8,0);
        tracep->declBus(c+2755,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T19", false,-1, 8,0);
        tracep->declBus(c+2756,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T12", false,-1, 8,0);
        tracep->declBus(c+2757,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue ptr_diff", false,-1, 7,0);
        tracep->declBit(c+2758,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T13", false,-1);
        tracep->declBit(c+2589,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue T14", false,-1);
        tracep->declBit(c+2759,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue full", false,-1);
        tracep->declQuad(c+2760,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2762,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue_io_count", false,-1, 1,0);
        tracep->declBus(c+7127,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue reset", false,-1);
        tracep->declBit(c+2763,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+2754,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_enq_valid", false,-1);
        tracep->declQuad(c+2760,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2762,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+2763,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2762,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+2763,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+2754,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declQuad(c+2760,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+2762,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+2764,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+2763,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+2765,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+2762,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+2760,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+2754,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+2765,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+2764,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+2766,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+2767,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+2768,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+2769,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+2770,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2771+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+2775,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+2776,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+2778,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+2779,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+2780,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+2781,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+2782,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+2783,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+2780,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+2765,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7129,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM clk", false,-1);
        tracep->declBit(c+2738,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+2739,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM a_addr", false,-1, 7,0);
        tracep->declQuad(c+2586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM a_din", false,-1, 63,0);
        tracep->declQuad(c+2784,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+2742,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM b_addr", false,-1, 7,0);
        tracep->declQuad(c+7121,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM b_din", false,-1, 63,0);
        tracep->declQuad(c+2760,"VerilatedTesterWrapper BitSerialMatMulAccel ResultStage FPGAQueue BRAMQueue DualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController reset", false,-1);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_op_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+185,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_enable", false,-1);
        tracep->declBit(c+732,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_ready", false,-1);
        tracep->declBit(c+630,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_run_bits_bram_id_start", false,-1, 8,0);
        tracep->declBit(c+733,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_stage_done_valid", false,-1);
        tracep->declBit(c+639,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_sync_in_0_ready", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_sync_in_0_valid", false,-1);
        tracep->declBit(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_sync_in_0_bits", false,-1);
        tracep->declBit(c+689,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_sync_out_0_ready", false,-1);
        tracep->declBit(c+640,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_sync_out_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_sync_out_0_bits", false,-1);
        tracep->declBit(c+136,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_perf_start", false,-1);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_perf_count", false,-1, 31,0);
        tracep->declBus(c+135,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController io_perf_sel", false,-1, 1,0);
        tracep->declBus(c+2786,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T68", false,-1, 31,0);
        tracep->declBus(c+2787,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController regProfileState", false,-1, 1,0);
        tracep->declBus(c+6762,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T69", false,-1, 1,0);
        tracep->declBus(c+2788,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T0", false,-1, 1,0);
        tracep->declBus(c+2789,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T1", false,-1, 1,0);
        tracep->declBus(c+2790,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T2", false,-1, 1,0);
        tracep->declBit(c+2791,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T3", false,-1);
        tracep->declBus(c+2792,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController regOutstandingRunCmds", false,-1, 31,0);
        tracep->declBus(c+6763,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T70", false,-1, 31,0);
        tracep->declBus(c+2793,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T4", false,-1, 31,0);
        tracep->declBus(c+2794,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T5", false,-1, 31,0);
        tracep->declBus(c+2795,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T6", false,-1, 31,0);
        tracep->declBit(c+2796,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T7", false,-1);
        tracep->declBit(c+2797,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T8", false,-1);
        tracep->declBit(c+2798,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T9", false,-1);
        tracep->declBus(c+2799,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T10", false,-1, 31,0);
        tracep->declBit(c+2800,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T11", false,-1);
        tracep->declBit(c+2801,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T12", false,-1);
        tracep->declBit(c+2802,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T13", false,-1);
        tracep->declBit(c+2798,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T14", false,-1);
        tracep->declBit(c+2803,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T15", false,-1);
        tracep->declBit(c+2804,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T16", false,-1);
        tracep->declBit(c+2805,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T17", false,-1);
        tracep->declBit(c+2806,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T18", false,-1);
        tracep->declBus(c+2807,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController regState", false,-1, 1,0);
        tracep->declBus(c+6764,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T71", false,-1, 1,0);
        tracep->declBus(c+2808,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T19", false,-1, 1,0);
        tracep->declBus(c+2809,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T20", false,-1, 1,0);
        tracep->declBus(c+2810,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T21", false,-1, 1,0);
        tracep->declBus(c+2811,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T22", false,-1, 1,0);
        tracep->declBus(c+2812,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T23", false,-1, 1,0);
        tracep->declBit(c+2813,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T24", false,-1);
        tracep->declBit(c+630,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T25", false,-1);
        tracep->declBit(c+2814,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T26", false,-1);
        tracep->declArray(c+2815,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T27", false,-1, 127,0);
        tracep->declArray(c+2815,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T28", false,-1, 127,0);
        tracep->declBus(c+2819,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T29", false,-1, 31,0);
        tracep->declBus(c+2820,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T30", false,-1, 5,0);
        tracep->declBus(c+2821,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T31", false,-1, 2,0);
        tracep->declBus(c+2822,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T32", false,-1, 25,0);
        tracep->declBus(c+2823,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T33", false,-1, 9,0);
        tracep->declArray(c+2824,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T34", false,-1, 95,0);
        tracep->declArray(c+2827,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T35", false,-1, 71,0);
        tracep->declQuad(c+2830,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T36", false,-1, 47,0);
        tracep->declBus(c+2832,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T37", false,-1, 23,0);
        tracep->declBit(c+2833,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T38", false,-1);
        tracep->declBit(c+2834,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T39", false,-1);
        tracep->declBit(c+2835,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T40", false,-1);
        tracep->declBit(c+2836,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T41", false,-1);
        tracep->declBit(c+2837,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T42", false,-1);
        tracep->declBit(c+2838,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T43", false,-1);
        tracep->declBit(c+2838,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T44", false,-1);
        tracep->declBus(c+2839,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T45", false,-1, 1,0);
        tracep->declBit(c+2840,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T46", false,-1);
        tracep->declBit(c+2841,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T47", false,-1);
        tracep->declBit(c+2842,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T48", false,-1);
        tracep->declBit(c+2843,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T49", false,-1);
        tracep->declBit(c+2844,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T50", false,-1);
        tracep->declBit(c+2845,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T51", false,-1);
        tracep->declBit(c+2846,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T52", false,-1);
        tracep->declBit(c+2847,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T53", false,-1);
        tracep->declBit(c+2848,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T54", false,-1);
        tracep->declBit(c+2849,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T55", false,-1);
        tracep->declBit(c+2850,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T56", false,-1);
        tracep->declBit(c+640,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T57", false,-1);
        tracep->declBit(c+2851,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T58", false,-1);
        tracep->declBus(c+2852,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T59", false,-1, 1,0);
        tracep->declBit(c+2853,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T60", false,-1);
        tracep->declBit(c+2853,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T72", false,-1);
        tracep->declBus(c+2854,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T61", false,-1, 1,0);
        tracep->declBit(c+639,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T62", false,-1);
        tracep->declBit(c+2851,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T63", false,-1);
        tracep->declBus(c+2852,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T64", false,-1, 1,0);
        tracep->declBit(c+2853,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T65", false,-1);
        tracep->declBit(c+2853,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T73", false,-1);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T66", false,-1);
        tracep->declBit(c+2855,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController T67", false,-1);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler_io_count", false,-1, 31,0);
        tracep->declBus(c+7130,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler reset", false,-1);
        tracep->declBit(c+2850,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler io_start", false,-1);
        tracep->declBus(c+2786,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler io_probe", false,-1, 31,0);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler io_count", false,-1, 31,0);
        tracep->declBus(c+135,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler io_sel", false,-1, 1,0);
        tracep->declBus(c+484,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T0", false,-1, 31,0);
        tracep->declBus(c+2856,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T1", false,-1, 31,0);
        tracep->declBus(c+2857,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler regStateCount_0", false,-1, 31,0);
        tracep->declBus(c+6765,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T39", false,-1, 31,0);
        tracep->declBus(c+2858,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T2", false,-1, 31,0);
        tracep->declBus(c+2859,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T3", false,-1, 31,0);
        tracep->declBit(c+2860,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T4", false,-1);
        tracep->declBit(c+2861,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T5", false,-1);
        tracep->declBus(c+2862,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler regState", false,-1, 1,0);
        tracep->declBus(c+6766,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T40", false,-1, 1,0);
        tracep->declBus(c+2863,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T6", false,-1, 1,0);
        tracep->declBus(c+2864,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T7", false,-1, 1,0);
        tracep->declBit(c+2865,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T8", false,-1);
        tracep->declBit(c+2866,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T9", false,-1);
        tracep->declBit(c+2867,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T10", false,-1);
        tracep->declBus(c+2868,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T11", false,-1, 31,0);
        tracep->declBus(c+2869,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T12", false,-1, 31,0);
        tracep->declBus(c+2870,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T13", false,-1, 31,0);
        tracep->declBit(c+2871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T14", false,-1);
        tracep->declBus(c+2872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T15", false,-1, 1,0);
        tracep->declBus(c+2872,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T41", false,-1, 1,0);
        tracep->declBus(c+2873,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler regInState", false,-1, 31,0);
        tracep->declBus(c+6767,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T42", false,-1, 31,0);
        tracep->declBus(c+2874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T16", false,-1, 31,0);
        tracep->declBus(c+2875,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler regStateCount_2", false,-1, 31,0);
        tracep->declBus(c+6768,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T43", false,-1, 31,0);
        tracep->declBus(c+2876,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T17", false,-1, 31,0);
        tracep->declBus(c+2877,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T18", false,-1, 31,0);
        tracep->declBit(c+2878,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T19", false,-1);
        tracep->declBit(c+2879,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T20", false,-1);
        tracep->declBus(c+2880,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T21", false,-1, 3,0);
        tracep->declBus(c+2881,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler regStateCount_3", false,-1, 31,0);
        tracep->declBus(c+6769,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T44", false,-1, 31,0);
        tracep->declBus(c+2882,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T22", false,-1, 31,0);
        tracep->declBus(c+2883,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T23", false,-1, 31,0);
        tracep->declBit(c+2884,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T24", false,-1);
        tracep->declBit(c+2885,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T25", false,-1);
        tracep->declBit(c+2871,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T26", false,-1);
        tracep->declBit(c+2886,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T27", false,-1);
        tracep->declBit(c+2887,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T28", false,-1);
        tracep->declBit(c+2888,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T29", false,-1);
        tracep->declBus(c+2889,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler regStateCount_1", false,-1, 31,0);
        tracep->declBus(c+6770,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T45", false,-1, 31,0);
        tracep->declBus(c+2890,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T30", false,-1, 31,0);
        tracep->declBus(c+2891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T31", false,-1, 31,0);
        tracep->declBit(c+2892,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T32", false,-1);
        tracep->declBit(c+2893,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T33", false,-1);
        tracep->declBit(c+2894,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T34", false,-1);
        tracep->declBus(c+135,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T35", false,-1, 1,0);
        tracep->declBus(c+2895,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T36", false,-1, 31,0);
        tracep->declBit(c+2894,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T37", false,-1);
        tracep->declBit(c+2896,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler T38", false,-1);
        tracep->declBus(c+7131,"VerilatedTesterWrapper BitSerialMatMulAccel FetchDecoupledController StateProfiler initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController reset", false,-1);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_op_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+184,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_enable", false,-1);
        tracep->declBit(c+676,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_ready", false,-1);
        tracep->declBit(c+642,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_run_bits_lhsOffset", false,-1, 15,0);
        tracep->declBit(c+677,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_stage_done_valid", false,-1);
        tracep->declBit(c+651,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_in_1_ready", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_in_1_valid", false,-1);
        tracep->declBit(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_in_1_bits", false,-1);
        tracep->declBit(c+652,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_in_0_ready", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_in_0_valid", false,-1);
        tracep->declBit(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_in_0_bits", false,-1);
        tracep->declBit(c+696,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_out_1_ready", false,-1);
        tracep->declBit(c+653,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_out_1_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_out_1_bits", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_out_0_ready", false,-1);
        tracep->declBit(c+654,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_out_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_sync_out_0_bits", false,-1);
        tracep->declBit(c+136,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_perf_start", false,-1);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_perf_count", false,-1, 31,0);
        tracep->declBus(c+134,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController io_perf_sel", false,-1, 1,0);
        tracep->declBus(c+2897,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T74", false,-1, 31,0);
        tracep->declBus(c+2898,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController regProfileState", false,-1, 1,0);
        tracep->declBus(c+6771,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T75", false,-1, 1,0);
        tracep->declBus(c+2899,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T0", false,-1, 1,0);
        tracep->declBus(c+2900,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T1", false,-1, 1,0);
        tracep->declBus(c+2901,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T2", false,-1, 1,0);
        tracep->declBit(c+2902,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T3", false,-1);
        tracep->declBus(c+2903,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController regOutstandingRunCmds", false,-1, 31,0);
        tracep->declBus(c+6772,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T76", false,-1, 31,0);
        tracep->declBus(c+2904,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T4", false,-1, 31,0);
        tracep->declBus(c+2905,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T5", false,-1, 31,0);
        tracep->declBus(c+2906,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T6", false,-1, 31,0);
        tracep->declBit(c+2907,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T7", false,-1);
        tracep->declBit(c+2908,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T8", false,-1);
        tracep->declBit(c+2909,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T9", false,-1);
        tracep->declBus(c+2910,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T10", false,-1, 31,0);
        tracep->declBit(c+2911,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T11", false,-1);
        tracep->declBit(c+2912,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T12", false,-1);
        tracep->declBit(c+2913,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T13", false,-1);
        tracep->declBit(c+2909,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T14", false,-1);
        tracep->declBit(c+2914,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T15", false,-1);
        tracep->declBit(c+2915,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T16", false,-1);
        tracep->declBit(c+2916,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T17", false,-1);
        tracep->declBit(c+2917,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T18", false,-1);
        tracep->declBus(c+2918,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController regState", false,-1, 1,0);
        tracep->declBus(c+6773,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T77", false,-1, 1,0);
        tracep->declBus(c+2919,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T19", false,-1, 1,0);
        tracep->declBus(c+2920,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T20", false,-1, 1,0);
        tracep->declBus(c+2921,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T21", false,-1, 1,0);
        tracep->declBus(c+2922,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T22", false,-1, 1,0);
        tracep->declBus(c+2923,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T23", false,-1, 1,0);
        tracep->declBit(c+2924,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T24", false,-1);
        tracep->declBit(c+642,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T25", false,-1);
        tracep->declBit(c+2925,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T26", false,-1);
        tracep->declArray(c+2926,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T27", false,-1, 123,0);
        tracep->declArray(c+2926,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T28", false,-1, 123,0);
        tracep->declArray(c+2930,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T29", false,-1, 118,0);
        tracep->declArray(c+2934,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T30", false,-1, 70,0);
        tracep->declBus(c+2937,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T31", false,-1, 2,0);
        tracep->declQuad(c+1075,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T32", false,-1, 47,0);
        tracep->declBus(c+1077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T33", false,-1, 31,0);
        tracep->declBus(c+1078,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T34", false,-1, 4,0);
        tracep->declBus(c+1079,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T35", false,-1, 2,0);
        tracep->declBus(c+1080,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T36", false,-1, 1,0);
        tracep->declBus(c+1081,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T37", false,-1, 1,0);
        tracep->declBit(c+2938,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T38", false,-1);
        tracep->declBit(c+2939,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T39", false,-1);
        tracep->declBit(c+2940,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T40", false,-1);
        tracep->declBit(c+2941,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T41", false,-1);
        tracep->declBit(c+2942,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T42", false,-1);
        tracep->declBit(c+2943,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T43", false,-1);
        tracep->declBit(c+2943,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T44", false,-1);
        tracep->declBus(c+2944,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T45", false,-1, 1,0);
        tracep->declBit(c+2945,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T46", false,-1);
        tracep->declBit(c+2946,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T47", false,-1);
        tracep->declBit(c+2947,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T48", false,-1);
        tracep->declBit(c+2948,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T49", false,-1);
        tracep->declBit(c+2949,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T50", false,-1);
        tracep->declBit(c+2950,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T51", false,-1);
        tracep->declBit(c+2951,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T52", false,-1);
        tracep->declBit(c+2951,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T78", false,-1);
        tracep->declBus(c+2952,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T53", false,-1, 1,0);
        tracep->declBit(c+2953,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T54", false,-1);
        tracep->declBit(c+2954,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T55", false,-1);
        tracep->declBit(c+2955,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T56", false,-1);
        tracep->declBit(c+2951,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T57", false,-1);
        tracep->declBit(c+2951,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T79", false,-1);
        tracep->declBit(c+2956,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T58", false,-1);
        tracep->declBit(c+2957,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T59", false,-1);
        tracep->declBit(c+2958,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T60", false,-1);
        tracep->declBit(c+2959,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T61", false,-1);
        tracep->declBit(c+654,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T62", false,-1);
        tracep->declBit(c+2960,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T63", false,-1);
        tracep->declBus(c+2961,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T64", false,-1, 1,0);
        tracep->declBit(c+653,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T65", false,-1);
        tracep->declBit(c+2962,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T66", false,-1);
        tracep->declBit(c+652,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T67", false,-1);
        tracep->declBit(c+2960,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T68", false,-1);
        tracep->declBus(c+2961,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T69", false,-1, 1,0);
        tracep->declBit(c+651,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T70", false,-1);
        tracep->declBit(c+2962,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T71", false,-1);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T72", false,-1);
        tracep->declBit(c+2963,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController T73", false,-1);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler_io_count", false,-1, 31,0);
        tracep->declBus(c+7132,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler reset", false,-1);
        tracep->declBit(c+2959,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler io_start", false,-1);
        tracep->declBus(c+2897,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler io_probe", false,-1, 31,0);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler io_count", false,-1, 31,0);
        tracep->declBus(c+134,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler io_sel", false,-1, 1,0);
        tracep->declBus(c+485,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T0", false,-1, 31,0);
        tracep->declBus(c+2964,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T1", false,-1, 31,0);
        tracep->declBus(c+2965,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler regStateCount_0", false,-1, 31,0);
        tracep->declBus(c+6774,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T39", false,-1, 31,0);
        tracep->declBus(c+2966,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T2", false,-1, 31,0);
        tracep->declBus(c+2967,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T3", false,-1, 31,0);
        tracep->declBit(c+2968,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T4", false,-1);
        tracep->declBit(c+2969,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T5", false,-1);
        tracep->declBus(c+2970,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler regState", false,-1, 1,0);
        tracep->declBus(c+6775,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T40", false,-1, 1,0);
        tracep->declBus(c+2971,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T6", false,-1, 1,0);
        tracep->declBus(c+2972,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T7", false,-1, 1,0);
        tracep->declBit(c+2973,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T8", false,-1);
        tracep->declBit(c+2974,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T9", false,-1);
        tracep->declBit(c+2975,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T10", false,-1);
        tracep->declBus(c+2976,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T11", false,-1, 31,0);
        tracep->declBus(c+2977,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T12", false,-1, 31,0);
        tracep->declBus(c+2978,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T13", false,-1, 31,0);
        tracep->declBit(c+2979,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T14", false,-1);
        tracep->declBus(c+2980,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T15", false,-1, 1,0);
        tracep->declBus(c+2980,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T41", false,-1, 1,0);
        tracep->declBus(c+2981,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler regInState", false,-1, 31,0);
        tracep->declBus(c+6776,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T42", false,-1, 31,0);
        tracep->declBus(c+2982,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T16", false,-1, 31,0);
        tracep->declBus(c+2983,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler regStateCount_2", false,-1, 31,0);
        tracep->declBus(c+6777,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T43", false,-1, 31,0);
        tracep->declBus(c+2984,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T17", false,-1, 31,0);
        tracep->declBus(c+2985,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T18", false,-1, 31,0);
        tracep->declBit(c+2986,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T19", false,-1);
        tracep->declBit(c+2987,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T20", false,-1);
        tracep->declBus(c+2988,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T21", false,-1, 3,0);
        tracep->declBus(c+2989,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler regStateCount_3", false,-1, 31,0);
        tracep->declBus(c+6778,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T44", false,-1, 31,0);
        tracep->declBus(c+2990,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T22", false,-1, 31,0);
        tracep->declBus(c+2991,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T23", false,-1, 31,0);
        tracep->declBit(c+2992,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T24", false,-1);
        tracep->declBit(c+2993,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T25", false,-1);
        tracep->declBit(c+2979,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T26", false,-1);
        tracep->declBit(c+2994,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T27", false,-1);
        tracep->declBit(c+2995,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T28", false,-1);
        tracep->declBit(c+2996,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T29", false,-1);
        tracep->declBus(c+2997,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler regStateCount_1", false,-1, 31,0);
        tracep->declBus(c+6779,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T45", false,-1, 31,0);
        tracep->declBus(c+2998,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T30", false,-1, 31,0);
        tracep->declBus(c+2999,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T31", false,-1, 31,0);
        tracep->declBit(c+3000,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T32", false,-1);
        tracep->declBit(c+3001,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T33", false,-1);
        tracep->declBit(c+3002,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T34", false,-1);
        tracep->declBus(c+134,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T35", false,-1, 1,0);
        tracep->declBus(c+3003,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T36", false,-1, 31,0);
        tracep->declBit(c+3002,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T37", false,-1);
        tracep->declBit(c+3004,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler T38", false,-1);
        tracep->declBus(c+7133,"VerilatedTesterWrapper BitSerialMatMulAccel ExecDecoupledController StateProfiler initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController reset", false,-1);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_op_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+183,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_enable", false,-1);
        tracep->declBit(c+656,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_start", false,-1);
        tracep->declBit(c+792,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_done", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_stageO_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_stageO_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_stageO_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_stageO_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_stageO_nop", false,-1);
        tracep->declBit(c+662,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_sync_in_0_ready", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_sync_in_0_valid", false,-1);
        tracep->declBit(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_sync_in_0_bits", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_sync_out_0_ready", false,-1);
        tracep->declBit(c+663,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_sync_out_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_sync_out_0_bits", false,-1);
        tracep->declBit(c+136,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_perf_start", false,-1);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_perf_count", false,-1, 31,0);
        tracep->declBus(c+133,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController io_perf_sel", false,-1, 1,0);
        tracep->declBus(c+3005,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T44", false,-1, 31,0);
        tracep->declBus(c+3006,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController regState", false,-1, 1,0);
        tracep->declBus(c+6780,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T45", false,-1, 1,0);
        tracep->declBus(c+3007,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T0", false,-1, 1,0);
        tracep->declBus(c+3008,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T1", false,-1, 1,0);
        tracep->declBus(c+3009,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T2", false,-1, 1,0);
        tracep->declBus(c+3010,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T3", false,-1, 1,0);
        tracep->declBus(c+3011,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T4", false,-1, 1,0);
        tracep->declBit(c+3012,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T5", false,-1);
        tracep->declBit(c+3013,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T6", false,-1);
        tracep->declBit(c+3014,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T7", false,-1);
        tracep->declBit(c+3015,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T8", false,-1);
        tracep->declArray(c+3016,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T9", false,-1, 127,0);
        tracep->declArray(c+3016,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T10", false,-1, 127,0);
        tracep->declQuad(c+3020,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T11", false,-1, 62,0);
        tracep->declBus(c+3022,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T12", false,-1, 2,0);
        tracep->declQuad(c+3023,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T13", false,-1, 59,0);
        tracep->declArray(c+3025,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T14", false,-1, 64,0);
        tracep->declQuad(c+3028,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T15", false,-1, 32,0);
        tracep->declBus(c+3030,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T16", false,-1, 31,0);
        tracep->declBit(c+3031,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T17", false,-1);
        tracep->declBit(c+3032,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T18", false,-1);
        tracep->declBit(c+3033,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T19", false,-1);
        tracep->declBus(c+3034,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T20", false,-1, 1,0);
        tracep->declBit(c+3035,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T21", false,-1);
        tracep->declBit(c+3036,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T22", false,-1);
        tracep->declBit(c+3037,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T23", false,-1);
        tracep->declBit(c+3038,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T24", false,-1);
        tracep->declBit(c+3039,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T25", false,-1);
        tracep->declBit(c+3040,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T26", false,-1);
        tracep->declBit(c+656,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T27", false,-1);
        tracep->declBit(c+3041,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T28", false,-1);
        tracep->declBit(c+3042,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T29", false,-1);
        tracep->declBit(c+3043,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T30", false,-1);
        tracep->declBit(c+3044,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T31", false,-1);
        tracep->declBit(c+3045,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T32", false,-1);
        tracep->declBit(c+663,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T33", false,-1);
        tracep->declBit(c+3046,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T34", false,-1);
        tracep->declBus(c+3047,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T35", false,-1, 1,0);
        tracep->declBit(c+3048,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T36", false,-1);
        tracep->declBit(c+3048,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T46", false,-1);
        tracep->declBus(c+3049,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T37", false,-1, 1,0);
        tracep->declBit(c+662,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T38", false,-1);
        tracep->declBit(c+3046,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T39", false,-1);
        tracep->declBus(c+3047,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T40", false,-1, 1,0);
        tracep->declBit(c+3048,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T41", false,-1);
        tracep->declBit(c+3048,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T47", false,-1);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T42", false,-1);
        tracep->declBit(c+3050,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController T43", false,-1);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler_io_count", false,-1, 31,0);
        tracep->declBus(c+7134,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler reset", false,-1);
        tracep->declBit(c+3045,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler io_start", false,-1);
        tracep->declBus(c+3005,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler io_probe", false,-1, 31,0);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler io_count", false,-1, 31,0);
        tracep->declBus(c+133,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler io_sel", false,-1, 1,0);
        tracep->declBus(c+486,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T0", false,-1, 31,0);
        tracep->declBus(c+3051,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T1", false,-1, 31,0);
        tracep->declBus(c+3052,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler regStateCount_0", false,-1, 31,0);
        tracep->declBus(c+6781,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T39", false,-1, 31,0);
        tracep->declBus(c+3053,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T2", false,-1, 31,0);
        tracep->declBus(c+3054,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T3", false,-1, 31,0);
        tracep->declBit(c+3055,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T4", false,-1);
        tracep->declBit(c+3056,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T5", false,-1);
        tracep->declBus(c+3057,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler regState", false,-1, 1,0);
        tracep->declBus(c+6782,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T40", false,-1, 1,0);
        tracep->declBus(c+3058,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T6", false,-1, 1,0);
        tracep->declBus(c+3059,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T7", false,-1, 1,0);
        tracep->declBit(c+3060,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T8", false,-1);
        tracep->declBit(c+3061,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T9", false,-1);
        tracep->declBit(c+3062,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T10", false,-1);
        tracep->declBus(c+3063,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T11", false,-1, 31,0);
        tracep->declBus(c+3064,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T12", false,-1, 31,0);
        tracep->declBus(c+3065,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T13", false,-1, 31,0);
        tracep->declBit(c+3066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T14", false,-1);
        tracep->declBus(c+3067,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T15", false,-1, 1,0);
        tracep->declBus(c+3067,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T41", false,-1, 1,0);
        tracep->declBus(c+3068,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler regInState", false,-1, 31,0);
        tracep->declBus(c+6783,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T42", false,-1, 31,0);
        tracep->declBus(c+3069,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T16", false,-1, 31,0);
        tracep->declBus(c+3070,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler regStateCount_2", false,-1, 31,0);
        tracep->declBus(c+6784,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T43", false,-1, 31,0);
        tracep->declBus(c+3071,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T17", false,-1, 31,0);
        tracep->declBus(c+3072,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T18", false,-1, 31,0);
        tracep->declBit(c+3073,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T19", false,-1);
        tracep->declBit(c+3074,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T20", false,-1);
        tracep->declBus(c+3075,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T21", false,-1, 3,0);
        tracep->declBus(c+3076,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler regStateCount_3", false,-1, 31,0);
        tracep->declBus(c+6785,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T44", false,-1, 31,0);
        tracep->declBus(c+3077,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T22", false,-1, 31,0);
        tracep->declBus(c+3078,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T23", false,-1, 31,0);
        tracep->declBit(c+3079,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T24", false,-1);
        tracep->declBit(c+3080,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T25", false,-1);
        tracep->declBit(c+3066,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T26", false,-1);
        tracep->declBit(c+3081,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T27", false,-1);
        tracep->declBit(c+3082,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T28", false,-1);
        tracep->declBit(c+3083,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T29", false,-1);
        tracep->declBus(c+3084,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler regStateCount_1", false,-1, 31,0);
        tracep->declBus(c+6786,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T45", false,-1, 31,0);
        tracep->declBus(c+3085,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T30", false,-1, 31,0);
        tracep->declBus(c+3086,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T31", false,-1, 31,0);
        tracep->declBit(c+3087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T32", false,-1);
        tracep->declBit(c+3088,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T33", false,-1);
        tracep->declBit(c+3089,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T34", false,-1);
        tracep->declBus(c+133,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T35", false,-1, 1,0);
        tracep->declBus(c+3090,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T36", false,-1, 31,0);
        tracep->declBit(c+3089,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T37", false,-1);
        tracep->declBit(c+3091,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler T38", false,-1);
        tracep->declBus(c+7135,"VerilatedTesterWrapper BitSerialMatMulAccel ResultController StateProfiler initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 reset", false,-1);
        tracep->declBit(c+754,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_ready", false,-1);
        tracep->declBit(c+592,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_valid", false,-1);
        tracep->declBus(c+562,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+561,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+560,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+559,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+558,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+557,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+556,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+555,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+554,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+553,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+552,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+759,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 io_count", false,-1, 9,0);
        tracep->declBit(c+754,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_enq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+759,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue_io_count", false,-1, 9,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue reset", false,-1);
        tracep->declBit(c+754,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_ready", false,-1);
        tracep->declBit(c+592,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_valid", false,-1);
        tracep->declBus(c+562,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+561,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+560,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+559,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+558,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+557,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+556,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+555,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+554,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+553,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+552,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+759,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue io_count", false,-1, 9,0);
        tracep->declBit(c+3092,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue do_enq", false,-1);
        tracep->declArray(c+3093,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T0", false,-1, 127,0);
        tracep->declArray(c+3093,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T1", false,-1, 127,0);
        tracep->declBus(c+3097,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T2", false,-1, 31,0);
        tracep->declBus(c+3098,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T3", false,-1, 5,0);
        tracep->declBus(c+3099,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T4", false,-1, 2,0);
        tracep->declBus(c+3100,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T5", false,-1, 25,0);
        tracep->declBus(c+3101,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T6", false,-1, 9,0);
        tracep->declArray(c+3102,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T7", false,-1, 95,0);
        tracep->declArray(c+3105,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T8", false,-1, 71,0);
        tracep->declQuad(c+3108,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T9", false,-1, 47,0);
        tracep->declBus(c+3110,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T10", false,-1, 23,0);
        tracep->declBus(c+3111,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue R11", false,-1, 8,0);
        tracep->declBus(c+6787,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T37", false,-1, 8,0);
        tracep->declBus(c+3112,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T12", false,-1, 8,0);
        tracep->declBus(c+3113,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T13", false,-1, 8,0);
        tracep->declBus(c+3114,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue R14", false,-1, 8,0);
        tracep->declBus(c+6788,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T38", false,-1, 8,0);
        tracep->declBus(c+3115,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T15", false,-1, 8,0);
        tracep->declBus(c+3116,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T16", false,-1, 8,0);
        tracep->declBit(c+3117,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue do_deq", false,-1);
        tracep->declBit(c+3118,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T17", false,-1);
        tracep->declBit(c+3119,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue empty", false,-1);
        tracep->declBit(c+3120,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T18", false,-1);
        tracep->declBit(c+3121,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue maybe_full", false,-1);
        tracep->declBit(c+6789,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T39", false,-1);
        tracep->declBit(c+3122,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T19", false,-1);
        tracep->declBit(c+3123,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T20", false,-1);
        tracep->declBit(c+3124,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue ptr_match", false,-1);
        tracep->declBit(c+3125,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue canPrefetch", false,-1);
        tracep->declBus(c+3126,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T21", false,-1, 1,0);
        tracep->declBit(c+3127,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T22", false,-1);
        tracep->declBus(c+3128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T23", false,-1, 2,0);
        tracep->declBus(c+3129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T24", false,-1, 8,0);
        tracep->declBit(c+3130,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T25", false,-1);
        tracep->declBus(c+3131,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T26", false,-1, 15,0);
        tracep->declBus(c+3132,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T27", false,-1, 31,0);
        tracep->declBus(c+3133,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T28", false,-1, 15,0);
        tracep->declBus(c+3134,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T29", false,-1, 23,0);
        tracep->declBus(c+3135,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T30", false,-1, 7,0);
        tracep->declBus(c+3136,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T31", false,-1, 15,0);
        tracep->declBit(c+3137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue R32", false,-1);
        tracep->declBit(c+6790,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T40", false,-1);
        tracep->declBus(c+759,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T33", false,-1, 9,0);
        tracep->declBus(c+3138,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T41", false,-1, 9,0);
        tracep->declBus(c+3139,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T34", false,-1, 9,0);
        tracep->declBus(c+3140,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue ptr_diff", false,-1, 8,0);
        tracep->declBit(c+3141,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T35", false,-1);
        tracep->declBit(c+754,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue T36", false,-1);
        tracep->declBit(c+3142,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue full", false,-1);
        tracep->declArray(c+3143,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM_b_dout", false,-1, 127,0);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3147,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue_io_count", false,-1, 1,0);
        tracep->declBus(c+7136,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue reset", false,-1);
        tracep->declBit(c+3148,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+3137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_valid", false,-1);
        tracep->declBus(c+3136,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+3135,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+3134,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+3133,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+3132,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+3131,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+3130,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+3129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+3128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+3127,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+3126,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3147,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3148,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3147,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+3148,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+3137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+3136,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+3135,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+3134,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+3133,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+3132,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+3131,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+3130,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+3129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+3128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+3127,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+3126,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+629,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_tiles_per_row", false,-1, 15,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_dram_block_count", false,-1, 7,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_dram_block_offset_bytes", false,-1, 23,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_dram_block_size_bytes", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_bram_addr_base", false,-1, 15,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_bram_id_range", false,-1);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_bram_id_start", false,-1, 8,0);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_unused", false,-1, 2,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3147,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3149,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T0", false,-1);
        tracep->declArray(c+3150,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T1", false,-1, 127,0);
        tracep->declArray(c+3150,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T2", false,-1, 127,0);
        tracep->declBus(c+3154,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T3", false,-1, 31,0);
        tracep->declBus(c+3155,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T4", false,-1, 5,0);
        tracep->declBus(c+3156,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T5", false,-1, 2,0);
        tracep->declBus(c+3157,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T6", false,-1, 25,0);
        tracep->declBus(c+3158,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T7", false,-1, 9,0);
        tracep->declArray(c+3159,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T8", false,-1, 95,0);
        tracep->declArray(c+3162,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T9", false,-1, 71,0);
        tracep->declQuad(c+3165,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T10", false,-1, 47,0);
        tracep->declBus(c+3167,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T11", false,-1, 23,0);
        tracep->declBus(c+758,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T12", false,-1, 1,0);
        tracep->declBit(c+757,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T13", false,-1);
        tracep->declBus(c+756,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T14", false,-1, 2,0);
        tracep->declBus(c+638,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T15", false,-1, 8,0);
        tracep->declBit(c+637,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T16", false,-1);
        tracep->declBus(c+636,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T17", false,-1, 15,0);
        tracep->declBus(c+635,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T18", false,-1, 31,0);
        tracep->declBus(c+634,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T19", false,-1, 15,0);
        tracep->declBus(c+633,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T20", false,-1, 23,0);
        tracep->declBus(c+632,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T21", false,-1, 7,0);
        tracep->declBus(c+631,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T22", false,-1, 15,0);
        tracep->declBit(c+3148,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue T23", false,-1);
        tracep->declBit(c+3168,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+3169,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl_o_d", false,-1, 127,0);
        tracep->declBus(c+3147,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+3150,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl i_d", false,-1, 127,0);
        tracep->declBit(c+3137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3168,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+3169,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl o_d", false,-1, 127,0);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3149,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3173,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+3174,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+3175,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+3176,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+3177,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3178+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl srl", true,(i+0), 127,0);}}
        tracep->declBit(c+3186,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3187,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl srlo_", false,-1, 127,0);
        tracep->declArray(c+3169,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl srlo", false,-1, 127,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3191,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3192,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3193,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3194,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3195,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3196,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+755,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3193,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3168,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7138,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM clk", false,-1);
        tracep->declBit(c+3092,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3111,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM a_addr", false,-1, 8,0);
        tracep->declArray(c+3093,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM a_din", false,-1, 127,0);
        tracep->declArray(c+3197,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM a_dout", false,-1, 127,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3114,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM b_addr", false,-1, 8,0);
        tracep->declArray(c+7139,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM b_din", false,-1, 127,0);
        tracep->declArray(c+3143,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_7 BRAMQueue DualPortBRAM b_dout", false,-1, 127,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 reset", false,-1);
        tracep->declBit(c+760,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_ready", false,-1);
        tracep->declBit(c+599,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_valid", false,-1);
        tracep->declBit(c+551,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+550,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+549,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+548,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+547,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+546,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+545,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+544,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+541,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+540,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+539,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+767,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 io_count", false,-1, 9,0);
        tracep->declBit(c+760,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_enq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+767,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue_io_count", false,-1, 9,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue reset", false,-1);
        tracep->declBit(c+760,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_ready", false,-1);
        tracep->declBit(c+599,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_valid", false,-1);
        tracep->declBit(c+551,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+550,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+549,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+548,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+547,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+546,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+545,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+544,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+541,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+540,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+539,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+767,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue io_count", false,-1, 9,0);
        tracep->declBit(c+3201,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue do_enq", false,-1);
        tracep->declArray(c+3202,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T0", false,-1, 123,0);
        tracep->declArray(c+3202,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T1", false,-1, 123,0);
        tracep->declArray(c+3206,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T2", false,-1, 118,0);
        tracep->declArray(c+3210,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T3", false,-1, 70,0);
        tracep->declBus(c+3213,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T4", false,-1, 2,0);
        tracep->declQuad(c+3214,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T5", false,-1, 47,0);
        tracep->declBus(c+3216,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T6", false,-1, 31,0);
        tracep->declBus(c+3217,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T7", false,-1, 4,0);
        tracep->declBus(c+3218,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T8", false,-1, 2,0);
        tracep->declBus(c+3219,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T9", false,-1, 1,0);
        tracep->declBus(c+3220,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T10", false,-1, 1,0);
        tracep->declBus(c+3221,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue R11", false,-1, 8,0);
        tracep->declBus(c+6791,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T37", false,-1, 8,0);
        tracep->declBus(c+3222,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T12", false,-1, 8,0);
        tracep->declBus(c+3223,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T13", false,-1, 8,0);
        tracep->declBus(c+3224,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue R14", false,-1, 8,0);
        tracep->declBus(c+6792,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T38", false,-1, 8,0);
        tracep->declBus(c+3225,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T15", false,-1, 8,0);
        tracep->declBus(c+3226,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T16", false,-1, 8,0);
        tracep->declBit(c+3227,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue do_deq", false,-1);
        tracep->declBit(c+3228,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T17", false,-1);
        tracep->declBit(c+3229,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue empty", false,-1);
        tracep->declBit(c+3230,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T18", false,-1);
        tracep->declBit(c+3231,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue maybe_full", false,-1);
        tracep->declBit(c+6793,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T39", false,-1);
        tracep->declBit(c+3232,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T19", false,-1);
        tracep->declBit(c+3233,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T20", false,-1);
        tracep->declBit(c+3234,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue ptr_match", false,-1);
        tracep->declBit(c+3235,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue canPrefetch", false,-1);
        tracep->declBus(c+3236,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T21", false,-1, 1,0);
        tracep->declBit(c+3237,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T22", false,-1);
        tracep->declArray(c+3238,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T23", false,-1, 67,0);
        tracep->declBus(c+3241,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T24", false,-1, 15,0);
        tracep->declBus(c+3242,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T25", false,-1, 15,0);
        tracep->declBus(c+3243,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T26", false,-1, 15,0);
        tracep->declBit(c+3244,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T27", false,-1);
        tracep->declBit(c+3245,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T28", false,-1);
        tracep->declBit(c+3246,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T29", false,-1);
        tracep->declBit(c+3247,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T30", false,-1);
        tracep->declBit(c+3248,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T31", false,-1);
        tracep->declBit(c+3249,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue R32", false,-1);
        tracep->declBit(c+6794,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T40", false,-1);
        tracep->declBus(c+767,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T33", false,-1, 9,0);
        tracep->declBus(c+3250,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T41", false,-1, 9,0);
        tracep->declBus(c+3251,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T34", false,-1, 9,0);
        tracep->declBus(c+3252,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue ptr_diff", false,-1, 8,0);
        tracep->declBit(c+3253,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T35", false,-1);
        tracep->declBit(c+760,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue T36", false,-1);
        tracep->declBit(c+3254,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue full", false,-1);
        tracep->declArray(c+3255,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM_b_dout", false,-1, 123,0);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3259,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue_io_count", false,-1, 1,0);
        tracep->declBus(c+7143,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue reset", false,-1);
        tracep->declBit(c+3260,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+3249,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_valid", false,-1);
        tracep->declBit(c+3248,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+3247,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+3246,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+3245,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+3244,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+3243,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+3242,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+3241,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+3238,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+3237,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+3236,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3259,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3260,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3259,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+3260,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+3249,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBit(c+3248,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+3247,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+3246,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+3245,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+3244,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+3243,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+3242,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+3241,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+3238,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+3237,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+3236,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+641,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_writeAddr", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_writeEn", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_clear_before_first_accumulation", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_negate", false,-1);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_shiftAmount", false,-1);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_numTiles", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_rhsOffset", false,-1, 15,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_lhsOffset", false,-1, 15,0);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_unused", false,-1, 67,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3259,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3261,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T0", false,-1);
        tracep->declArray(c+3262,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T1", false,-1, 123,0);
        tracep->declArray(c+3262,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T2", false,-1, 123,0);
        tracep->declArray(c+3266,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T3", false,-1, 118,0);
        tracep->declArray(c+3270,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T4", false,-1, 70,0);
        tracep->declBus(c+3273,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T5", false,-1, 2,0);
        tracep->declQuad(c+3274,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T6", false,-1, 47,0);
        tracep->declBus(c+3276,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T7", false,-1, 31,0);
        tracep->declBus(c+3277,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T8", false,-1, 4,0);
        tracep->declBus(c+3278,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T9", false,-1, 2,0);
        tracep->declBus(c+3279,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T10", false,-1, 1,0);
        tracep->declBus(c+3280,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T11", false,-1, 1,0);
        tracep->declBus(c+766,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T12", false,-1, 1,0);
        tracep->declBit(c+765,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T13", false,-1);
        tracep->declArray(c+762,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T14", false,-1, 67,0);
        tracep->declBus(c+650,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T15", false,-1, 15,0);
        tracep->declBus(c+649,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T16", false,-1, 15,0);
        tracep->declBus(c+648,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T17", false,-1, 15,0);
        tracep->declBit(c+647,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T18", false,-1);
        tracep->declBit(c+646,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T19", false,-1);
        tracep->declBit(c+645,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T20", false,-1);
        tracep->declBit(c+644,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T21", false,-1);
        tracep->declBit(c+643,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T22", false,-1);
        tracep->declBit(c+3260,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue T23", false,-1);
        tracep->declBit(c+3281,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+3282,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl_o_d", false,-1, 123,0);
        tracep->declBus(c+3259,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7144,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+3262,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl i_d", false,-1, 123,0);
        tracep->declBit(c+3249,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3281,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+3282,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl o_d", false,-1, 123,0);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3261,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3286,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+3287,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+3288,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+3289,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+3290,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3291+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl srl", true,(i+0), 123,0);}}
        tracep->declBit(c+3299,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3300,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl srlo_", false,-1, 123,0);
        tracep->declArray(c+3282,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl srlo", false,-1, 123,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3304,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3305,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3306,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3307,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3308,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3309,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+761,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3306,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3281,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBus(c+7144,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7138,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM clk", false,-1);
        tracep->declBit(c+3201,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3221,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM a_addr", false,-1, 8,0);
        tracep->declArray(c+3202,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM a_din", false,-1, 123,0);
        tracep->declArray(c+3310,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM a_dout", false,-1, 123,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3224,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM b_addr", false,-1, 8,0);
        tracep->declArray(c+7145,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM b_din", false,-1, 123,0);
        tracep->declArray(c+3255,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_8 BRAMQueue DualPortBRAM b_dout", false,-1, 123,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 reset", false,-1);
        tracep->declBit(c+768,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_ready", false,-1);
        tracep->declBit(c+606,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_valid", false,-1);
        tracep->declBus(c+538,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+537,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+536,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+535,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+534,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+532,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+531,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+530,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+774,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 io_count", false,-1, 9,0);
        tracep->declBit(c+768,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_enq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+774,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue_io_count", false,-1, 9,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue reset", false,-1);
        tracep->declBit(c+768,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_ready", false,-1);
        tracep->declBit(c+606,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_valid", false,-1);
        tracep->declBus(c+538,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+537,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+536,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+535,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+534,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+532,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+531,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+530,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+774,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue io_count", false,-1, 9,0);
        tracep->declBit(c+3314,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue do_enq", false,-1);
        tracep->declArray(c+3315,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T0", false,-1, 127,0);
        tracep->declArray(c+3315,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T1", false,-1, 127,0);
        tracep->declQuad(c+3319,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T2", false,-1, 62,0);
        tracep->declBus(c+3321,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T3", false,-1, 2,0);
        tracep->declQuad(c+3322,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T4", false,-1, 59,0);
        tracep->declArray(c+3324,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T5", false,-1, 64,0);
        tracep->declQuad(c+3327,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T6", false,-1, 32,0);
        tracep->declBus(c+3329,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T7", false,-1, 31,0);
        tracep->declBus(c+3330,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue R8", false,-1, 8,0);
        tracep->declBus(c+6795,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T31", false,-1, 8,0);
        tracep->declBus(c+3331,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T9", false,-1, 8,0);
        tracep->declBus(c+3332,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T10", false,-1, 8,0);
        tracep->declBus(c+3333,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue R11", false,-1, 8,0);
        tracep->declBus(c+6796,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T32", false,-1, 8,0);
        tracep->declBus(c+3334,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T12", false,-1, 8,0);
        tracep->declBus(c+3335,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T13", false,-1, 8,0);
        tracep->declBit(c+3336,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue do_deq", false,-1);
        tracep->declBit(c+3337,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T14", false,-1);
        tracep->declBit(c+3338,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue empty", false,-1);
        tracep->declBit(c+3339,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T15", false,-1);
        tracep->declBit(c+3340,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue maybe_full", false,-1);
        tracep->declBit(c+6797,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T33", false,-1);
        tracep->declBit(c+3341,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T16", false,-1);
        tracep->declBit(c+3342,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T17", false,-1);
        tracep->declBit(c+3343,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue ptr_match", false,-1);
        tracep->declBit(c+3344,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue canPrefetch", false,-1);
        tracep->declBus(c+3345,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T18", false,-1, 1,0);
        tracep->declBit(c+3346,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T19", false,-1);
        tracep->declQuad(c+3347,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T20", false,-1, 58,0);
        tracep->declBit(c+3349,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T21", false,-1);
        tracep->declBit(c+3350,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T22", false,-1);
        tracep->declBus(c+3351,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T23", false,-1, 31,0);
        tracep->declBus(c+3352,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T24", false,-1, 15,0);
        tracep->declBus(c+3353,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T25", false,-1, 15,0);
        tracep->declBit(c+3354,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue R26", false,-1);
        tracep->declBit(c+6798,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T34", false,-1);
        tracep->declBus(c+774,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T27", false,-1, 9,0);
        tracep->declBus(c+3355,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T35", false,-1, 9,0);
        tracep->declBus(c+3356,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T28", false,-1, 9,0);
        tracep->declBus(c+3357,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue ptr_diff", false,-1, 8,0);
        tracep->declBit(c+3358,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T29", false,-1);
        tracep->declBit(c+768,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue T30", false,-1);
        tracep->declBit(c+3359,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue full", false,-1);
        tracep->declArray(c+3360,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM_b_dout", false,-1, 127,0);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3364,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue_io_count", false,-1, 1,0);
        tracep->declBus(c+7149,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue reset", false,-1);
        tracep->declBit(c+3365,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+3354,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_valid", false,-1);
        tracep->declBus(c+3353,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+3352,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+3351,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+3350,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+3349,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+3347,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+3346,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+3345,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3364,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3365,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3364,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+3365,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+3354,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+3353,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+3352,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+3351,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+3350,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+3349,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+3347,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+3346,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_isRunCfg", false,-1);
        tracep->declBus(c+3345,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_enq_bits_targetStage", false,-1, 1,0);
        tracep->declBit(c+655,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_waitCompleteBytes", false,-1, 15,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_dram_skip", false,-1, 15,0);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_dram_base", false,-1, 31,0);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_resmem_addr", false,-1);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_runcfg_nop", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_unused", false,-1, 58,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_isRunCfg", false,-1);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_deq_bits_targetStage", false,-1, 1,0);
        tracep->declBus(c+3364,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3366,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T0", false,-1);
        tracep->declArray(c+3367,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T1", false,-1, 127,0);
        tracep->declArray(c+3367,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T2", false,-1, 127,0);
        tracep->declQuad(c+3371,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T3", false,-1, 62,0);
        tracep->declBus(c+3373,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T4", false,-1, 2,0);
        tracep->declQuad(c+3374,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T5", false,-1, 59,0);
        tracep->declArray(c+3376,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T6", false,-1, 64,0);
        tracep->declQuad(c+3379,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T7", false,-1, 32,0);
        tracep->declBus(c+3381,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T8", false,-1, 31,0);
        tracep->declBus(c+773,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T9", false,-1, 1,0);
        tracep->declBit(c+772,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T10", false,-1);
        tracep->declQuad(c+770,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T11", false,-1, 58,0);
        tracep->declBit(c+661,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T12", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T13", false,-1);
        tracep->declBus(c+659,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T14", false,-1, 31,0);
        tracep->declBus(c+658,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T15", false,-1, 15,0);
        tracep->declBus(c+657,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T16", false,-1, 15,0);
        tracep->declBit(c+3365,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue T17", false,-1);
        tracep->declBit(c+3382,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+3383,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl_o_d", false,-1, 127,0);
        tracep->declBus(c+3364,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+3367,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl i_d", false,-1, 127,0);
        tracep->declBit(c+3354,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3382,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+3383,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl o_d", false,-1, 127,0);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3366,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3387,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+3388,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+3389,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+3390,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+3391,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3392+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl srl", true,(i+0), 127,0);}}
        tracep->declBit(c+3400,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3401,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl srlo_", false,-1, 127,0);
        tracep->declArray(c+3383,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl srlo", false,-1, 127,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3405,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3406,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3407,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3408,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3409,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3410,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+769,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3407,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3382,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7138,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM clk", false,-1);
        tracep->declBit(c+3314,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3330,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM a_addr", false,-1, 8,0);
        tracep->declArray(c+3315,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM a_din", false,-1, 127,0);
        tracep->declArray(c+3411,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM a_dout", false,-1, 127,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3333,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM b_addr", false,-1, 8,0);
        tracep->declArray(c+7139,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM b_din", false,-1, 127,0);
        tracep->declArray(c+3360,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_9 BRAMQueue DualPortBRAM b_dout", false,-1, 127,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM clk", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_1_req_addr", false,-1, 9,0);
        tracep->declQuad(c+4,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_1_req_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_1_req_writeEn", false,-1);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_0_req_addr", false,-1, 9,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_0_req_writeData", false,-1, 63,0);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_0_req_writeEn", false,-1);
        tracep->declQuad(c+3415,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM io_ports_0_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3415,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM clk", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+4,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM b_din", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM b_wr", false,-1);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBus(c+738,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+739,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM a_din", false,-1, 63,0);
        tracep->declBit(c+741,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM a_wr", false,-1);
        tracep->declQuad(c+3415,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3417,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R0", false,-1);
        tracep->declQuad(c+3418,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R1", false,-1, 63,0);
        tracep->declBus(c+3420,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R2", false,-1, 9,0);
        tracep->declBit(c+3421,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R3", false,-1);
        tracep->declQuad(c+3422,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R4", false,-1, 63,0);
        tracep->declBus(c+3424,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R5", false,-1, 9,0);
        tracep->declQuad(c+3415,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R6", false,-1, 63,0);
        tracep->declQuad(c+668,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM R7", false,-1, 63,0);
        tracep->declQuad(c+3425,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3427,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBus(c+7150,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM initvar", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM clk", false,-1);
        tracep->declBit(c+3417,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3420,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+3418,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM a_din", false,-1, 63,0);
        tracep->declQuad(c+3427,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3421,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3424,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+3422,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM b_din", false,-1, 63,0);
        tracep->declQuad(c+3425,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM PipelinedDualPortBRAM DualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 clk", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_1_req_addr", false,-1, 9,0);
        tracep->declQuad(c+2,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_1_req_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_1_req_writeEn", false,-1);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_0_req_addr", false,-1, 9,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_0_req_writeData", false,-1, 63,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_0_req_writeEn", false,-1);
        tracep->declQuad(c+3429,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 io_ports_0_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3429,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM clk", false,-1);
        tracep->declBus(c+678,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+2,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM b_din", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM b_wr", false,-1);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBus(c+734,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+735,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM a_din", false,-1, 63,0);
        tracep->declBit(c+737,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM a_wr", false,-1);
        tracep->declQuad(c+3429,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3431,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R0", false,-1);
        tracep->declQuad(c+3432,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R1", false,-1, 63,0);
        tracep->declBus(c+3434,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R2", false,-1, 9,0);
        tracep->declBit(c+3435,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R3", false,-1);
        tracep->declQuad(c+3436,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R4", false,-1, 63,0);
        tracep->declBus(c+3438,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R5", false,-1, 9,0);
        tracep->declQuad(c+3429,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R6", false,-1, 63,0);
        tracep->declQuad(c+670,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM R7", false,-1, 63,0);
        tracep->declQuad(c+3439,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3441,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBus(c+7152,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM initvar", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM clk", false,-1);
        tracep->declBit(c+3431,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3434,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+3432,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM a_din", false,-1, 63,0);
        tracep->declQuad(c+3441,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3435,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3438,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+3436,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM b_din", false,-1, 63,0);
        tracep->declQuad(c+3439,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_1 PipelinedDualPortBRAM DualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 clk", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_1_req_addr", false,-1, 9,0);
        tracep->declQuad(c+8,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_1_req_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_1_req_writeEn", false,-1);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_0_req_addr", false,-1, 9,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_0_req_writeData", false,-1, 63,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_0_req_writeEn", false,-1);
        tracep->declQuad(c+3443,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 io_ports_0_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3443,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM clk", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+8,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM b_din", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM b_wr", false,-1);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBus(c+746,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+747,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM a_din", false,-1, 63,0);
        tracep->declBit(c+749,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM a_wr", false,-1);
        tracep->declQuad(c+3443,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3445,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R0", false,-1);
        tracep->declQuad(c+3446,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R1", false,-1, 63,0);
        tracep->declBus(c+3448,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R2", false,-1, 9,0);
        tracep->declBit(c+3449,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R3", false,-1);
        tracep->declQuad(c+3450,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R4", false,-1, 63,0);
        tracep->declBus(c+3452,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R5", false,-1, 9,0);
        tracep->declQuad(c+3443,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R6", false,-1, 63,0);
        tracep->declQuad(c+672,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM R7", false,-1, 63,0);
        tracep->declQuad(c+3453,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3455,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBus(c+7153,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM initvar", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM clk", false,-1);
        tracep->declBit(c+3445,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3448,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+3446,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM a_din", false,-1, 63,0);
        tracep->declQuad(c+3455,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3449,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3452,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+3450,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM b_din", false,-1, 63,0);
        tracep->declQuad(c+3453,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_2 PipelinedDualPortBRAM DualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 clk", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_1_req_addr", false,-1, 9,0);
        tracep->declQuad(c+6,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_1_req_writeData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_1_req_writeEn", false,-1);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_1_rsp_readData", false,-1, 63,0);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_0_req_addr", false,-1, 9,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_0_req_writeData", false,-1, 63,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_0_req_writeEn", false,-1);
        tracep->declQuad(c+3457,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 io_ports_0_rsp_readData", false,-1, 63,0);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3457,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM clk", false,-1);
        tracep->declBus(c+679,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+6,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM b_din", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM b_wr", false,-1);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBus(c+742,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+743,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM a_din", false,-1, 63,0);
        tracep->declBit(c+745,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM a_wr", false,-1);
        tracep->declQuad(c+3457,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3459,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R0", false,-1);
        tracep->declQuad(c+3460,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R1", false,-1, 63,0);
        tracep->declBus(c+3462,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R2", false,-1, 9,0);
        tracep->declBit(c+3463,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R3", false,-1);
        tracep->declQuad(c+3464,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R4", false,-1, 63,0);
        tracep->declBus(c+3466,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R5", false,-1, 9,0);
        tracep->declQuad(c+3457,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R6", false,-1, 63,0);
        tracep->declQuad(c+674,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM R7", false,-1, 63,0);
        tracep->declQuad(c+3467,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM_b_dout", false,-1, 63,0);
        tracep->declQuad(c+3469,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM_a_dout", false,-1, 63,0);
        tracep->declBus(c+7154,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM initvar", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM DATA", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM ADDR", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM clk", false,-1);
        tracep->declBit(c+3459,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3462,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM a_addr", false,-1, 9,0);
        tracep->declQuad(c+3460,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM a_din", false,-1, 63,0);
        tracep->declQuad(c+3469,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM a_dout", false,-1, 63,0);
        tracep->declBit(c+3463,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM b_wr", false,-1);
        tracep->declBus(c+3466,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM b_addr", false,-1, 9,0);
        tracep->declQuad(c+3464,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM b_din", false,-1, 63,0);
        tracep->declQuad(c+3467,"VerilatedTesterWrapper BitSerialMatMulAccel AsymPipelinedDualPortBRAM_3 PipelinedDualPortBRAM DualPortBRAM b_dout", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM b_addr", false,-1);
        tracep->declBus(c+13,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM b_wr", false,-1);
        tracep->declBus(c+664,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM a_addr", false,-1);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM a_wr", false,-1);
        tracep->declBus(c+3471,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM a_dout", false,-1, 31,0);
        tracep->declBus(c+664,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox_b_dout", false,-1, 31,0);
        tracep->declBus(c+3471,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox_a_dout", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox b_addr", false,-1);
        tracep->declBus(c+13,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox b_wr", false,-1);
        tracep->declBus(c+664,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox a_addr", false,-1);
        tracep->declBus(c+685,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox a_wr", false,-1);
        tracep->declBus(c+3471,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox a_dout", false,-1, 31,0);
        tracep->declBus(c+3471,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox T0", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3472+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox mem", true,(i+0), 31,0);}}
        tracep->declBus(c+7155,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox T1", false,-1, 31,0);
        tracep->declBus(c+7156,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox T2", false,-1, 31,0);
        tracep->declBit(c+3474,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox R3", false,-1);
        tracep->declBus(c+664,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox T4", false,-1, 31,0);
        tracep->declBit(c+3475,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox R5", false,-1);
        tracep->declBus(c+14,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM DualPortBRAM_NoBlackBox initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 b_addr", false,-1);
        tracep->declBus(c+12,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 b_wr", false,-1);
        tracep->declBus(c+665,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 a_addr", false,-1);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 a_wr", false,-1);
        tracep->declBus(c+3476,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 a_dout", false,-1, 31,0);
        tracep->declBus(c+665,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox_b_dout", false,-1, 31,0);
        tracep->declBus(c+3476,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox_a_dout", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox b_addr", false,-1);
        tracep->declBus(c+12,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox b_wr", false,-1);
        tracep->declBus(c+665,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox a_addr", false,-1);
        tracep->declBus(c+684,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox a_wr", false,-1);
        tracep->declBus(c+3476,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox a_dout", false,-1, 31,0);
        tracep->declBus(c+3476,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox T0", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3477+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox mem", true,(i+0), 31,0);}}
        tracep->declBus(c+7157,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox T1", false,-1, 31,0);
        tracep->declBus(c+7158,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox T2", false,-1, 31,0);
        tracep->declBit(c+3479,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox R3", false,-1);
        tracep->declBus(c+665,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox T4", false,-1, 31,0);
        tracep->declBit(c+3480,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox R5", false,-1);
        tracep->declBus(c+15,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_1 DualPortBRAM_NoBlackBox initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 b_addr", false,-1);
        tracep->declBus(c+11,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 b_wr", false,-1);
        tracep->declBus(c+666,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 a_addr", false,-1);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 a_wr", false,-1);
        tracep->declBus(c+3481,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 a_dout", false,-1, 31,0);
        tracep->declBus(c+666,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox_b_dout", false,-1, 31,0);
        tracep->declBus(c+3481,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox_a_dout", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox b_addr", false,-1);
        tracep->declBus(c+11,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox b_wr", false,-1);
        tracep->declBus(c+666,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox a_addr", false,-1);
        tracep->declBus(c+683,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox a_wr", false,-1);
        tracep->declBus(c+3481,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox a_dout", false,-1, 31,0);
        tracep->declBus(c+3481,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox T0", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3482+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox mem", true,(i+0), 31,0);}}
        tracep->declBus(c+7159,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox T1", false,-1, 31,0);
        tracep->declBus(c+7160,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox T2", false,-1, 31,0);
        tracep->declBit(c+3484,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox R3", false,-1);
        tracep->declBus(c+666,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox T4", false,-1, 31,0);
        tracep->declBit(c+3485,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox R5", false,-1);
        tracep->declBus(c+16,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_2 DualPortBRAM_NoBlackBox initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 b_addr", false,-1);
        tracep->declBus(c+10,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 b_wr", false,-1);
        tracep->declBus(c+667,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 a_addr", false,-1);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 a_wr", false,-1);
        tracep->declBus(c+3486,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 a_dout", false,-1, 31,0);
        tracep->declBus(c+667,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox_b_dout", false,-1, 31,0);
        tracep->declBus(c+3486,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox_a_dout", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox clk", false,-1);
        tracep->declBit(c+660,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox b_addr", false,-1);
        tracep->declBus(c+10,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox b_din", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox b_wr", false,-1);
        tracep->declBus(c+667,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox b_dout", false,-1, 31,0);
        tracep->declBit(c+680,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox a_addr", false,-1);
        tracep->declBus(c+681,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox a_din", false,-1, 31,0);
        tracep->declBit(c+682,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox a_wr", false,-1);
        tracep->declBus(c+3486,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox a_dout", false,-1, 31,0);
        tracep->declBus(c+3486,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox T0", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3487+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox mem", true,(i+0), 31,0);}}
        tracep->declBus(c+7161,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox T1", false,-1, 31,0);
        tracep->declBus(c+7162,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox T2", false,-1, 31,0);
        tracep->declBit(c+3489,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox R3", false,-1);
        tracep->declBus(c+667,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox T4", false,-1, 31,0);
        tracep->declBit(c+3490,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox R5", false,-1);
        tracep->declBus(c+17,"VerilatedTesterWrapper BitSerialMatMulAccel PipelinedDualPortBRAM_3 DualPortBRAM_NoBlackBox initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue reset", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+612,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_enq_bits", false,-1);
        tracep->declBit(c+639,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_deq_valid", false,-1);
        tracep->declBit(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_deq_bits", false,-1);
        tracep->declBus(c+688,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue io_count", false,-1, 3,0);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBit(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue_io_deq_bits", false,-1);
        tracep->declBus(c+688,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue_io_count", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+612,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_enq_bits", false,-1);
        tracep->declBit(c+639,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBit(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_deq_bits", false,-1);
        tracep->declBus(c+688,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue io_count", false,-1, 3,0);
        tracep->declBit(c+3491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+3492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declBit(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl_o_d", false,-1);
        tracep->declBus(c+688,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl_count", false,-1, 3,0);
        tracep->declBus(c+7129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl i_d", false,-1, 0,0);
        tracep->declBit(c+612,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl o_d", false,-1, 0,0);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+688,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl count", false,-1, 3,0);
        tracep->declBus(c+3493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl addr", false,-1, 2,0);
        tracep->declBus(c+3494,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl addr_", false,-1, 2,0);
        tracep->declBus(c+3495,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl a_", false,-1, 2,0);
        tracep->declBit(c+3496,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<7; i++) {
                tracep->declBus(c+3497+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl srl", true,(i+0), 0,0);}}
        tracep->declBit(c+3504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+3505,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl srlo_", false,-1, 0,0);
        tracep->declBus(c+687,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl srlo", false,-1, 0,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3506,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3507,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3508,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3509,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3510,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3511,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+686,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3508,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+689,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+640,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_enq_bits", false,-1);
        tracep->declBit(c+652,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declBit(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_deq_bits", false,-1);
        tracep->declBus(c+692,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 io_count", false,-1, 3,0);
        tracep->declBit(c+689,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declBit(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue_io_deq_bits", false,-1);
        tracep->declBus(c+692,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue_io_count", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+689,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+640,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_enq_bits", false,-1);
        tracep->declBit(c+652,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declBit(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_deq_bits", false,-1);
        tracep->declBus(c+692,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue io_count", false,-1, 3,0);
        tracep->declBit(c+3512,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declBit(c+689,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue T1", false,-1);
        tracep->declBit(c+3513,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declBit(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1);
        tracep->declBus(c+692,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 3,0);
        tracep->declBus(c+7129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 0,0);
        tracep->declBit(c+640,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3513,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 0,0);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3512,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+692,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl count", false,-1, 3,0);
        tracep->declBus(c+3514,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 2,0);
        tracep->declBus(c+3515,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 2,0);
        tracep->declBus(c+3516,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 2,0);
        tracep->declBit(c+3517,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<7; i++) {
                tracep->declBus(c+3518+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 0,0);}}
        tracep->declBit(c+3525,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+3526,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 0,0);
        tracep->declBus(c+691,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 0,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3527,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3528,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3529,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3530,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3531,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3532,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+690,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3529,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3513,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 reset", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_enq_ready", false,-1);
        tracep->declBit(c+614,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_enq_bits", false,-1);
        tracep->declBit(c+651,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_deq_ready", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_deq_valid", false,-1);
        tracep->declBit(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_deq_bits", false,-1);
        tracep->declBus(c+695,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 io_count", false,-1, 3,0);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue_io_deq_valid", false,-1);
        tracep->declBit(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue_io_deq_bits", false,-1);
        tracep->declBus(c+695,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue_io_count", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue reset", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+614,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_enq_bits", false,-1);
        tracep->declBit(c+651,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_deq_valid", false,-1);
        tracep->declBit(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_deq_bits", false,-1);
        tracep->declBus(c+695,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue io_count", false,-1, 3,0);
        tracep->declBit(c+3533,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue T0", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue T1", false,-1);
        tracep->declBit(c+3534,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl_o_v", false,-1);
        tracep->declBit(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl_o_d", false,-1);
        tracep->declBus(c+695,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl_count", false,-1, 3,0);
        tracep->declBus(c+7129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl i_d", false,-1, 0,0);
        tracep->declBit(c+614,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3534,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl o_d", false,-1, 0,0);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3533,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+695,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl count", false,-1, 3,0);
        tracep->declBus(c+3535,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl addr", false,-1, 2,0);
        tracep->declBus(c+3536,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl addr_", false,-1, 2,0);
        tracep->declBus(c+3537,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl a_", false,-1, 2,0);
        tracep->declBit(c+3538,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<7; i++) {
                tracep->declBus(c+3539+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl srl", true,(i+0), 0,0);}}
        tracep->declBit(c+3546,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+3547,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl srlo_", false,-1, 0,0);
        tracep->declBus(c+694,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl srlo", false,-1, 0,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3548,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3549,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3550,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3551,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3552,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3553,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+693,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3550,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3534,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_2 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 reset", false,-1);
        tracep->declBit(c+696,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_enq_ready", false,-1);
        tracep->declBit(c+653,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_enq_bits", false,-1);
        tracep->declBit(c+662,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_deq_ready", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_deq_valid", false,-1);
        tracep->declBit(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_deq_bits", false,-1);
        tracep->declBus(c+699,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 io_count", false,-1, 3,0);
        tracep->declBit(c+696,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue_io_deq_valid", false,-1);
        tracep->declBit(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue_io_deq_bits", false,-1);
        tracep->declBus(c+699,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue_io_count", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue reset", false,-1);
        tracep->declBit(c+696,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+653,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_enq_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_enq_bits", false,-1);
        tracep->declBit(c+662,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_deq_valid", false,-1);
        tracep->declBit(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_deq_bits", false,-1);
        tracep->declBus(c+699,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue io_count", false,-1, 3,0);
        tracep->declBit(c+3554,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue T0", false,-1);
        tracep->declBit(c+696,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue T1", false,-1);
        tracep->declBit(c+3555,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl_o_v", false,-1);
        tracep->declBit(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl_o_d", false,-1);
        tracep->declBus(c+699,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl_count", false,-1, 3,0);
        tracep->declBus(c+7129,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl i_d", false,-1, 0,0);
        tracep->declBit(c+653,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3555,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl o_d", false,-1, 0,0);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3554,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+699,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl count", false,-1, 3,0);
        tracep->declBus(c+3556,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl addr", false,-1, 2,0);
        tracep->declBus(c+3557,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl addr_", false,-1, 2,0);
        tracep->declBus(c+3558,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl a_", false,-1, 2,0);
        tracep->declBit(c+3559,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<7; i++) {
                tracep->declBus(c+3560+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl srl", true,(i+0), 0,0);}}
        tracep->declBit(c+3567,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+3568,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl srlo_", false,-1, 0,0);
        tracep->declBus(c+698,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl srlo", false,-1, 0,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3569,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3570,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3571,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3572,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3573,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3574,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+697,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3571,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3555,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_3 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued reset", false,-1);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_in_ready", false,-1);
        tracep->declBit(c+527,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_in_valid", false,-1);
        tracep->declArray(c+172,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_in_bits", false,-1, 127,0);
        tracep->declBit(c+605,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_2_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_2_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_2_bits", false,-1, 127,0);
        tracep->declBit(c+598,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_1_ready", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_1_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_1_bits", false,-1, 127,0);
        tracep->declBit(c+591,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_0_ready", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_0_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_out_0_bits", false,-1, 127,0);
        tracep->declBus(c+3575,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued io_decodeErrors", false,-1, 31,0);
        tracep->declBit(c+3576,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_in_ready", false,-1);
        tracep->declBit(c+3577,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_out_2_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_out_2_bits", false,-1, 127,0);
        tracep->declBit(c+3582,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_out_1_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_out_1_bits", false,-1, 127,0);
        tracep->declBit(c+3583,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_out_0_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_out_0_bits", false,-1, 127,0);
        tracep->declBus(c+3575,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver_io_decodeErrors", false,-1, 31,0);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_io_deq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_io_deq_bits", false,-1, 127,0);
        tracep->declBit(c+3585,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1_io_deq_bits", false,-1, 127,0);
        tracep->declBit(c+3586,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2_io_enq_ready", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2_io_deq_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2_io_deq_bits", false,-1, 127,0);
        tracep->declBit(c+3587,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3_io_enq_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3_io_deq_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3_io_deq_bits", false,-1, 127,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver reset", false,-1);
        tracep->declBit(c+3576,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_in_ready", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_in_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_in_bits", false,-1, 127,0);
        tracep->declBit(c+3587,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_2_ready", false,-1);
        tracep->declBit(c+3577,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_2_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_2_bits", false,-1, 127,0);
        tracep->declBit(c+3586,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_1_ready", false,-1);
        tracep->declBit(c+3582,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_1_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_1_bits", false,-1, 127,0);
        tracep->declBit(c+3585,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_0_ready", false,-1);
        tracep->declBit(c+3583,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_0_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_out_0_bits", false,-1, 127,0);
        tracep->declBus(c+3575,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver io_decodeErrors", false,-1, 31,0);
        tracep->declBus(c+3575,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver regDecodeErrors", false,-1, 31,0);
        tracep->declBus(c+6799,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T17", false,-1, 31,0);
        tracep->declBus(c+3588,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T0", false,-1, 31,0);
        tracep->declBus(c+3589,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T1", false,-1, 31,0);
        tracep->declBit(c+3590,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver invalidChannel", false,-1);
        tracep->declBus(c+3591,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver destPipe", false,-1, 1,0);
        tracep->declBit(c+3583,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T2", false,-1);
        tracep->declBit(c+3592,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T3", false,-1);
        tracep->declBus(c+3593,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T4", false,-1, 3,0);
        tracep->declBus(c+3591,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T5", false,-1, 1,0);
        tracep->declBit(c+3594,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T6", false,-1);
        tracep->declBit(c+3595,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver canProceed", false,-1);
        tracep->declBit(c+3596,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T7", false,-1);
        tracep->declBit(c+3597,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T8", false,-1);
        tracep->declBit(c+3598,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T9", false,-1);
        tracep->declBit(c+3599,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T10", false,-1);
        tracep->declBit(c+3600,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T11", false,-1);
        tracep->declBit(c+3582,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T12", false,-1);
        tracep->declBit(c+3601,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T13", false,-1);
        tracep->declBit(c+3577,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T14", false,-1);
        tracep->declBit(c+3602,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T15", false,-1);
        tracep->declBit(c+3576,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver T16", false,-1);
        tracep->declBus(c+7163,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued StreamDeinterleaver initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue reset", false,-1);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+527,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_enq_valid", false,-1);
        tracep->declArray(c+172,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+3576,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_deq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3603,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue_io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3603,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+527,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declArray(c+172,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+3576,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3603,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3604,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+478,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+3605,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl_o_d", false,-1, 127,0);
        tracep->declBus(c+3603,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+172,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl i_d", false,-1, 127,0);
        tracep->declBit(c+527,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3605,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl o_d", false,-1, 127,0);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3604,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3603,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+3606,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+3607,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+3608,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+3609,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declArray(c+3610+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl srl", true,(i+0), 127,0);}}
        tracep->declBit(c+3614,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3615,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl srlo_", false,-1, 127,0);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl srlo", false,-1, 127,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3619,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3620,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3621,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3622,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3623,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3624,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+3584,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3621,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3605,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+3585,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+3583,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+591,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3625,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 io_count", false,-1, 1,0);
        tracep->declBit(c+3585,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue_io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3625,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+3585,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+3583,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+591,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3625,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3626,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declBit(c+3585,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue T1", false,-1);
        tracep->declBit(c+3627,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1, 127,0);
        tracep->declBus(c+3625,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 127,0);
        tracep->declBit(c+3583,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3627,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 127,0);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3626,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3625,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+3628,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+3629,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+3630,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+3631,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declArray(c+3632+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 127,0);}}
        tracep->declBit(c+3636,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3637,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 127,0);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 127,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3641,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3642,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3643,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3644,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3645,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3646,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3643,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3627,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 reset", false,-1);
        tracep->declBit(c+3586,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_enq_ready", false,-1);
        tracep->declBit(c+3582,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_enq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+598,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_deq_ready", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_deq_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3647,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 io_count", false,-1, 1,0);
        tracep->declBit(c+3586,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue_io_deq_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue_io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3647,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue reset", false,-1);
        tracep->declBit(c+3586,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+3582,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_enq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+598,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_deq_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3647,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3648,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue T0", false,-1);
        tracep->declBit(c+3586,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue T1", false,-1);
        tracep->declBit(c+3649,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl_o_d", false,-1, 127,0);
        tracep->declBus(c+3647,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl i_d", false,-1, 127,0);
        tracep->declBit(c+3582,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3649,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl o_d", false,-1, 127,0);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3648,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3647,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+3650,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+3651,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+3652,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+3653,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declArray(c+3654+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl srl", true,(i+0), 127,0);}}
        tracep->declBit(c+3658,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3659,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl srlo_", false,-1, 127,0);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl srlo", false,-1, 127,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3663,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3664,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3665,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3666,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3667,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3668,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3665,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3649,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_2 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 reset", false,-1);
        tracep->declBit(c+3587,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_enq_ready", false,-1);
        tracep->declBit(c+3577,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_enq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+605,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_deq_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_deq_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3669,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 io_count", false,-1, 1,0);
        tracep->declBit(c+3587,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue_io_deq_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue_io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3669,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue reset", false,-1);
        tracep->declBit(c+3587,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+3577,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_enq_valid", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_enq_bits", false,-1, 127,0);
        tracep->declBit(c+605,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_deq_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_deq_bits", false,-1, 127,0);
        tracep->declBus(c+3669,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+3670,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue T0", false,-1);
        tracep->declBit(c+3587,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue T1", false,-1);
        tracep->declBit(c+3671,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl_o_d", false,-1, 127,0);
        tracep->declBus(c+3669,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7137,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+3578,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl i_d", false,-1, 127,0);
        tracep->declBit(c+3577,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+3671,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl o_d", false,-1, 127,0);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+3670,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+3669,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+3672,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+3673,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+3674,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+3675,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declArray(c+3676+i*4,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl srl", true,(i+0), 127,0);}}
        tracep->declBit(c+3680,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+3681,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl srlo_", false,-1, 127,0);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl srlo", false,-1, 127,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+3685,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+3686,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+3687,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+3688,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+3689,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+3690,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+3687,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+3671,"VerilatedTesterWrapper BitSerialMatMulAccel StreamDeinterleaverQueued FPGAQueue_3 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBus(c+7112,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_ST_fsm_state1", false,-1, 3,0);
        tracep->declBus(c+7113,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_ST_fsm_state2", false,-1, 3,0);
        tracep->declBus(c+7114,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_ST_fsm_state3", false,-1, 3,0);
        tracep->declBus(c+7115,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_ST_fsm_state4", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_clk", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_rst_n", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_TDATA", false,-1, 207,0);
        tracep->declBit(c+525,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_TVALID", false,-1);
        tracep->declBit(c+572,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_TREADY", false,-1);
        tracep->declArray(c+574,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+573,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_TVALID", false,-1);
        tracep->declBit(c+597,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_TREADY", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_rst_n_inv", false,-1);
        tracep->declArray(c+3691,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_data_out", false,-1, 207,0);
        tracep->declBit(c+525,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+3698,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+572,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+3699,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+3700,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_payload_A", false,-1, 207,0);
        tracep->declArray(c+3707,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_payload_B", false,-1, 207,0);
        tracep->declBit(c+3714,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+3715,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+3714,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_sel", false,-1);
        tracep->declBit(c+3716,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_load_A", false,-1);
        tracep->declBit(c+3717,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_load_B", false,-1);
        tracep->declBus(c+3718,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+3719,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen in_V_V_0_state_cmp_full", false,-1);
        tracep->declArray(c+574,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_data_out", false,-1, 127,0);
        tracep->declBit(c+3720,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+573,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+3721,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+597,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_ack_out", false,-1);
        tracep->declArray(c+3722,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_payload_A", false,-1, 127,0);
        tracep->declArray(c+3726,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_payload_B", false,-1, 127,0);
        tracep->declBit(c+3730,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+3731,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+3730,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_sel", false,-1);
        tracep->declBit(c+3732,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_load_A", false,-1);
        tracep->declBit(c+3733,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_load_B", false,-1);
        tracep->declBus(c+3734,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+3735,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+3736,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start", false,-1);
        tracep->declBit(c+3737,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_done", false,-1);
        tracep->declBit(c+3738,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_idle", false,-1);
        tracep->declBit(c+3739,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_ready", false,-1);
        tracep->declBit(c+3698,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_in_V_V_TVALID", false,-1);
        tracep->declBit(c+3740,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_in_V_V_TREADY", false,-1);
        tracep->declArray(c+3741,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+3720,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TVALID", false,-1);
        tracep->declBit(c+3745,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY", false,-1);
        tracep->declBit(c+3736,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg", false,-1);
        tracep->declBus(c+3746,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_CS_fsm", false,-1, 3,0);
        tracep->declBit(c+3747,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_CS_fsm_state2", false,-1);
        tracep->declBit(c+3748,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_CS_fsm_state3", false,-1);
        tracep->declBus(c+3749,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_NS_fsm", false,-1, 3,0);
        tracep->declBit(c+3750,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen ap_CS_fsm_state4", false,-1);
        tracep->declBus(c+7164,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_state1", false,-1, 10,0);
        tracep->declBus(c+7165,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_state2", false,-1, 10,0);
        tracep->declBus(c+7166,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_state3", false,-1, 10,0);
        tracep->declBus(c+7167,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage0", false,-1, 10,0);
        tracep->declBus(c+7168,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage1", false,-1, 10,0);
        tracep->declBus(c+7169,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage2", false,-1, 10,0);
        tracep->declBus(c+7170,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage3", false,-1, 10,0);
        tracep->declBus(c+7171,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage4", false,-1, 10,0);
        tracep->declBus(c+7172,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage5", false,-1, 10,0);
        tracep->declBus(c+7173,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_pp0_stage6", false,-1, 10,0);
        tracep->declBus(c+7174,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ST_fsm_state13", false,-1, 10,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_rst", false,-1);
        tracep->declBit(c+3736,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_start", false,-1);
        tracep->declBit(c+3737,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_done", false,-1);
        tracep->declBit(c+3738,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_idle", false,-1);
        tracep->declBit(c+3739,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_ready", false,-1);
        tracep->declArray(c+3691,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_TDATA", false,-1, 207,0);
        tracep->declBit(c+3698,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_TVALID", false,-1);
        tracep->declBit(c+3740,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_TREADY", false,-1);
        tracep->declArray(c+3741,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+3720,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_TVALID", false,-1);
        tracep->declBit(c+3745,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_TREADY", false,-1);
        tracep->declBus(c+3751,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm", false,-1, 10,0);
        tracep->declBit(c+3752,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_state1", false,-1);
        tracep->declArray(c+3753,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_data_out", false,-1, 207,0);
        tracep->declBit(c+3698,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+3760,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+3740,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+3761,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+3762,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_payload_A", false,-1, 207,0);
        tracep->declArray(c+3769,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_payload_B", false,-1, 207,0);
        tracep->declBit(c+3776,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+3777,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+3776,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_sel", false,-1);
        tracep->declBit(c+3778,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_load_A", false,-1);
        tracep->declBit(c+3779,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_load_B", false,-1);
        tracep->declBus(c+3780,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+3781,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_0_state_cmp_full", false,-1);
        tracep->declArray(c+3782,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_data_in", false,-1, 127,0);
        tracep->declArray(c+3741,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_data_out", false,-1, 127,0);
        tracep->declBit(c+3786,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+3720,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+3787,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+3745,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_ack_out", false,-1);
        tracep->declArray(c+3788,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_payload_A", false,-1, 127,0);
        tracep->declArray(c+3792,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_payload_B", false,-1, 127,0);
        tracep->declBit(c+3796,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+3797,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+3796,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_sel", false,-1);
        tracep->declBit(c+3798,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_load_A", false,-1);
        tracep->declBit(c+3799,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_load_B", false,-1);
        tracep->declBus(c+3800,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+3801,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+3802,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 in_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+3803,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 out_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+3804,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage1", false,-1);
        tracep->declBit(c+3805,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_enable_reg_pp0_iter0", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage1", false,-1);
        tracep->declBus(c+3806,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rhstile_first_reg_1777", false,-1, 0,0);
        tracep->declBit(c+3807,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage2", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage2", false,-1);
        tracep->declBus(c+3808,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tile_first_reg_1763", false,-1, 0,0);
        tracep->declBit(c+3809,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage3", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage3", false,-1);
        tracep->declBit(c+3810,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage4", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage4", false,-1);
        tracep->declBit(c+3811,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage5", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage5", false,-1);
        tracep->declBus(c+3812,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tile_last_reg_1770", false,-1, 0,0);
        tracep->declBit(c+3813,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage6", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage6", false,-1);
        tracep->declBit(c+3814,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_pp0_stage0", false,-1);
        tracep->declBit(c+3815,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_enable_reg_pp0_iter1", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage0", false,-1);
        tracep->declBus(c+3816,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rhstile_last_reg_1781", false,-1, 0,0);
        tracep->declBus(c+3817,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tile_last_reg_1770_pp0_iter1_reg", false,-1, 0,0);
        tracep->declBus(c+3818,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rhstile_last_reg_1781_pp0_iter1_reg", false,-1, 0,0);
        tracep->declBus(c+3819,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 i_1_reg2mem_reg_183", false,-1, 31,0);
        tracep->declBus(c+3820,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_tiles_m_fu_292_p1", false,-1, 15,0);
        tracep->declBus(c+3821,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_tiles_m_reg_1500", false,-1, 15,0);
        tracep->declBit(c+3822,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state1", false,-1);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_numTiles_V_reg_1506", false,-1, 15,0);
        tracep->declBus(c+3824,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_bits_l_fu_316_p4", false,-1, 7,0);
        tracep->declBus(c+3825,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_bits_l_reg_1519", false,-1, 7,0);
        tracep->declBus(c+3826,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_Result_4_i_fu_326_p4", false,-1, 5,0);
        tracep->declBus(c+3827,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_Result_4_i_reg_1527", false,-1, 5,0);
        tracep->declBus(c+3828,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_signed_l_reg_1535", false,-1, 0,0);
        tracep->declBus(c+3829,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_signed_r_reg_1542", false,-1, 0,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_base_l_reg_1549", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_base_r_reg_1556", false,-1, 15,0);
        tracep->declBus(c+3832,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_nbufs_fetch_exec_log2_reg_1563", false,-1, 7,0);
        tracep->declBus(c+3833,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp1_fu_1443_p2", false,-1, 31,0);
        tracep->declBus(c+3834,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp1_reg_1569", false,-1, 31,0);
        tracep->declBus(c+3835,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp2_fu_398_p2", false,-1, 13,0);
        tracep->declBus(c+3836,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp2_reg_1574", false,-1, 13,0);
        tracep->declBus(c+3837,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_21_reg_1579", false,-1, 0,0);
        tracep->declBus(c+3838,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_2_fu_415_p2", false,-1, 31,0);
        tracep->declBus(c+3839,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_2_reg_1586", false,-1, 31,0);
        tracep->declBit(c+3840,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_state2", false,-1);
        tracep->declBus(c+3841,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_bits_r_fu_420_p1", false,-1, 7,0);
        tracep->declBus(c+3842,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_bits_r_reg_1592", false,-1, 7,0);
        tracep->declBit(c+3843,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_state3", false,-1);
        tracep->declBus(c+3844,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_fu_428_p1", false,-1, 7,0);
        tracep->declBus(c+3845,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_reg_1598", false,-1, 7,0);
        tracep->declBus(c+3846,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_fu_437_p1", false,-1, 7,0);
        tracep->declBus(c+3847,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_reg_1605", false,-1, 7,0);
        tracep->declBus(c+3848,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_fu_441_p3", false,-1, 7,0);
        tracep->declBus(c+3849,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_reg_1612", false,-1, 7,0);
        tracep->declBus(c+3850,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_num_regions_fu_449_p2", false,-1, 7,0);
        tracep->declBus(c+3851,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_num_regions_reg_1619", false,-1, 7,0);
        tracep->declBus(c+3852,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_size_fu_463_p1", false,-1, 15,0);
        tracep->declBus(c+3853,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_size_reg_1625", false,-1, 15,0);
        tracep->declBus(c+3854,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_8_cast1_fu_470_p1", false,-1, 9,0);
        tracep->declBus(c+3855,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_8_cast1_reg_1631", false,-1, 9,0);
        tracep->declBus(c+3856,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_9_cast1_fu_473_p1", false,-1, 8,0);
        tracep->declBus(c+3857,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_9_cast1_reg_1636", false,-1, 8,0);
        tracep->declBus(c+3858,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_3_fu_489_p2", false,-1, 9,0);
        tracep->declBus(c+3859,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_3_reg_1641", false,-1, 9,0);
        tracep->declBus(c+3860,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_4_fu_495_p2", false,-1, 16,0);
        tracep->declBus(c+3861,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_4_reg_1646", false,-1, 16,0);
        tracep->declBus(c+3862,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_32_cast_fu_511_p1", false,-1, 31,0);
        tracep->declBus(c+3863,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_32_cast_reg_1651", false,-1, 31,0);
        tracep->declBus(c+3864,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_9_fu_515_p2", false,-1, 9,0);
        tracep->declBus(c+3865,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_9_reg_1656", false,-1, 9,0);
        tracep->declBus(c+3866,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exitcond_fu_521_p2", false,-1, 0,0);
        tracep->declBus(c+3867,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_reg2mem_0_load_reg_1751", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state4_pp0_stage0_iter0", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state11_pp0_stage0_iter1", false,-1);
        tracep->declBit(c+3868,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op365_write_state11", false,-1);
        tracep->declBit(c+3869,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state11_io", false,-1);
        tracep->declBit(c+3870,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage0_11001", false,-1);
        tracep->declBus(c+3871,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp4_fu_621_p2", false,-1, 8,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp4_reg_1756", false,-1, 8,0);
        tracep->declBus(c+3873,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tile_first_fu_637_p2", false,-1, 0,0);
        tracep->declBus(c+3874,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tile_last_fu_643_p2", false,-1, 0,0);
        tracep->declBus(c+3875,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rhstile_first_fu_654_p2", false,-1, 0,0);
        tracep->declBus(c+3876,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rhstile_last_fu_669_p2", false,-1, 0,0);
        tracep->declBus(c+3877,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 negate1_fu_685_p2", false,-1, 0,0);
        tracep->declBus(c+3878,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 negate1_reg_1785", false,-1, 0,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1449_p4", false,-1, 15,0);
        tracep->declBus(c+3880,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp27_reg_1790", false,-1, 15,0);
        tracep->declBus(c+3881,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_shiftAmount_V1_fu_701_p2", false,-1, 0,0);
        tracep->declBus(c+3882,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_shiftAmount_V1_reg_1795", false,-1, 0,0);
        tracep->declBus(c+3877,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 negate_fu_717_p2", false,-1, 0,0);
        tracep->declBus(c+3883,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 negate_reg_1800", false,-1, 0,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1457_p4", false,-1, 15,0);
        tracep->declBus(c+3884,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp22_reg_1805", false,-1, 15,0);
        tracep->declBus(c+3881,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_shiftAmount_V_fu_733_p2", false,-1, 0,0);
        tracep->declBus(c+3885,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_shiftAmount_V_reg_1810", false,-1, 0,0);
        tracep->declBus(c+3877,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 negate2_fu_749_p2", false,-1, 0,0);
        tracep->declBus(c+3886,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 negate2_reg_1815", false,-1, 0,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1465_p4", false,-1, 15,0);
        tracep->declBus(c+3887,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp30_reg_1820", false,-1, 15,0);
        tracep->declBus(c+3881,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_shiftAmount_V2_fu_765_p2", false,-1, 0,0);
        tracep->declBus(c+3888,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_shiftAmount_V2_reg_1825", false,-1, 0,0);
        tracep->declBus(c+3889,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_8_fu_878_p3", false,-1, 7,0);
        tracep->declBus(c+3890,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_8_reg_1830", false,-1, 7,0);
        tracep->declBus(c+3891,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_24_fu_914_p2", false,-1, 0,0);
        tracep->declBus(c+3892,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_24_reg_1835", false,-1, 0,0);
        tracep->declBus(c+3893,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_4_fu_1035_p3", false,-1, 7,0);
        tracep->declBus(c+3894,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_4_reg_1840", false,-1, 7,0);
        tracep->declBus(c+3895,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_25_fu_1071_p2", false,-1, 0,0);
        tracep->declBus(c+3896,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_25_reg_1845", false,-1, 0,0);
        tracep->declBus(c+3897,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_12_fu_1191_p3", false,-1, 7,0);
        tracep->declBus(c+3898,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_12_reg_1850", false,-1, 7,0);
        tracep->declBus(c+3899,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exitcond1_fu_1223_p2", false,-1, 0,0);
        tracep->declBus(c+3900,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exitcond1_reg_1855", false,-1, 0,0);
        tracep->declBus(c+3901,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 i_s_fu_1228_p2", false,-1, 31,0);
        tracep->declBus(c+3902,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 i_s_reg_1859", false,-1, 31,0);
        tracep->declArray(c+3903,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_V_4_1_fu_1282_p1", false,-1, 127,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state5_pp0_stage1_iter0", false,-1);
        tracep->declBit(c+3907,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op283_write_state5", false,-1);
        tracep->declBit(c+3908,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op284_write_state5", false,-1);
        tracep->declBit(c+3909,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state5_io", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state12_pp0_stage1_iter1", false,-1);
        tracep->declBit(c+3910,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op366_write_state12", false,-1);
        tracep->declBit(c+3911,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state12_io", false,-1);
        tracep->declBit(c+3912,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage1_11001", false,-1);
        tracep->declBus(c+3913,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_lhsOffset_V_fu_1290_p2", false,-1, 15,0);
        tracep->declBus(c+3914,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_lhsOffset_V_reg_1869", false,-1, 15,0);
        tracep->declBus(c+3915,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_rhsOffset_V_fu_1295_p2", false,-1, 15,0);
        tracep->declBus(c+3916,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_rhsOffset_V_reg_1874", false,-1, 15,0);
        tracep->declBus(c+3917,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_lhsOffset_V2_fu_1303_p2", false,-1, 15,0);
        tracep->declBus(c+3918,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_lhsOffset_V2_reg_1879", false,-1, 15,0);
        tracep->declBus(c+3915,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_rhsOffset_V2_fu_1308_p2", false,-1, 15,0);
        tracep->declBus(c+3919,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_rhsOffset_V2_reg_1884", false,-1, 15,0);
        tracep->declArray(c+3920,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_V_4_s_fu_1385_p1", false,-1, 127,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state6_pp0_stage2_iter0", false,-1);
        tracep->declBit(c+3924,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op316_write_state6", false,-1);
        tracep->declBit(c+3925,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op318_write_state6", false,-1);
        tracep->declBit(c+3926,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op328_write_state6", false,-1);
        tracep->declBit(c+3927,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op329_write_state6", false,-1);
        tracep->declBit(c+3928,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state6_io", false,-1);
        tracep->declBit(c+3929,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage2_11001", false,-1);
        tracep->declArray(c+3930,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_V_4_2_fu_1414_p1", false,-1, 127,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state8_pp0_stage4_iter0", false,-1);
        tracep->declBit(c+3934,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state8_io", false,-1);
        tracep->declBit(c+3935,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage4_11001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state10_pp0_stage6_iter0", false,-1);
        tracep->declBit(c+3936,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op358_write_state10", false,-1);
        tracep->declBit(c+3937,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state10_io", false,-1);
        tracep->declBit(c+3938,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage6_subdone", false,-1);
        tracep->declBit(c+3939,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage1_subdone", false,-1);
        tracep->declBus(c+3940,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_phi_mux_i_1_reg2mem_phi_fu_187_p4", false,-1, 31,0);
        tracep->declBus(c+3941,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_1_fu_126", false,-1, 7,0);
        tracep->declBus(c+3942,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_1_fu_130", false,-1, 7,0);
        tracep->declBus(c+3943,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_6_fu_863_p3", false,-1, 7,0);
        tracep->declBus(c+3944,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_3_fu_1020_p3", false,-1, 7,0);
        tracep->declBus(c+3945,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_9_fu_1176_p3", false,-1, 7,0);
        tracep->declBus(c+3946,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_1_fu_134", false,-1, 7,0);
        tracep->declBus(c+3947,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_6_fu_848_p3", false,-1, 7,0);
        tracep->declBus(c+3948,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_3_fu_1005_p3", false,-1, 7,0);
        tracep->declBus(c+3949,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_9_fu_1161_p3", false,-1, 7,0);
        tracep->declBus(c+3950,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_reg2mem_0_fu_138", false,-1, 7,0);
        tracep->declBus(c+3951,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_5_fu_832_p3", false,-1, 7,0);
        tracep->declBus(c+3952,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_2_fu_989_p3", false,-1, 7,0);
        tracep->declBus(c+3953,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_8_fu_1145_p3", false,-1, 7,0);
        tracep->declBus(c+3954,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 m_reg2mem_0_fu_142", false,-1, 15,0);
        tracep->declBus(c+3955,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 m_3_fu_816_p3", false,-1, 15,0);
        tracep->declBus(c+3956,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 m_1_fu_973_p3", false,-1, 15,0);
        tracep->declBus(c+3957,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 m_5_fu_1129_p3", false,-1, 15,0);
        tracep->declBus(c+3958,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rmem_region_offset_reg2mem_0_fu_146", false,-1, 15,0);
        tracep->declBus(c+3959,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_3_fu_1345_p3", false,-1, 15,0);
        tracep->declBus(c+3960,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rmem_region_reg2mem_0_fu_150", false,-1, 7,0);
        tracep->declBus(c+3961,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_2_fu_1076_p3", false,-1, 7,0);
        tracep->declBus(c+3962,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_offset_fu_154", false,-1, 15,0);
        tracep->declBus(c+3963,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_offset_1_fu_1325_p3", false,-1, 15,0);
        tracep->declBus(c+3964,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_fu_158", false,-1, 7,0);
        tracep->declBus(c+3965,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_1_fu_919_p3", false,-1, 7,0);
        tracep->declBus(c+3966,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 offset_res_reg2mem_0_fu_162", false,-1, 7,0);
        tracep->declBus(c+3967,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_1_fu_1434_p3", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage1_01001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage2_01001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state7_pp0_stage3_iter0", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage3_01001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage4_01001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state9_pp0_stage5_iter0", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage5_01001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage6_01001", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage0_01001", false,-1);
        tracep->declBit(c+3968,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op330_write_state7", false,-1);
        tracep->declBit(c+3969,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op332_write_state7", false,-1);
        tracep->declBit(c+3970,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state7_io", false,-1);
        tracep->declBit(c+3971,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage3_11001", false,-1);
        tracep->declBit(c+3972,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_predicate_op356_write_state9", false,-1);
        tracep->declBit(c+3973,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_state9_io", false,-1);
        tracep->declBit(c+3974,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage5_11001", false,-1);
        tracep->declBit(c+3975,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage6_11001", false,-1);
        tracep->declBus(c+3941,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_197_p0", false,-1, 7,0);
        tracep->declBus(c+3976,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 r_fu_630_p2", false,-1, 31,0);
        tracep->declBus(c+3941,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_212_p0", false,-1, 7,0);
        tracep->declBus(c+3977,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_217_p2", false,-1, 7,0);
        tracep->declBus(c+3978,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_227_p2", false,-1, 7,0);
        tracep->declBus(c+3979,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_237_p2", false,-1, 0,0);
        tracep->declBus(c+3980,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_242_p2", false,-1, 7,0);
        tracep->declBus(c+3981,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_247_p3", false,-1, 7,0);
        tracep->declBus(c+3982,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_261_p2", false,-1, 15,0);
        tracep->declBus(c+3983,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_tiles_n_fu_306_p4", false,-1, 15,0);
        tracep->declBus(c+3826,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp2_fu_398_p0", false,-1, 5,0);
        tracep->declBus(c+3824,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp2_fu_398_p1", false,-1, 7,0);
        tracep->declBus(c+3836,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_2_fu_415_p1", false,-1, 13,0);
        tracep->declBus(c+3984,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_fu_423_p2", false,-1, 0,0);
        tracep->declBus(c+3985,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_s_fu_432_p2", false,-1, 0,0);
        tracep->declBus(c+3986,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_4_cast_fu_454_p1", false,-1, 10,0);
        tracep->declBus(c+3987,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_5_fu_457_p2", false,-1, 10,0);
        tracep->declBus(c+3988,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_9_cast2_fu_476_p1", false,-1, 6,0);
        tracep->declBus(c+3989,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp3_fu_479_p2", false,-1, 6,0);
        tracep->declBus(c+3990,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp22_cast_fu_485_p1", false,-1, 9,0);
        tracep->declBus(c+3991,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_6_cast_fu_467_p1", false,-1, 16,0);
        tracep->declBus(c+3992,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_8_fu_501_p2", false,-1, 6,0);
        tracep->declBus(c+3993,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_32_cast1_fu_507_p1", false,-1, 9,0);
        tracep->declBus(c+3941,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_15_cast_fu_590_p0", false,-1, 7,0);
        tracep->declBus(c+3941,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_17_cast_fu_594_p0", false,-1, 7,0);
        tracep->declBus(c+3994,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_17_cast_fu_594_p1", false,-1, 9,0);
        tracep->declBus(c+3995,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_12_fu_603_p1", false,-1, 31,0);
        tracep->declBus(c+3996,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_15_cast_fu_590_p1", false,-1, 8,0);
        tracep->declBus(c+3997,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp23_cast_fu_626_p1", false,-1, 31,0);
        tracep->declBus(c+3998,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_14_fu_615_p2", false,-1, 31,0);
        tracep->declBus(c+3999,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_19_cast_fu_611_p1", false,-1, 9,0);
        tracep->declBus(c+4000,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_16_fu_648_p2", false,-1, 0,0);
        tracep->declBus(c+4001,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_29_cast_fu_660_p1", false,-1, 16,0);
        tracep->declBus(c+4002,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_17_fu_664_p2", false,-1, 0,0);
        tracep->declBus(c+4003,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_197_p2", false,-1, 0,0);
        tracep->declBus(c+4004,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_202_p2", false,-1, 0,0);
        tracep->declBus(c+4005,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 neg_l1_fu_675_p2", false,-1, 0,0);
        tracep->declBus(c+4006,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_signed_r2_fu_680_p2", false,-1, 0,0);
        tracep->declBus(c+4007,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_19_cast1_fu_607_p1", false,-1, 8,0);
        tracep->declBus(c+4008,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_39_cast1_fu_691_p1", false,-1, 8,0);
        tracep->declBus(c+4009,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_28_fu_695_p2", false,-1, 8,0);
        tracep->declBus(c+4005,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 neg_l_fu_707_p2", false,-1, 0,0);
        tracep->declBus(c+4006,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_signed_r1_fu_712_p2", false,-1, 0,0);
        tracep->declBus(c+4008,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_39_cast_fu_723_p1", false,-1, 8,0);
        tracep->declBus(c+4009,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_20_fu_727_p2", false,-1, 8,0);
        tracep->declBus(c+4005,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 neg_l2_fu_739_p2", false,-1, 0,0);
        tracep->declBus(c+4006,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ins_in_signed_r3_fu_744_p2", false,-1, 0,0);
        tracep->declBus(c+4008,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_39_cast2_fu_755_p1", false,-1, 8,0);
        tracep->declBus(c+4009,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_32_fu_759_p2", false,-1, 8,0);
        tracep->declBus(c+4010,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_212_p2", false,-1, 7,0);
        tracep->declBus(c+4011,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_45_cast1_fu_771_p1", false,-1, 8,0);
        tracep->declBus(c+4012,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_46_cast1_fu_775_p1", false,-1, 8,0);
        tracep->declBus(c+4013,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_222_p2", false,-1, 0,0);
        tracep->declBus(c+4014,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_232_p2", false,-1, 7,0);
        tracep->declBus(c+4015,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_54_cast1_fu_793_p1", false,-1, 9,0);
        tracep->declBus(c+4016,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_266_p2", false,-1, 0,0);
        tracep->declBus(c+4017,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_42_fu_779_p2", false,-1, 0,0);
        tracep->declBus(c+4018,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_48_fu_797_p2", false,-1, 0,0);
        tracep->declBus(c+4019,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 sel_tmp1_fu_810_p2", false,-1, 0,0);
        tracep->declBus(c+4020,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_m_1_fu_802_p3", false,-1, 15,0);
        tracep->declBus(c+4021,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_4_fu_824_p3", false,-1, 7,0);
        tracep->declBus(c+4022,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_4_fu_785_p3", false,-1, 7,0);
        tracep->declBus(c+4023,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_5_fu_840_p3", false,-1, 7,0);
        tracep->declBus(c+4024,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_5_fu_855_p3", false,-1, 7,0);
        tracep->declBus(c+4025,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_255_p2", false,-1, 7,0);
        tracep->declBus(c+4026,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_7_fu_870_p3", false,-1, 7,0);
        tracep->declBus(c+4027,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_2_fu_908_p2", false,-1, 7,0);
        tracep->declBus(c+4011,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_45_cast_fu_928_p1", false,-1, 8,0);
        tracep->declBus(c+4012,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_46_cast_fu_932_p1", false,-1, 8,0);
        tracep->declBus(c+4015,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_54_cast_fu_950_p1", false,-1, 9,0);
        tracep->declBus(c+4028,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_34_fu_936_p2", false,-1, 0,0);
        tracep->declBus(c+4018,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_40_fu_954_p2", false,-1, 0,0);
        tracep->declBus(c+4029,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 sel_tmp_fu_967_p2", false,-1, 0,0);
        tracep->declBus(c+4020,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_m_s_fu_959_p3", false,-1, 15,0);
        tracep->declBus(c+4030,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_1_fu_981_p3", false,-1, 7,0);
        tracep->declBus(c+4022,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_s_fu_942_p3", false,-1, 7,0);
        tracep->declBus(c+4031,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_2_fu_997_p3", false,-1, 7,0);
        tracep->declBus(c+4032,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_2_fu_1012_p3", false,-1, 7,0);
        tracep->declBus(c+4033,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_3_fu_1027_p3", false,-1, 7,0);
        tracep->declBus(c+4034,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rmem_region_fu_1065_p2", false,-1, 7,0);
        tracep->declBus(c+4011,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_45_cast2_fu_1084_p1", false,-1, 8,0);
        tracep->declBus(c+4012,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_46_cast2_fu_1088_p1", false,-1, 8,0);
        tracep->declBus(c+4015,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_54_cast2_fu_1106_p1", false,-1, 9,0);
        tracep->declBus(c+4035,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_50_fu_1092_p2", false,-1, 0,0);
        tracep->declBus(c+4018,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_56_fu_1110_p2", false,-1, 0,0);
        tracep->declBus(c+4036,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 sel_tmp2_fu_1123_p2", false,-1, 0,0);
        tracep->declBus(c+4020,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 p_m_2_fu_1115_p3", false,-1, 15,0);
        tracep->declBus(c+4037,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 slice_7_fu_1137_p3", false,-1, 7,0);
        tracep->declBus(c+4022,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_7_fu_1098_p3", false,-1, 7,0);
        tracep->declBus(c+4038,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z1_8_fu_1153_p3", false,-1, 7,0);
        tracep->declBus(c+4039,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 z2_8_fu_1168_p3", false,-1, 7,0);
        tracep->declBus(c+4040,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 j_11_fu_1183_p3", false,-1, 7,0);
        tracep->declBus(c+4041,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_13_fu_1234_p1", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1473_p4", false,-1, 15,0);
        tracep->declBus(c+4043,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_29_fu_1256_p1", false,-1, 0,0);
        tracep->declBus(c+4044,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_writeAddr_V1_fu_1260_p2", false,-1, 0,0);
        tracep->declBus(c+3915,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_rhsOffset_V1_fu_1251_p2", false,-1, 15,0);
        tracep->declBus(c+4045,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_lhsOffset_V1_fu_1246_p2", false,-1, 15,0);
        tracep->declArray(c+4046,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_i1_fu_1265_p10", false,-1, 123,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1482_p4", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1491_p4", false,-1, 15,0);
        tracep->declBus(c+4050,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 lmem_region_offset_2_fu_1320_p2", false,-1, 15,0);
        tracep->declBus(c+4051,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 rmem_region_offset_fu_1340_p2", false,-1, 15,0);
        tracep->declBus(c+4043,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_26_fu_1361_p1", false,-1, 0,0);
        tracep->declBus(c+4044,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_writeAddr_V_fu_1365_p2", false,-1, 0,0);
        tracep->declArray(c+4052,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_i_fu_1370_p10", false,-1, 123,0);
        tracep->declBus(c+4043,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_33_fu_1390_p1", false,-1, 0,0);
        tracep->declBus(c+4044,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 exec_writeAddr_V2_fu_1394_p2", false,-1, 0,0);
        tracep->declArray(c+4056,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_i2_fu_1399_p10", false,-1, 123,0);
        tracep->declBus(c+4060,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 offset_res_fu_1422_p2", false,-1, 7,0);
        tracep->declBus(c+4061,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_23_fu_1428_p2", false,-1, 0,0);
        tracep->declBus(c+3983,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp1_fu_1443_p0", false,-1, 15,0);
        tracep->declBus(c+3820,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp1_fu_1443_p1", false,-1, 15,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1449_p0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_11_fu_598_p2", false,-1, 9,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1457_p0", false,-1, 0,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 grp_fu_1465_p0", false,-1, 0,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_15_fu_1237_p2", false,-1, 15,0);
        tracep->declBit(c+4064,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_CS_fsm_state13", false,-1);
        tracep->declBus(c+4065,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_NS_fsm", false,-1, 10,0);
        tracep->declBit(c+4066,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage0_subdone", false,-1);
        tracep->declBit(c+4067,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage2_subdone", false,-1);
        tracep->declBit(c+3971,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage3_subdone", false,-1);
        tracep->declBit(c+4068,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage4_subdone", false,-1);
        tracep->declBit(c+4069,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_block_pp0_stage5_subdone", false,-1);
        tracep->declBit(c+4070,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_idle_pp0", false,-1);
        tracep->declBit(c+4071,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ap_enable_pp0", false,-1);
        tracep->declBus(c+4072,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp1_fu_1443_p00", false,-1, 31,0);
        tracep->declBus(c+4073,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp1_fu_1443_p10", false,-1, 31,0);
        tracep->declBus(c+4074,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp2_fu_398_p00", false,-1, 13,0);
        tracep->declBus(c+4075,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp2_fu_398_p10", false,-1, 13,0);
        tracep->declBus(c+4076,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 tmp_2_fu_415_p10", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3983,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din0", false,-1, 15,0);
        tracep->declBus(c+3820,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din1", false,-1, 15,0);
        tracep->declBus(c+3833,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 dout", false,-1, 31,0);
        tracep->declBus(c+3983,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U a", false,-1, 15,0);
        tracep->declBus(c+3820,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U b", false,-1, 15,0);
        tracep->declBus(c+3833,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ExecInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U p", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din2_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din3_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din1", false,-1, 9,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din2", false,-1, 15,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 din3", false,-1, 15,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 dout", false,-1, 15,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in1", false,-1, 9,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in2", false,-1, 15,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in3", false,-1, 15,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U dout", false,-1, 15,0);
        tracep->declBus(c+4077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U b", false,-1, 17,0);
        tracep->declBus(c+7177,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U a", false,-1, 26,0);
        tracep->declBus(c+4078,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U d", false,-1, 26,0);
        tracep->declQuad(c+4079,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U c", false,-1, 47,0);
        tracep->declQuad(c+4081,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U m", false,-1, 44,0);
        tracep->declQuad(c+4083,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U p", false,-1, 47,0);
        tracep->declBus(c+4085,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U2 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U ad", false,-1, 26,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din2_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din3_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din1", false,-1, 9,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din2", false,-1, 15,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 din3", false,-1, 15,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 dout", false,-1, 15,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in1", false,-1, 9,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in2", false,-1, 15,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in3", false,-1, 15,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U dout", false,-1, 15,0);
        tracep->declBus(c+4077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U b", false,-1, 17,0);
        tracep->declBus(c+7177,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U a", false,-1, 26,0);
        tracep->declBus(c+4078,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U d", false,-1, 26,0);
        tracep->declQuad(c+4079,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U c", false,-1, 47,0);
        tracep->declQuad(c+4081,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U m", false,-1, 44,0);
        tracep->declQuad(c+4083,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U p", false,-1, 47,0);
        tracep->declBus(c+4085,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U3 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U ad", false,-1, 26,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7151,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din2_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din3_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din1", false,-1, 9,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din2", false,-1, 15,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 din3", false,-1, 15,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 dout", false,-1, 15,0);
        tracep->declBus(c+7175,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in0", false,-1, 0,0);
        tracep->declBus(c+4062,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in1", false,-1, 9,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in2", false,-1, 15,0);
        tracep->declBus(c+3830,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U in3", false,-1, 15,0);
        tracep->declBus(c+3879,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U dout", false,-1, 15,0);
        tracep->declBus(c+4077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U b", false,-1, 17,0);
        tracep->declBus(c+7177,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U a", false,-1, 26,0);
        tracep->declBus(c+4078,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U d", false,-1, 26,0);
        tracep->declQuad(c+4079,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U c", false,-1, 47,0);
        tracep->declQuad(c+4081,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U m", false,-1, 44,0);
        tracep->declQuad(c+4083,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U p", false,-1, 47,0);
        tracep->declBus(c+4085,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_U4 ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1_DSP48_1_U ad", false,-1, 26,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7138,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din2_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din3_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din0", false,-1, 15,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din1", false,-1, 8,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din2", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 din3", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 dout", false,-1, 15,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in0", false,-1, 15,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in1", false,-1, 8,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in2", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in3", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U dout", false,-1, 15,0);
        tracep->declBus(c+4077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U b", false,-1, 17,0);
        tracep->declBus(c+4086,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U a", false,-1, 26,0);
        tracep->declBus(c+4087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U d", false,-1, 26,0);
        tracep->declQuad(c+4088,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U c", false,-1, 47,0);
        tracep->declQuad(c+4090,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U m", false,-1, 44,0);
        tracep->declQuad(c+4092,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U p", false,-1, 47,0);
        tracep->declBus(c+4094,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U5 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U ad", false,-1, 26,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7138,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din2_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din3_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din0", false,-1, 15,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din1", false,-1, 8,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din2", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 din3", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 dout", false,-1, 15,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in0", false,-1, 15,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in1", false,-1, 8,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in2", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in3", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U dout", false,-1, 15,0);
        tracep->declBus(c+4077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U b", false,-1, 17,0);
        tracep->declBus(c+4086,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U a", false,-1, 26,0);
        tracep->declBus(c+4087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U d", false,-1, 26,0);
        tracep->declQuad(c+4088,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U c", false,-1, 47,0);
        tracep->declQuad(c+4090,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U m", false,-1, 44,0);
        tracep->declQuad(c+4092,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U p", false,-1, 47,0);
        tracep->declBus(c+4094,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U6 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U ad", false,-1, 26,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7138,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din2_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din3_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din0", false,-1, 15,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din1", false,-1, 8,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din2", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 din3", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 dout", false,-1, 15,0);
        tracep->declBus(c+4063,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in0", false,-1, 15,0);
        tracep->declBus(c+3872,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in1", false,-1, 8,0);
        tracep->declBus(c+3823,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in2", false,-1, 15,0);
        tracep->declBus(c+3831,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U in3", false,-1, 15,0);
        tracep->declBus(c+4042,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U dout", false,-1, 15,0);
        tracep->declBus(c+4077,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U b", false,-1, 17,0);
        tracep->declBus(c+4086,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U a", false,-1, 26,0);
        tracep->declBus(c+4087,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U d", false,-1, 26,0);
        tracep->declQuad(c+4088,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U c", false,-1, 47,0);
        tracep->declQuad(c+4090,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U m", false,-1, 44,0);
        tracep->declQuad(c+4092,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U p", false,-1, 47,0);
        tracep->declBus(c+4094,"VerilatedTesterWrapper BitSerialMatMulAccel ExecInstrGen grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_U7 ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1_DSP48_2_U ad", false,-1, 26,0);
        tracep->declBus(c+7112,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_ST_fsm_state1", false,-1, 3,0);
        tracep->declBus(c+7113,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_ST_fsm_state2", false,-1, 3,0);
        tracep->declBus(c+7114,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_ST_fsm_state3", false,-1, 3,0);
        tracep->declBus(c+7115,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_ST_fsm_state4", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_clk", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_rst_n", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_TDATA", false,-1, 207,0);
        tracep->declBit(c+523,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_TVALID", false,-1);
        tracep->declBit(c+578,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_TREADY", false,-1);
        tracep->declArray(c+580,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+579,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_TVALID", false,-1);
        tracep->declBit(c+590,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_TREADY", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_rst_n_inv", false,-1);
        tracep->declArray(c+4095,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_data_out", false,-1, 207,0);
        tracep->declBit(c+523,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+4102,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+578,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+4103,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+4104,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_payload_A", false,-1, 207,0);
        tracep->declArray(c+4111,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_payload_B", false,-1, 207,0);
        tracep->declBit(c+4118,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+4119,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+4118,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_sel", false,-1);
        tracep->declBit(c+4120,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_load_A", false,-1);
        tracep->declBit(c+4121,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_load_B", false,-1);
        tracep->declBus(c+4122,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+4123,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen in_V_V_0_state_cmp_full", false,-1);
        tracep->declArray(c+580,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_data_out", false,-1, 127,0);
        tracep->declBit(c+4124,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+579,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+4125,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+590,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_ack_out", false,-1);
        tracep->declArray(c+4126,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_payload_A", false,-1, 127,0);
        tracep->declArray(c+4130,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_payload_B", false,-1, 127,0);
        tracep->declBit(c+4134,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+4135,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+4134,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_sel", false,-1);
        tracep->declBit(c+4136,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_load_A", false,-1);
        tracep->declBit(c+4137,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_load_B", false,-1);
        tracep->declBus(c+4138,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+4139,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+4140,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start", false,-1);
        tracep->declBit(c+4141,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_done", false,-1);
        tracep->declBit(c+4142,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_idle", false,-1);
        tracep->declBit(c+4143,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_ready", false,-1);
        tracep->declBit(c+4102,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_in_V_V_TVALID", false,-1);
        tracep->declBit(c+4144,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_in_V_V_TREADY", false,-1);
        tracep->declArray(c+4145,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+4124,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TVALID", false,-1);
        tracep->declBit(c+4149,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TREADY", false,-1);
        tracep->declBit(c+4140,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg", false,-1);
        tracep->declBus(c+4150,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_CS_fsm", false,-1, 3,0);
        tracep->declBit(c+4151,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_CS_fsm_state2", false,-1);
        tracep->declBit(c+4152,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_CS_fsm_state3", false,-1);
        tracep->declBus(c+4153,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_NS_fsm", false,-1, 3,0);
        tracep->declBit(c+4154,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen ap_CS_fsm_state4", false,-1);
        tracep->declBus(c+7178,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state1", false,-1, 13,0);
        tracep->declBus(c+7179,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state2", false,-1, 13,0);
        tracep->declBus(c+7180,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state3", false,-1, 13,0);
        tracep->declBus(c+7181,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state4", false,-1, 13,0);
        tracep->declBus(c+7182,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state5", false,-1, 13,0);
        tracep->declBus(c+7183,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state6", false,-1, 13,0);
        tracep->declBus(c+7184,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state7", false,-1, 13,0);
        tracep->declBus(c+7185,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state8", false,-1, 13,0);
        tracep->declBus(c+7186,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state9", false,-1, 13,0);
        tracep->declBus(c+7187,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state10", false,-1, 13,0);
        tracep->declBus(c+7188,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state11", false,-1, 13,0);
        tracep->declBus(c+7189,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state12", false,-1, 13,0);
        tracep->declBus(c+7190,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state13", false,-1, 13,0);
        tracep->declBus(c+7191,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ST_fsm_state14", false,-1, 13,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_rst", false,-1);
        tracep->declBit(c+4140,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_start", false,-1);
        tracep->declBit(c+4141,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_done", false,-1);
        tracep->declBit(c+4142,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_idle", false,-1);
        tracep->declBit(c+4143,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_ready", false,-1);
        tracep->declArray(c+4095,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_TDATA", false,-1, 207,0);
        tracep->declBit(c+4102,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_TVALID", false,-1);
        tracep->declBit(c+4144,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_TREADY", false,-1);
        tracep->declArray(c+4145,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+4124,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_TVALID", false,-1);
        tracep->declBit(c+4149,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_TREADY", false,-1);
        tracep->declBus(c+4155,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm", false,-1, 13,0);
        tracep->declBit(c+4156,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state1", false,-1);
        tracep->declArray(c+4157,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_data_out", false,-1, 207,0);
        tracep->declBit(c+4102,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+4164,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+4144,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+4165,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+4166,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_payload_A", false,-1, 207,0);
        tracep->declArray(c+4173,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_payload_B", false,-1, 207,0);
        tracep->declBit(c+4180,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+4181,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+4180,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_sel", false,-1);
        tracep->declBit(c+4182,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_load_A", false,-1);
        tracep->declBit(c+4183,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_load_B", false,-1);
        tracep->declBus(c+4184,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+4185,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_0_state_cmp_full", false,-1);
        tracep->declArray(c+4186,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_data_in", false,-1, 127,0);
        tracep->declArray(c+4145,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_data_out", false,-1, 127,0);
        tracep->declBit(c+4190,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+4124,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+4191,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+4149,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_ack_out", false,-1);
        tracep->declArray(c+4192,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_payload_A", false,-1, 127,0);
        tracep->declArray(c+4196,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_payload_B", false,-1, 127,0);
        tracep->declBit(c+4200,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+4201,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+4200,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_sel", false,-1);
        tracep->declBit(c+4202,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_load_A", false,-1);
        tracep->declBit(c+4203,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_load_B", false,-1);
        tracep->declBus(c+4204,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+4205,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+4206,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 in_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+4207,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 out_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+4208,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state12", false,-1);
        tracep->declBus(c+4209,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_9_reg_739", false,-1, 0,0);
        tracep->declBus(c+4210,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_20_reg_798", false,-1, 0,0);
        tracep->declBus(c+4211,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_21_fu_605_p2", false,-1, 0,0);
        tracep->declBit(c+4212,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state14", false,-1);
        tracep->declBit(c+4213,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state2", false,-1);
        tracep->declBus(c+4214,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_9_fu_396_p2", false,-1, 0,0);
        tracep->declBit(c+4215,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state3", false,-1);
        tracep->declBit(c+4216,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state5", false,-1);
        tracep->declBit(c+4217,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state6", false,-1);
        tracep->declBit(c+4218,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state7", false,-1);
        tracep->declBit(c+4219,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state8", false,-1);
        tracep->declBit(c+4220,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state13", false,-1);
        tracep->declBit(c+4221,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state10", false,-1);
        tracep->declBit(c+4222,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state11", false,-1);
        tracep->declBus(c+4223,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_tiles_m_fu_251_p1", false,-1, 15,0);
        tracep->declBus(c+4224,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_tiles_m_reg_638", false,-1, 15,0);
        tracep->declBit(c+4225,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_block_state1", false,-1);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_tiles_per_row_V_reg_644", false,-1, 15,0);
        tracep->declBus(c+4227,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_tiles_n_fu_265_p4", false,-1, 15,0);
        tracep->declBus(c+4228,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_tiles_n_reg_652", false,-1, 15,0);
        tracep->declBus(c+4229,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_dram_block_count_V_1_reg_658", false,-1, 7,0);
        tracep->declBus(c+4230,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_Result_4_i_reg_663", false,-1, 5,0);
        tracep->declBus(c+4231,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_base_l_reg_668", false,-1, 15,0);
        tracep->declBus(c+4232,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_base_r_reg_673", false,-1, 15,0);
        tracep->declBus(c+4233,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_nbufs_fetch_exec_log2_reg_678", false,-1, 7,0);
        tracep->declBus(c+4234,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_dram_lhs_reg_684", false,-1, 31,0);
        tracep->declBus(c+4235,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ins_in_dram_rhs_reg_689", false,-1, 31,0);
        tracep->declBus(c+4236,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_6_fu_610_p2", false,-1, 31,0);
        tracep->declBus(c+4237,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_6_reg_694", false,-1, 31,0);
        tracep->declBus(c+4238,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_reg_700", false,-1, 11,0);
        tracep->declBus(c+4239,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_dram_block_count_V_fu_363_p1", false,-1, 7,0);
        tracep->declBus(c+4240,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_dram_block_count_V_reg_706", false,-1, 7,0);
        tracep->declBit(c+4241,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_block_state2_io", false,-1);
        tracep->declBus(c+4242,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_num_regions_fu_366_p2", false,-1, 7,0);
        tracep->declBus(c+4243,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_num_regions_reg_711", false,-1, 7,0);
        tracep->declBus(c+4244,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_size_fu_380_p1", false,-1, 15,0);
        tracep->declBus(c+4245,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_size_reg_717", false,-1, 15,0);
        tracep->declBus(c+4246,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_1_fu_616_p2", false,-1, 19,0);
        tracep->declBus(c+4247,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_1_reg_723", false,-1, 19,0);
        tracep->declBus(c+4248,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_7_fu_390_p1", false,-1, 27,0);
        tracep->declBus(c+4249,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_7_reg_728", false,-1, 27,0);
        tracep->declBus(c+4250,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_9_fu_622_p2", false,-1, 19,0);
        tracep->declBus(c+4251,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_9_reg_734", false,-1, 19,0);
        tracep->declBus(c+4252,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_11_fu_628_p2", false,-1, 27,0);
        tracep->declBus(c+4253,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_11_reg_743", false,-1, 27,0);
        tracep->declBit(c+4254,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state4", false,-1);
        tracep->declArray(c+4255,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_Result_s_fu_422_p10", false,-1, 127,0);
        tracep->declBus(c+4259,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_s_fu_457_p3", false,-1, 7,0);
        tracep->declBus(c+4260,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_s_reg_753", false,-1, 7,0);
        tracep->declBus(c+4261,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_3_fu_465_p3", false,-1, 15,0);
        tracep->declBus(c+4262,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_3_reg_758", false,-1, 15,0);
        tracep->declBus(c+4263,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_15_fu_633_p2", false,-1, 27,0);
        tracep->declBus(c+4264,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_15_reg_763", false,-1, 27,0);
        tracep->declBit(c+4265,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_CS_fsm_state9", false,-1);
        tracep->declBus(c+4266,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_bram_addr_base_V_1_fu_477_p2", false,-1, 15,0);
        tracep->declBus(c+4267,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_bram_addr_base_V_1_reg_768", false,-1, 15,0);
        tracep->declBus(c+4268,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_6_fu_492_p3", false,-1, 15,0);
        tracep->declBus(c+4269,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_6_reg_773", false,-1, 15,0);
        tracep->declBus(c+4270,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 n_2_fu_530_p3", false,-1, 15,0);
        tracep->declBus(c+4271,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 n_2_reg_779", false,-1, 15,0);
        tracep->declBus(c+4272,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 m_1_fu_538_p3", false,-1, 15,0);
        tracep->declBus(c+4273,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 m_1_reg_785", false,-1, 15,0);
        tracep->declBus(c+4274,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 phitmp_fu_552_p3", false,-1, 7,0);
        tracep->declBus(c+4275,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 phitmp_reg_792", false,-1, 7,0);
        tracep->declBus(c+4276,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_20_fu_564_p2", false,-1, 0,0);
        tracep->declBus(c+4277,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 i_s_fu_569_p2", false,-1, 15,0);
        tracep->declBus(c+4278,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 i_s_reg_802", false,-1, 15,0);
        tracep->declArray(c+4279,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_Result_1_fu_587_p10", false,-1, 127,0);
        tracep->declBus(c+4283,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 n_reg2mem_reg_119", false,-1, 15,0);
        tracep->declBus(c+4284,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 rmem_region_reg2mem_reg_131", false,-1, 7,0);
        tracep->declBus(c+4285,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 rmem_region_offset_reg2mem_reg_142", false,-1, 15,0);
        tracep->declBus(c+4286,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_reg2mem_reg_153", false,-1, 7,0);
        tracep->declBus(c+4287,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_offset_reg2mem_reg_165", false,-1, 15,0);
        tracep->declBus(c+4288,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 m_reg2mem_reg_177", false,-1, 15,0);
        tracep->declBus(c+4289,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 i_1_reg2mem_reg_189", false,-1, 15,0);
        tracep->declBus(c+4290,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_reg2mem_1_reg_201", false,-1, 7,0);
        tracep->declBus(c+4291,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_offset_reg2mem_1_reg_211", false,-1, 15,0);
        tracep->declBus(c+4292,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 n_reg2mem_1_reg_221", false,-1, 15,0);
        tracep->declBus(c+4293,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 m_reg2mem_1_reg_231", false,-1, 15,0);
        tracep->declBus(c+4294,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 i_1_reg2mem_1_reg_241", false,-1, 15,0);
        tracep->declBit(c+4295,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_predicate_op114_write_state12", false,-1);
        tracep->declBit(c+4296,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_predicate_op115_write_state12", false,-1);
        tracep->declBit(c+4297,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_block_state12_io", false,-1);
        tracep->declBus(c+4298,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_2_cast_fu_371_p1", false,-1, 10,0);
        tracep->declBus(c+4299,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_3_fu_374_p2", false,-1, 10,0);
        tracep->declBus(c+4300,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_12_fu_405_p3", false,-1, 31,0);
        tracep->declBus(c+4301,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_dram_base_V_fu_412_p2", false,-1, 31,0);
        tracep->declBus(c+4302,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_bram_addr_base_V_fu_417_p2", false,-1, 15,0);
        tracep->declBus(c+4303,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 rmem_region_fu_441_p2", false,-1, 7,0);
        tracep->declBus(c+4304,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_13_fu_452_p2", false,-1, 0,0);
        tracep->declBus(c+4305,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 rmem_region_offset_fu_447_p2", false,-1, 15,0);
        tracep->declBus(c+4306,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_17_fu_487_p2", false,-1, 0,0);
        tracep->declBus(c+4307,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_offset_fu_482_p2", false,-1, 15,0);
        tracep->declBus(c+4308,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 m_fu_500_p2", false,-1, 15,0);
        tracep->declBus(c+4309,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 n_fu_511_p2", false,-1, 15,0);
        tracep->declBus(c+4310,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_19_fu_517_p2", false,-1, 0,0);
        tracep->declBus(c+4311,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_18_fu_506_p2", false,-1, 0,0);
        tracep->declBus(c+4312,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_7_fu_522_p3", false,-1, 15,0);
        tracep->declBus(c+4313,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 lmem_region_0_op_fu_546_p2", false,-1, 7,0);
        tracep->declBus(c+4314,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_7_cast_fu_560_p1", false,-1, 31,0);
        tracep->declBus(c+4315,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_16_fu_575_p3", false,-1, 31,0);
        tracep->declBus(c+4316,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 fetch_dram_base_V_1_fu_582_p2", false,-1, 31,0);
        tracep->declBus(c+4227,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_6_fu_610_p0", false,-1, 15,0);
        tracep->declBus(c+4223,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_6_fu_610_p1", false,-1, 15,0);
        tracep->declBus(c+4228,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_1_fu_616_p0", false,-1, 15,0);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_1_fu_616_p1", false,-1, 15,0);
        tracep->declBus(c+4317,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_2_fu_387_p1", false,-1, 19,0);
        tracep->declBus(c+4224,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_9_fu_622_p0", false,-1, 15,0);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_9_fu_622_p1", false,-1, 15,0);
        tracep->declBus(c+4318,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_11_fu_628_p0", false,-1, 15,0);
        tracep->declBus(c+4283,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_11_fu_628_p1", false,-1, 15,0);
        tracep->declBus(c+4318,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_15_fu_633_p0", false,-1, 15,0);
        tracep->declBus(c+4293,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_15_fu_633_p1", false,-1, 15,0);
        tracep->declBus(c+4319,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 ap_NS_fsm", false,-1, 13,0);
        tracep->declBus(c+4320,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_1_fu_616_p00", false,-1, 19,0);
        tracep->declBus(c+4321,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 p_9_fu_622_p00", false,-1, 19,0);
        tracep->declBus(c+4322,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_11_fu_628_p10", false,-1, 27,0);
        tracep->declBus(c+4323,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_15_fu_633_p10", false,-1, 27,0);
        tracep->declBus(c+4324,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_6_fu_610_p00", false,-1, 31,0);
        tracep->declBus(c+4325,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 tmp_6_fu_610_p10", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4227,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din0", false,-1, 15,0);
        tracep->declBus(c+4223,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din1", false,-1, 15,0);
        tracep->declBus(c+4236,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 dout", false,-1, 31,0);
        tracep->declBus(c+4227,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U a", false,-1, 15,0);
        tracep->declBus(c+4223,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U b", false,-1, 15,0);
        tracep->declBus(c+4236,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_U1 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U p", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7192,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4228,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 din0", false,-1, 15,0);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 din1", false,-1, 15,0);
        tracep->declBus(c+4246,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 dout", false,-1, 19,0);
        tracep->declBus(c+4228,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_DSP48_1_U a", false,-1, 15,0);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_DSP48_1_U b", false,-1, 15,0);
        tracep->declBus(c+4246,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U2 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_DSP48_1_U p", false,-1, 19,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7192,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4224,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 din0", false,-1, 15,0);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 din1", false,-1, 15,0);
        tracep->declBus(c+4250,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 dout", false,-1, 19,0);
        tracep->declBus(c+4224,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_DSP48_1_U a", false,-1, 15,0);
        tracep->declBus(c+4226,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_DSP48_1_U b", false,-1, 15,0);
        tracep->declBus(c+4250,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_U3 FetchInstrGen_mul_mul_16ns_16ns_20_1_1_DSP48_1_U p", false,-1, 19,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7193,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4318,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 din0", false,-1, 15,0);
        tracep->declBus(c+4283,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 din1", false,-1, 15,0);
        tracep->declBus(c+4252,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 dout", false,-1, 27,0);
        tracep->declBus(c+4318,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_2_U a", false,-1, 15,0);
        tracep->declBus(c+4283,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_2_U b", false,-1, 15,0);
        tracep->declBus(c+4252,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U4 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_2_U p", false,-1, 27,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7193,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4318,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 din0", false,-1, 15,0);
        tracep->declBus(c+4293,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 din1", false,-1, 15,0);
        tracep->declBus(c+4263,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 dout", false,-1, 27,0);
        tracep->declBus(c+4318,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_2_U a", false,-1, 15,0);
        tracep->declBus(c+4293,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_2_U b", false,-1, 15,0);
        tracep->declBus(c+4263,"VerilatedTesterWrapper BitSerialMatMulAccel FetchInstrGen grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_U5 FetchInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_2_U p", false,-1, 27,0);
        tracep->declBus(c+7112,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_ST_fsm_state1", false,-1, 3,0);
        tracep->declBus(c+7113,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_ST_fsm_state2", false,-1, 3,0);
        tracep->declBus(c+7114,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_ST_fsm_state3", false,-1, 3,0);
        tracep->declBus(c+7115,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_ST_fsm_state4", false,-1, 3,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_clk", false,-1);
        tracep->declBit(c+6913,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_rst_n", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_TDATA", false,-1, 207,0);
        tracep->declBit(c+522,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_TVALID", false,-1);
        tracep->declBit(c+584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_TREADY", false,-1);
        tracep->declArray(c+586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_TVALID", false,-1);
        tracep->declBit(c+604,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_TREADY", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_rst_n_inv", false,-1);
        tracep->declArray(c+4326,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_data_out", false,-1, 207,0);
        tracep->declBit(c+522,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+4333,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+584,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+4334,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+4335,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_payload_A", false,-1, 207,0);
        tracep->declArray(c+4342,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_payload_B", false,-1, 207,0);
        tracep->declBit(c+4349,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+4350,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+4349,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_sel", false,-1);
        tracep->declBit(c+4351,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_load_A", false,-1);
        tracep->declBit(c+4352,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_load_B", false,-1);
        tracep->declBus(c+4353,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+4354,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen in_V_V_0_state_cmp_full", false,-1);
        tracep->declArray(c+586,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_data_out", false,-1, 127,0);
        tracep->declBit(c+4355,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+585,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+4356,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+604,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_ack_out", false,-1);
        tracep->declArray(c+4357,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_payload_A", false,-1, 127,0);
        tracep->declArray(c+4361,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_payload_B", false,-1, 127,0);
        tracep->declBit(c+4365,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+4366,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+4365,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_sel", false,-1);
        tracep->declBit(c+4367,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_load_A", false,-1);
        tracep->declBit(c+4368,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_load_B", false,-1);
        tracep->declBus(c+4369,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+4370,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+4371,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start", false,-1);
        tracep->declBit(c+4372,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_done", false,-1);
        tracep->declBit(c+4373,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_idle", false,-1);
        tracep->declBit(c+4374,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_ready", false,-1);
        tracep->declBit(c+4333,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_in_V_V_TVALID", false,-1);
        tracep->declBit(c+4375,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_in_V_V_TREADY", false,-1);
        tracep->declArray(c+4376,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+4355,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TVALID", false,-1);
        tracep->declBit(c+4380,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TREADY", false,-1);
        tracep->declBit(c+4371,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg", false,-1);
        tracep->declBus(c+4381,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_CS_fsm", false,-1, 3,0);
        tracep->declBit(c+4382,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_CS_fsm_state2", false,-1);
        tracep->declBit(c+4383,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_CS_fsm_state3", false,-1);
        tracep->declBus(c+4384,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_NS_fsm", false,-1, 3,0);
        tracep->declBit(c+4385,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen ap_CS_fsm_state4", false,-1);
        tracep->declBus(c+7194,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state1", false,-1, 9,0);
        tracep->declBus(c+7195,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state2", false,-1, 9,0);
        tracep->declBus(c+7196,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state3", false,-1, 9,0);
        tracep->declBus(c+7197,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state4", false,-1, 9,0);
        tracep->declBus(c+7198,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state5", false,-1, 9,0);
        tracep->declBus(c+7199,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state6", false,-1, 9,0);
        tracep->declBus(c+7200,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state7", false,-1, 9,0);
        tracep->declBus(c+7201,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state8", false,-1, 9,0);
        tracep->declBus(c+7202,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state9", false,-1, 9,0);
        tracep->declBus(c+7203,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ST_fsm_state10", false,-1, 9,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_rst", false,-1);
        tracep->declBit(c+4371,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_start", false,-1);
        tracep->declBit(c+4372,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_done", false,-1);
        tracep->declBit(c+4373,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_idle", false,-1);
        tracep->declBit(c+4374,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_ready", false,-1);
        tracep->declArray(c+4326,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_TDATA", false,-1, 207,0);
        tracep->declBit(c+4333,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_TVALID", false,-1);
        tracep->declBit(c+4375,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_TREADY", false,-1);
        tracep->declArray(c+4376,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_TDATA", false,-1, 127,0);
        tracep->declBit(c+4355,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_TVALID", false,-1);
        tracep->declBit(c+4380,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_TREADY", false,-1);
        tracep->declBus(c+4386,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm", false,-1, 9,0);
        tracep->declBit(c+4387,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state1", false,-1);
        tracep->declArray(c+4388,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_data_out", false,-1, 207,0);
        tracep->declBit(c+4333,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_vld_in", false,-1);
        tracep->declBit(c+4395,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_vld_out", false,-1);
        tracep->declBit(c+4375,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_ack_in", false,-1);
        tracep->declBit(c+4396,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_ack_out", false,-1);
        tracep->declArray(c+4397,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_payload_A", false,-1, 207,0);
        tracep->declArray(c+4404,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_payload_B", false,-1, 207,0);
        tracep->declBit(c+4411,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_sel_rd", false,-1);
        tracep->declBit(c+4412,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_sel_wr", false,-1);
        tracep->declBit(c+4411,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_sel", false,-1);
        tracep->declBit(c+4413,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_load_A", false,-1);
        tracep->declBit(c+4414,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_load_B", false,-1);
        tracep->declBus(c+4415,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_state", false,-1, 1,0);
        tracep->declBit(c+4416,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_0_state_cmp_full", false,-1);
        tracep->declArray(c+4417,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_data_in", false,-1, 127,0);
        tracep->declArray(c+4376,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_data_out", false,-1, 127,0);
        tracep->declBit(c+4421,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_vld_in", false,-1);
        tracep->declBit(c+4355,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_vld_out", false,-1);
        tracep->declBit(c+4422,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_ack_in", false,-1);
        tracep->declBit(c+4380,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_ack_out", false,-1);
        tracep->declArray(c+4423,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_payload_A", false,-1, 127,0);
        tracep->declArray(c+4427,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_payload_B", false,-1, 127,0);
        tracep->declBit(c+4431,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_sel_rd", false,-1);
        tracep->declBit(c+4432,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_sel_wr", false,-1);
        tracep->declBit(c+4431,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_sel", false,-1);
        tracep->declBit(c+4433,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_load_A", false,-1);
        tracep->declBit(c+4434,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_load_B", false,-1);
        tracep->declBus(c+4435,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_state", false,-1, 1,0);
        tracep->declBit(c+4436,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_1_state_cmp_full", false,-1);
        tracep->declBit(c+4437,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 in_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+4438,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 out_V_V_TDATA_blk_n", false,-1);
        tracep->declBit(c+4439,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state2", false,-1);
        tracep->declBus(c+4440,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 exitcond7_fu_176_p2", false,-1, 0,0);
        tracep->declBit(c+4441,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state3", false,-1);
        tracep->declBit(c+4442,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state7", false,-1);
        tracep->declBus(c+4443,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 exitcond5_reg_382", false,-1, 0,0);
        tracep->declBit(c+4444,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state8", false,-1);
        tracep->declBit(c+4445,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state5", false,-1);
        tracep->declBit(c+4446,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state6", false,-1);
        tracep->declBit(c+4447,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state10", false,-1);
        tracep->declBit(c+4448,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state9", false,-1);
        tracep->declBus(c+4449,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 exitcond7_reg_363", false,-1, 0,0);
        tracep->declBus(c+4450,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ins_in_tiles_m_fu_137_p1", false,-1, 15,0);
        tracep->declBus(c+4451,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ins_in_tiles_m_reg_331", false,-1, 15,0);
        tracep->declBit(c+4452,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_block_state1", false,-1);
        tracep->declBus(c+4453,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ins_in_tiles_n_fu_141_p4", false,-1, 15,0);
        tracep->declBus(c+4454,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ins_in_tiles_n_reg_337", false,-1, 15,0);
        tracep->declBus(c+4455,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ins_in_dram_res_reg_342", false,-1, 31,0);
        tracep->declBus(c+4456,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_12_fu_165_p1", false,-1, 12,0);
        tracep->declBus(c+4457,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_12_reg_347", false,-1, 12,0);
        tracep->declBus(c+4458,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_2_fu_320_p2", false,-1, 31,0);
        tracep->declBus(c+4459,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_2_reg_352", false,-1, 31,0);
        tracep->declBus(c+4460,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_5_fu_173_p1", false,-1, 27,0);
        tracep->declBus(c+4461,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_5_reg_358", false,-1, 27,0);
        tracep->declBit(c+4462,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_block_state2_io", false,-1);
        tracep->declBus(c+4463,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_7_fu_326_p2", false,-1, 27,0);
        tracep->declBus(c+4464,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_7_reg_367", false,-1, 27,0);
        tracep->declBit(c+4465,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_CS_fsm_state4", false,-1);
        tracep->declBus(c+4466,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 m_1_fu_215_p3", false,-1, 15,0);
        tracep->declBus(c+4467,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 m_1_reg_372", false,-1, 15,0);
        tracep->declBus(c+4468,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 n_2_fu_223_p3", false,-1, 15,0);
        tracep->declBus(c+4469,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 n_2_reg_377", false,-1, 15,0);
        tracep->declBus(c+4470,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 exitcond5_fu_231_p2", false,-1, 0,0);
        tracep->declBus(c+4471,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 i_s_fu_236_p2", false,-1, 31,0);
        tracep->declBus(c+4472,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 i_s_reg_386", false,-1, 31,0);
        tracep->declArray(c+4473,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 p_Result_s_fu_284_p7", false,-1, 127,0);
        tracep->declBus(c+4477,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 p_s_fu_312_p3", false,-1, 7,0);
        tracep->declBus(c+4478,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 p_s_reg_396", false,-1, 7,0);
        tracep->declBus(c+4479,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 m_reg2mem_reg_92", false,-1, 15,0);
        tracep->declBus(c+4480,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 n_reg2mem_reg_104", false,-1, 15,0);
        tracep->declBus(c+4481,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 i_1_reg2mem_reg_115", false,-1, 31,0);
        tracep->declBus(c+4482,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 val_assign_reg2mem_reg_126", false,-1, 7,0);
        tracep->declBit(c+4483,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_block_state7_io", false,-1);
        tracep->declBus(c+4484,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 m_fu_185_p2", false,-1, 15,0);
        tracep->declBus(c+4485,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 n_fu_196_p2", false,-1, 15,0);
        tracep->declBus(c+4486,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_10_fu_202_p2", false,-1, 0,0);
        tracep->declBus(c+4487,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_8_fu_191_p2", false,-1, 0,0);
        tracep->declBus(c+4488,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 p_1_fu_207_p3", false,-1, 15,0);
        tracep->declBus(c+4489,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 lhs_ind_fu_242_p3", false,-1, 16,0);
        tracep->declBus(c+4490,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 lhs_ind_cast_fu_250_p1", false,-1, 29,0);
        tracep->declBus(c+4491,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_9_fu_254_p3", false,-1, 29,0);
        tracep->declBus(c+4492,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ind_fu_261_p2", false,-1, 29,0);
        tracep->declBus(c+4493,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_3_fu_267_p3", false,-1, 31,0);
        tracep->declBus(c+4494,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 res_dram_base_V_fu_275_p2", false,-1, 31,0);
        tracep->declBus(c+4495,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 res_resmem_addr_V_fu_280_p1", false,-1, 0,0);
        tracep->declBus(c+4496,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 offset_res_fu_300_p2", false,-1, 7,0);
        tracep->declBus(c+4497,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_4_fu_306_p2", false,-1, 0,0);
        tracep->declBus(c+4450,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_2_fu_320_p0", false,-1, 15,0);
        tracep->declBus(c+4453,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_2_fu_320_p1", false,-1, 15,0);
        tracep->declBus(c+4480,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_7_fu_326_p0", false,-1, 15,0);
        tracep->declBus(c+4498,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_7_fu_326_p1", false,-1, 15,0);
        tracep->declBit(c+4499,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_block_state9_io", false,-1);
        tracep->declBus(c+4500,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ap_NS_fsm", false,-1, 9,0);
        tracep->declBus(c+4501,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_2_fu_320_p00", false,-1, 31,0);
        tracep->declBus(c+4502,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_2_fu_320_p10", false,-1, 31,0);
        tracep->declBus(c+4503,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 tmp_7_fu_326_p00", false,-1, 27,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4450,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din0", false,-1, 15,0);
        tracep->declBus(c+4453,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 din1", false,-1, 15,0);
        tracep->declBus(c+4458,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 dout", false,-1, 31,0);
        tracep->declBus(c+4450,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U a", false,-1, 15,0);
        tracep->declBus(c+4453,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U b", false,-1, 15,0);
        tracep->declBus(c+4458,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_U1 ResultInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U p", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 ID", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 NUM_STAGE", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 din0_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 din1_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7193,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 dout_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4480,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 din0", false,-1, 15,0);
        tracep->declBus(c+4498,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 din1", false,-1, 15,0);
        tracep->declBus(c+4463,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 dout", false,-1, 27,0);
        tracep->declBus(c+4480,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_1_U a", false,-1, 15,0);
        tracep->declBus(c+4498,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_1_U b", false,-1, 15,0);
        tracep->declBus(c+4463,"VerilatedTesterWrapper BitSerialMatMulAccel ResultInstrGen grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_U2 ResultInstrGen_mul_mul_16ns_16ns_28_1_1_DSP48_1_U p", false,-1, 27,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 reset", false,-1);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_enq_ready", false,-1);
        tracep->declBit(c+519,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_enq_valid", false,-1);
        tracep->declArray(c+137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_enq_bits", false,-1, 207,0);
        tracep->declBit(c+517,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_deq_ready", false,-1);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_deq_valid", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_deq_bits", false,-1, 207,0);
        tracep->declBus(c+4504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 io_count", false,-1, 2,0);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue_io_deq_valid", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue_io_deq_bits", false,-1, 207,0);
        tracep->declBus(c+4504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue_io_count", false,-1, 2,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue reset", false,-1);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+519,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_enq_valid", false,-1);
        tracep->declArray(c+137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_enq_bits", false,-1, 207,0);
        tracep->declBit(c+517,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_deq_valid", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_deq_bits", false,-1, 207,0);
        tracep->declBus(c+4504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue io_count", false,-1, 2,0);
        tracep->declBit(c+4505,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue T0", false,-1);
        tracep->declBit(c+479,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue T1", false,-1);
        tracep->declBit(c+4506,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl_o_d", false,-1, 207,0);
        tracep->declBus(c+4504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl_count", false,-1, 2,0);
        tracep->declBus(c+7204,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7205,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+137,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl i_d", false,-1, 207,0);
        tracep->declBit(c+519,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+4506,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl o_d", false,-1, 207,0);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+4505,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+4504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+4507,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+4508,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+4509,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+4510,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+4511+i*7,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl srl", true,(i+0), 207,0);}}
        tracep->declBit(c+4532,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+4533,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl srlo_", false,-1, 207,0);
        tracep->declArray(c+701,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl srlo", false,-1, 207,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+4540,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+4541,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+4542,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+4543,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+4544,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+4545,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+700,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+4542,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+4506,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_4 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_sel", false,-1);
        tracep->declBit(c+590,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_in_1_ready", false,-1);
        tracep->declBit(c+579,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_in_1_valid", false,-1);
        tracep->declArray(c+580,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_in_1_bits", false,-1, 127,0);
        tracep->declBit(c+591,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_in_0_ready", false,-1);
        tracep->declBit(c+727,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_in_0_valid", false,-1);
        tracep->declArray(c+728,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_in_0_bits", false,-1, 127,0);
        tracep->declBit(c+754,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_out_ready", false,-1);
        tracep->declBit(c+592,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_out_valid", false,-1);
        tracep->declArray(c+593,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux io_out_bits", false,-1, 127,0);
        tracep->declArray(c+593,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T0", false,-1, 127,0);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T1", false,-1);
        tracep->declBit(c+592,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T2", false,-1);
        tracep->declBit(c+591,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T3", false,-1);
        tracep->declBit(c+4546,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T4", false,-1);
        tracep->declBit(c+590,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T5", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux T6", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_sel", false,-1);
        tracep->declBit(c+597,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_in_1_ready", false,-1);
        tracep->declBit(c+573,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_in_1_valid", false,-1);
        tracep->declArray(c+574,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_in_1_bits", false,-1, 127,0);
        tracep->declBit(c+598,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_in_0_ready", false,-1);
        tracep->declBit(c+722,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_in_0_valid", false,-1);
        tracep->declArray(c+723,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_in_0_bits", false,-1, 127,0);
        tracep->declBit(c+760,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_out_ready", false,-1);
        tracep->declBit(c+599,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_out_valid", false,-1);
        tracep->declArray(c+600,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 io_out_bits", false,-1, 127,0);
        tracep->declArray(c+600,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T0", false,-1, 127,0);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T1", false,-1);
        tracep->declBit(c+599,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T2", false,-1);
        tracep->declBit(c+598,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T3", false,-1);
        tracep->declBit(c+4546,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T4", false,-1);
        tracep->declBit(c+597,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T5", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_1 T6", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_sel", false,-1);
        tracep->declBit(c+604,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_in_1_ready", false,-1);
        tracep->declBit(c+585,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_in_1_valid", false,-1);
        tracep->declArray(c+586,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_in_1_bits", false,-1, 127,0);
        tracep->declBit(c+605,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_in_0_ready", false,-1);
        tracep->declBit(c+717,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_in_0_valid", false,-1);
        tracep->declArray(c+718,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_in_0_bits", false,-1, 127,0);
        tracep->declBit(c+768,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_out_ready", false,-1);
        tracep->declBit(c+606,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_out_valid", false,-1);
        tracep->declArray(c+607,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 io_out_bits", false,-1, 127,0);
        tracep->declArray(c+607,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T0", false,-1, 127,0);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T1", false,-1);
        tracep->declBit(c+606,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T2", false,-1);
        tracep->declBit(c+605,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T3", false,-1);
        tracep->declBit(c+4546,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T4", false,-1);
        tracep->declBit(c+604,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T5", false,-1);
        tracep->declBit(c+182,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_2 T6", false,-1);
        tracep->declBit(c+4547,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_in_1_ready", false,-1);
        tracep->declBit(c+514,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_in_1_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_in_1_bits", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_in_0_ready", false,-1);
        tracep->declBit(c+654,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_in_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_in_0_bits", false,-1);
        tracep->declBit(c+611,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_out_ready", false,-1);
        tracep->declBit(c+612,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_out_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_out_bits", false,-1);
        tracep->declBit(c+4548,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter io_chosen", false,-1);
        tracep->declBit(c+4548,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter chosen", false,-1);
        tracep->declBit(c+4548,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter choose", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter T0", false,-1);
        tracep->declBit(c+4548,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter T1", false,-1);
        tracep->declBit(c+612,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter T2", false,-1);
        tracep->declBit(c+4547,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter T3", false,-1);
        tracep->declBit(c+4548,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter T4", false,-1);
        tracep->declBit(c+4549,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_in_1_ready", false,-1);
        tracep->declBit(c+511,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_in_1_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_in_1_bits", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_in_0_ready", false,-1);
        tracep->declBit(c+663,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_in_0_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_in_0_bits", false,-1);
        tracep->declBit(c+613,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_out_ready", false,-1);
        tracep->declBit(c+614,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_out_valid", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_out_bits", false,-1);
        tracep->declBit(c+4550,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 io_chosen", false,-1);
        tracep->declBit(c+4550,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 chosen", false,-1);
        tracep->declBit(c+4550,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 choose", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 T0", false,-1);
        tracep->declBit(c+4550,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 T1", false,-1);
        tracep->declBit(c+614,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 T2", false,-1);
        tracep->declBit(c+4549,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 T3", false,-1);
        tracep->declBit(c+4550,"VerilatedTesterWrapper BitSerialMatMulAccel Arbiter_1 T4", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel reset", false,-1);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_valid", false,-1);
        tracep->declBus(c+7076,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_bits_isWrite", false,-1);
        tracep->declQuad(c+776,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+778,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdReq_bits_metaData", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_valid", false,-1);
        tracep->declBus(c+510,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memRdRsp_bits_metaData", false,-1);
        tracep->declBit(c+619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_valid", false,-1);
        tracep->declBus(c+781,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_bits_isWrite", false,-1);
        tracep->declQuad(c+783,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+7077,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrReq_bits_metaData", false,-1);
        tracep->declBit(c+623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrDat_ready", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrDat_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrDat_bits", false,-1, 63,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_ready", false,-1);
        tracep->declBit(c+627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_valid", false,-1);
        tracep->declBus(c+509,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_memPort_0_memWrRsp_bits_metaData", false,-1);
        tracep->declBit(c+789,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_ready", false,-1);
        tracep->declBit(c+508,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_valid", false,-1);
        tracep->declBus(c+709,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+710,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+711,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+712,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+713,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+714,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+715,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_p2sCmd_bits_signed", false,-1);
        tracep->declBit(c+507,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_ack_ready", false,-1);
        tracep->declBit(c+790,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_ack_valid", false,-1);
        tracep->declBus(c+791,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel io_ack_bits", false,-1, 31,0);
        tracep->declBit(c+4551,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_signed", false,-1);
        tracep->declBit(c+4552,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T0", false,-1);
        tracep->declBit(c+4553,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T1", false,-1);
        tracep->declBit(c+789,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T2", false,-1);
        tracep->declBus(c+4554,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regState", false,-1, 2,0);
        tracep->declBus(c+6800,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T36", false,-1, 2,0);
        tracep->declBus(c+4555,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T3", false,-1, 2,0);
        tracep->declBus(c+4556,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T4", false,-1, 2,0);
        tracep->declBus(c+4557,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T5", false,-1, 2,0);
        tracep->declBus(c+4558,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T6", false,-1, 2,0);
        tracep->declBus(c+4559,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T7", false,-1, 2,0);
        tracep->declBit(c+4560,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T8", false,-1);
        tracep->declBit(c+4561,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T9", false,-1);
        tracep->declBit(c+4562,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T10", false,-1);
        tracep->declBit(c+4563,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T11", false,-1);
        tracep->declBit(c+4564,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T12", false,-1);
        tracep->declBit(c+4565,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel writeComplete", false,-1);
        tracep->declBus(c+4566,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_waitCompleteBytes", false,-1, 31,0);
        tracep->declBus(c+4567,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T13", false,-1, 31,0);
        tracep->declBus(c+4568,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCompletedWrBytes", false,-1, 31,0);
        tracep->declBus(c+6801,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T37", false,-1, 31,0);
        tracep->declBus(c+4569,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T14", false,-1, 31,0);
        tracep->declBus(c+4570,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T15", false,-1, 31,0);
        tracep->declBus(c+4571,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T16", false,-1, 31,0);
        tracep->declBit(c+627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T17", false,-1);
        tracep->declBit(c+4572,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T18", false,-1);
        tracep->declBit(c+4573,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T19", false,-1);
        tracep->declBit(c+790,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T20", false,-1);
        tracep->declBus(c+4574,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+4575,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T21", false,-1, 3,0);
        tracep->declBus(c+4576,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T38", false,-1, 31,0);
        tracep->declQuad(c+4577,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T22", false,-1, 63,0);
        tracep->declBus(c+4579,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_matrixRows", false,-1, 31,0);
        tracep->declBus(c+4580,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T23", false,-1, 31,0);
        tracep->declBus(c+4581,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+4582,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T24", false,-1, 31,0);
        tracep->declBus(c+4583,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+4584,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T25", false,-1, 31,0);
        tracep->declBus(c+4585,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T39", false,-1, 31,0);
        tracep->declBus(c+4586,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T40", false,-1, 31,0);
        tracep->declArray(c+4587,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T26", false,-1, 67,0);
        tracep->declQuad(c+4590,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T27", false,-1, 63,0);
        tracep->declBus(c+4592,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T41", false,-1, 31,0);
        tracep->declQuad(c+4593,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T28", false,-1, 39,0);
        tracep->declQuad(c+4595,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T29", false,-1, 35,0);
        tracep->declBus(c+4597,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCmd_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+4598,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T30", false,-1, 31,0);
        tracep->declBus(c+4599,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T42", false,-1, 31,0);
        tracep->declQuad(c+4595,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T31", false,-1, 35,0);
        tracep->declBus(c+791,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel regCycleCount", false,-1, 31,0);
        tracep->declBus(c+6802,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T43", false,-1, 31,0);
        tracep->declBus(c+4600,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T32", false,-1, 31,0);
        tracep->declBus(c+4601,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T33", false,-1, 31,0);
        tracep->declBus(c+4602,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T34", false,-1, 31,0);
        tracep->declBit(c+4603,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T35", false,-1);
        tracep->declQuad(c+783,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T44", false,-1, 47,0);
        tracep->declBus(c+781,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T45", false,-1, 31,0);
        tracep->declQuad(c+776,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T46", false,-1, 47,0);
        tracep->declBus(c+7076,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel T47", false,-1, 31,0);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection_io_in_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection_io_out_valid", false,-1);
        tracep->declQuad(c+4606,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection_io_out_bits", false,-1, 63,0);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter_io_in_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter_io_out_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter_io_out_bits", false,-1, 63,0);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast_io_inputStream_ready", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast_io_outStream_valid", false,-1);
        tracep->declQuad(c+4609,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast_io_outStream_bits", false,-1, 63,0);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1_io_deq_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1_io_deq_bits_isWrite", false,-1);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1_io_deq_bits_metaData", false,-1);
        tracep->declBit(c+4614,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2_io_enq_ready", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2_io_deq_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2_io_deq_bits", false,-1, 63,0);
        tracep->declBit(c+4615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_in_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_out_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_out_bits_isWrite", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+778,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_io_out_bits_metaData", false,-1);
        tracep->declBit(c+4616,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_in_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_out_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_out_bits_isWrite", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+4619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1_io_out_bits_metaData", false,-1);
        tracep->declBus(c+7206,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen reset", false,-1);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_block_intra_step", false,-1, 31,0);
        tracep->declBus(c+4599,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_block_intra_count", false,-1, 31,0);
        tracep->declBit(c+4615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_in_ready", false,-1);
        tracep->declBit(c+4561,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_in_valid", false,-1);
        tracep->declBus(c+4597,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_in_bits_base", false,-1, 31,0);
        tracep->declBus(c+4592,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_in_bits_block_step", false,-1, 31,0);
        tracep->declBus(c+4579,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_in_bits_block_count", false,-1, 31,0);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_bits_isWrite", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+778,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen io_out_bits_metaData", false,-1);
        tracep->declBus(c+778,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen T0", false,-1, 7,0);
        tracep->declBit(c+4615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+4620,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+4621,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen_io_out_bits", false,-1, 31,0);
        tracep->declBit(c+4622,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+4623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+4624,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen_io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen_io_out_bits_step", false,-1, 31,0);
        tracep->declBit(c+4626,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_io_deq_valid", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+4629,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4630,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1_io_deq_bits_step", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen reset", false,-1);
        tracep->declBit(c+4615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+4561,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+4597,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+4579,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+4592,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+4626,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+4620,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+4621,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen io_out_bits", false,-1, 31,0);
        tracep->declBus(c+4621,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+4631,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T0", false,-1, 31,0);
        tracep->declBus(c+4632,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T1", false,-1, 31,0);
        tracep->declBit(c+4633,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T2", false,-1);
        tracep->declBit(c+4615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T3", false,-1);
        tracep->declBit(c+4634,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen regState", false,-1);
        tracep->declBit(c+6803,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T18", false,-1);
        tracep->declBit(c+4635,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T4", false,-1);
        tracep->declBit(c+4636,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T5", false,-1);
        tracep->declBit(c+4637,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T6", false,-1);
        tracep->declBit(c+4638,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T7", false,-1);
        tracep->declBus(c+4639,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+4640,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T8", false,-1, 31,0);
        tracep->declBus(c+4641,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+4642,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T9", false,-1, 31,0);
        tracep->declBus(c+4643,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+4644,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T11", false,-1, 31,0);
        tracep->declBit(c+4634,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T12", false,-1);
        tracep->declBus(c+4645,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+4646,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+4647,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+4648,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T15", false,-1);
        tracep->declBit(c+4620,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T16", false,-1);
        tracep->declBit(c+4649,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen T17", false,-1);
        tracep->declBus(c+7207,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen MultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen reset", false,-1);
        tracep->declBit(c+4622,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+4599,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+4629,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+4623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+4624,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen io_out_bits_step", false,-1, 31,0);
        tracep->declBus(c+4625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+4650,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T36", false,-1, 31,0);
        tracep->declQuad(c+4651,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T0", false,-1, 34,0);
        tracep->declQuad(c+4653,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T1", false,-1, 34,0);
        tracep->declQuad(c+4655,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T37", false,-1, 34,0);
        tracep->declQuad(c+7082,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T2", false,-1, 34,0);
        tracep->declBit(c+4657,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T3", false,-1);
        tracep->declBit(c+4622,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T4", false,-1);
        tracep->declBus(c+4658,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen regState", false,-1, 1,0);
        tracep->declBus(c+6804,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T38", false,-1, 1,0);
        tracep->declBus(c+4659,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T5", false,-1, 1,0);
        tracep->declBus(c+4660,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T6", false,-1, 1,0);
        tracep->declBus(c+4661,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T7", false,-1, 1,0);
        tracep->declBit(c+4662,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T8", false,-1);
        tracep->declBit(c+4663,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T9", false,-1);
        tracep->declBus(c+4664,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+4665,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+4666,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+4667,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T11", false,-1, 31,0);
        tracep->declBus(c+4668,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T12", false,-1, 31,0);
        tracep->declBus(c+4669,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+4670,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+4671,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T15", false,-1);
        tracep->declBit(c+4672,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T16", false,-1);
        tracep->declBit(c+4673,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T17", false,-1);
        tracep->declBit(c+4674,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T18", false,-1);
        tracep->declBus(c+4675,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen regMaxCountWithBurst", false,-1, 31,0);
        tracep->declBus(c+4676,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T19", false,-1, 31,0);
        tracep->declBus(c+4677,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T20", false,-1, 31,0);
        tracep->declBus(c+4678,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T21", false,-1, 28,0);
        tracep->declBit(c+4679,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T22", false,-1);
        tracep->declBus(c+4680,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T23", false,-1, 31,0);
        tracep->declBit(c+4681,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T24", false,-1);
        tracep->declBit(c+4682,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T25", false,-1);
        tracep->declBit(c+4683,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T26", false,-1);
        tracep->declBit(c+4684,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T27", false,-1);
        tracep->declQuad(c+4685,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T39", false,-1, 34,0);
        tracep->declBus(c+4687,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T28", false,-1, 28,0);
        tracep->declBit(c+4688,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T29", false,-1);
        tracep->declBus(c+4624,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+4689,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T30", false,-1, 31,0);
        tracep->declBus(c+4690,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T31", false,-1, 31,0);
        tracep->declBus(c+4691,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T32", false,-1, 31,0);
        tracep->declBus(c+4692,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T33", false,-1, 31,0);
        tracep->declBus(c+4693,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T34", false,-1, 31,0);
        tracep->declBit(c+4623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen T35", false,-1);
        tracep->declBus(c+7208,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen BurstyMultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue reset", false,-1);
        tracep->declBit(c+4626,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+4620,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_enq_valid", false,-1);
        tracep->declBus(c+4621,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+4622,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_deq_valid", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4694,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+4626,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4694,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+4626,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+4620,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+4621,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+4622,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4694,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+4695,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+4626,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+4696,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl_o_d", false,-1, 31,0);
        tracep->declBus(c+4694,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+4621,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_d", false,-1, 31,0);
        tracep->declBit(c+4620,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+4696,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_d", false,-1, 31,0);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+4695,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+4694,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+4697,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+4698,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+4699,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+4700,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4701+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl srl", true,(i+0), 31,0);}}
        tracep->declBit(c+4702,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+4703,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl srlo_", false,-1, 31,0);
        tracep->declBus(c+4628,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl srlo", false,-1, 31,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+4704,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+4705,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+4706,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+4707,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+4708,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+4709,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+4627,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+4706,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+4696,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+4629,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+4623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declBus(c+4624,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4630,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+4710,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 io_count", false,-1, 1,0);
        tracep->declBit(c+4629,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4630,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue_io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+4710,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+4629,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+4623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+4624,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4630,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+4710,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+4711,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declQuad(c+4712,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue T1", false,-1, 63,0);
        tracep->declQuad(c+4712,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue T2", false,-1, 63,0);
        tracep->declBus(c+4630,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue T3", false,-1, 31,0);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue T4", false,-1, 31,0);
        tracep->declBit(c+4629,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue T5", false,-1);
        tracep->declBit(c+4714,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+4715,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+4710,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+4712,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+4623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+4714,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+4715,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+4711,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+4710,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+4717,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+4718,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+4719,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+4720,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+4721+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+4723,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+4724,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+4715,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+4726,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+4727,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+4728,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+4729,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+4730,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+4731,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+4728,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+4714,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 reset", false,-1);
        tracep->declBus(c+4586,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_block_intra_step", false,-1, 31,0);
        tracep->declBus(c+4585,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_block_intra_count", false,-1, 31,0);
        tracep->declBit(c+4616,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_in_ready", false,-1);
        tracep->declBit(c+4563,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_in_valid", false,-1);
        tracep->declBus(c+4583,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_in_bits_base", false,-1, 31,0);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_in_bits_block_step", false,-1, 31,0);
        tracep->declBus(c+4576,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_in_bits_block_count", false,-1, 31,0);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_bits_isWrite", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+4619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 io_out_bits_metaData", false,-1);
        tracep->declBus(c+4619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 T0", false,-1, 7,0);
        tracep->declBit(c+4616,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+4732,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+4733,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen_io_out_bits", false,-1, 31,0);
        tracep->declBit(c+4734,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen_io_in_ready", false,-1);
        tracep->declBit(c+4735,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen_io_out_valid", false,-1);
        tracep->declBus(c+4736,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen_io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4737,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen_io_out_bits_step", false,-1, 31,0);
        tracep->declBit(c+4738,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_io_deq_valid", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+4741,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1_io_enq_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1_io_deq_valid", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4742,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1_io_deq_bits_step", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen reset", false,-1);
        tracep->declBit(c+4616,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+4563,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+4583,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+4576,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+7080,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+4738,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+4732,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+4733,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen io_out_bits", false,-1, 31,0);
        tracep->declBus(c+4733,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+4743,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T0", false,-1, 31,0);
        tracep->declBus(c+4744,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T1", false,-1, 31,0);
        tracep->declBit(c+4745,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T2", false,-1);
        tracep->declBit(c+4616,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T3", false,-1);
        tracep->declBit(c+4746,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen regState", false,-1);
        tracep->declBit(c+6805,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T18", false,-1);
        tracep->declBit(c+4747,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T4", false,-1);
        tracep->declBit(c+4748,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T5", false,-1);
        tracep->declBit(c+4749,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T6", false,-1);
        tracep->declBit(c+4750,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T7", false,-1);
        tracep->declBus(c+4751,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+4752,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T8", false,-1, 31,0);
        tracep->declBus(c+4753,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+4754,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T9", false,-1, 31,0);
        tracep->declBus(c+4755,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+4756,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T11", false,-1, 31,0);
        tracep->declBit(c+4746,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T12", false,-1);
        tracep->declBus(c+4757,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+4758,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+4759,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+4760,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T15", false,-1);
        tracep->declBit(c+4732,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T16", false,-1);
        tracep->declBit(c+4761,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen T17", false,-1);
        tracep->declBus(c+7209,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 MultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen reset", false,-1);
        tracep->declBit(c+4734,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_in_ready", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_in_valid", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_in_bits_init", false,-1, 31,0);
        tracep->declBus(c+4585,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_in_bits_count", false,-1, 31,0);
        tracep->declBus(c+4586,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_in_bits_step", false,-1, 31,0);
        tracep->declBit(c+4741,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_out_ready", false,-1);
        tracep->declBit(c+4735,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_out_valid", false,-1);
        tracep->declBus(c+4736,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_out_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4737,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen io_out_bits_step", false,-1, 31,0);
        tracep->declBus(c+4737,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen regStep", false,-1, 31,0);
        tracep->declBus(c+4762,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T36", false,-1, 31,0);
        tracep->declQuad(c+4763,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T0", false,-1, 34,0);
        tracep->declQuad(c+4765,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T1", false,-1, 34,0);
        tracep->declQuad(c+4767,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T37", false,-1, 34,0);
        tracep->declQuad(c+4769,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T2", false,-1, 34,0);
        tracep->declBit(c+4771,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T3", false,-1);
        tracep->declBit(c+4734,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T4", false,-1);
        tracep->declBus(c+4772,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen regState", false,-1, 1,0);
        tracep->declBus(c+6806,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T38", false,-1, 1,0);
        tracep->declBus(c+4773,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T5", false,-1, 1,0);
        tracep->declBus(c+4774,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T6", false,-1, 1,0);
        tracep->declBus(c+4775,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T7", false,-1, 1,0);
        tracep->declBit(c+4776,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T8", false,-1);
        tracep->declBit(c+4777,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T9", false,-1);
        tracep->declBus(c+4778,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen regMaxCount", false,-1, 31,0);
        tracep->declBus(c+4779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T10", false,-1, 31,0);
        tracep->declBus(c+4780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen regCounter", false,-1, 31,0);
        tracep->declBus(c+4781,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T11", false,-1, 31,0);
        tracep->declBus(c+4782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T12", false,-1, 31,0);
        tracep->declBus(c+4783,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T13", false,-1, 31,0);
        tracep->declBus(c+4784,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T14", false,-1, 31,0);
        tracep->declBit(c+4785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T15", false,-1);
        tracep->declBit(c+4786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T16", false,-1);
        tracep->declBit(c+4787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T17", false,-1);
        tracep->declBit(c+4788,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T18", false,-1);
        tracep->declBus(c+4789,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen regMaxCountWithBurst", false,-1, 31,0);
        tracep->declBus(c+4790,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T19", false,-1, 31,0);
        tracep->declBus(c+4791,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T20", false,-1, 31,0);
        tracep->declBus(c+4792,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T21", false,-1, 28,0);
        tracep->declBit(c+4793,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T22", false,-1);
        tracep->declBus(c+4794,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T23", false,-1, 31,0);
        tracep->declBit(c+4795,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T24", false,-1);
        tracep->declBit(c+4796,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T25", false,-1);
        tracep->declBit(c+4797,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T26", false,-1);
        tracep->declBit(c+4798,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T27", false,-1);
        tracep->declQuad(c+4799,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T39", false,-1, 34,0);
        tracep->declBus(c+4801,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T28", false,-1, 28,0);
        tracep->declBit(c+4802,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T29", false,-1);
        tracep->declBus(c+4736,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen regSeqElem", false,-1, 31,0);
        tracep->declBus(c+4803,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T30", false,-1, 31,0);
        tracep->declBus(c+4804,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T31", false,-1, 31,0);
        tracep->declBus(c+4805,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T32", false,-1, 31,0);
        tracep->declBus(c+4806,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T33", false,-1, 31,0);
        tracep->declBus(c+4807,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T34", false,-1, 31,0);
        tracep->declBit(c+4735,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen T35", false,-1);
        tracep->declBus(c+7210,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 BurstyMultiSeqGen initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue reset", false,-1);
        tracep->declBit(c+4738,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+4732,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_enq_valid", false,-1);
        tracep->declBus(c+4733,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+4734,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_deq_valid", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4808,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue io_count", false,-1, 1,0);
        tracep->declBit(c+4738,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4808,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+4738,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+4732,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+4733,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+4734,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4808,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+4809,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+4738,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+4810,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl_o_d", false,-1, 31,0);
        tracep->declBus(c+4808,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+4733,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl i_d", false,-1, 31,0);
        tracep->declBit(c+4732,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+4810,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl o_d", false,-1, 31,0);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+4809,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+4808,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+4811,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+4812,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+4813,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+4814,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4815+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl srl", true,(i+0), 31,0);}}
        tracep->declBit(c+4816,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+4817,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl srlo_", false,-1, 31,0);
        tracep->declBus(c+4740,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl srlo", false,-1, 31,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+4818,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+4819,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+4820,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+4821,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+4822,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+4823,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+4739,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+4820,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+4810,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+4741,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+4735,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declBus(c+4736,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4737,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4742,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+4824,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 io_count", false,-1, 1,0);
        tracep->declBit(c+4741,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue_io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4742,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue_io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+4824,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue_io_count", false,-1, 1,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+4741,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+4735,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+4736,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_enq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4737,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_enq_bits_step", false,-1, 31,0);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_deq_bits_ind", false,-1, 31,0);
        tracep->declBus(c+4742,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_deq_bits_step", false,-1, 31,0);
        tracep->declBus(c+4824,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue io_count", false,-1, 1,0);
        tracep->declBit(c+4825,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declQuad(c+4826,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue T1", false,-1, 63,0);
        tracep->declQuad(c+4826,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue T2", false,-1, 63,0);
        tracep->declBus(c+4742,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue T3", false,-1, 31,0);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue T4", false,-1, 31,0);
        tracep->declBit(c+4741,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue T5", false,-1);
        tracep->declBit(c+4828,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+4829,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+4824,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 1,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7087,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+4826,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+4735,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+4828,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+4829,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+4825,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+4824,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl count", false,-1, 1,0);
        tracep->declBus(c+4831,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 0,0);
        tracep->declBus(c+4832,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 0,0);
        tracep->declBus(c+4833,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 0,0);
        tracep->declBit(c+4834,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+4835+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+4837,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+4838,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+4829,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+4840,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+4841,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+4842,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+4843,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+4844,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+4845,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+4842,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+4828,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel BlockStridedRqGen_1 FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast reset", false,-1);
        tracep->declBus(c+4574,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_actualPrecision", false,-1, 3,0);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_inputStream_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_inputStream_valid", false,-1);
        tracep->declQuad(c+4606,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_inputStream_bits", false,-1, 63,0);
        tracep->declBit(c+4614,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_outStream_ready", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_outStream_valid", false,-1);
        tracep->declQuad(c+4609,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast io_outStream_bits", false,-1, 63,0);
        tracep->declBit(c+4846,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T0", false,-1);
        tracep->declBus(c+4847,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T1", false,-1, 7,0);
        tracep->declBus(c+4848,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T2", false,-1, 3,0);
        tracep->declBus(c+4849,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T3", false,-1, 1,0);
        tracep->declBit(c+4850,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T4", false,-1);
        tracep->declBus(c+4851,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T5", false,-1, 7,0);
        tracep->declBit(c+4852,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T6", false,-1);
        tracep->declBus(c+4853,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T7", false,-1, 7,0);
        tracep->declBus(c+4854,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T8", false,-1, 1,0);
        tracep->declBit(c+4855,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T9", false,-1);
        tracep->declBus(c+4856,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T10", false,-1, 7,0);
        tracep->declBit(c+4857,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T11", false,-1);
        tracep->declBus(c+4858,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T12", false,-1, 7,0);
        tracep->declBus(c+4859,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T13", false,-1, 3,0);
        tracep->declBus(c+4860,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T14", false,-1, 1,0);
        tracep->declBit(c+4861,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T15", false,-1);
        tracep->declBus(c+4862,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T16", false,-1, 7,0);
        tracep->declBit(c+4863,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T17", false,-1);
        tracep->declBus(c+4864,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T18", false,-1, 7,0);
        tracep->declBus(c+4865,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T19", false,-1, 1,0);
        tracep->declBit(c+4866,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T20", false,-1);
        tracep->declBus(c+4867,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T21", false,-1, 7,0);
        tracep->declBit(c+4868,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T22", false,-1);
        tracep->declBus(c+4869,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T23", false,-1, 7,0);
        tracep->declBit(c+4870,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T24", false,-1);
        tracep->declBus(c+4871,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T25", false,-1, 7,0);
        tracep->declBus(c+4872,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T26", false,-1, 3,0);
        tracep->declBus(c+4873,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T27", false,-1, 1,0);
        tracep->declBit(c+4874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T28", false,-1);
        tracep->declBit(c+4875,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T29", false,-1);
        tracep->declBus(c+4876,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T30", false,-1, 1,0);
        tracep->declBit(c+4877,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T31", false,-1);
        tracep->declBit(c+4878,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T32", false,-1);
        tracep->declBus(c+4879,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T33", false,-1, 3,0);
        tracep->declBus(c+4880,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T34", false,-1, 1,0);
        tracep->declBit(c+4881,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T35", false,-1);
        tracep->declBit(c+4882,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T36", false,-1);
        tracep->declBus(c+4883,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T37", false,-1, 1,0);
        tracep->declBit(c+4884,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T38", false,-1);
        tracep->declBit(c+4885,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T39", false,-1);
        tracep->declBit(c+4886,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T40", false,-1);
        tracep->declBus(c+4887,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T41", false,-1, 7,0);
        tracep->declBus(c+4888,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T42", false,-1, 3,0);
        tracep->declBus(c+4889,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T43", false,-1, 1,0);
        tracep->declBit(c+4890,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T44", false,-1);
        tracep->declBit(c+4891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T45", false,-1);
        tracep->declBus(c+4892,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T46", false,-1, 1,0);
        tracep->declBit(c+4893,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T47", false,-1);
        tracep->declBit(c+4894,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T48", false,-1);
        tracep->declBus(c+4895,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T49", false,-1, 3,0);
        tracep->declBus(c+4896,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T50", false,-1, 1,0);
        tracep->declBit(c+4897,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T51", false,-1);
        tracep->declBit(c+4898,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T52", false,-1);
        tracep->declBus(c+4899,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T53", false,-1, 1,0);
        tracep->declBit(c+4900,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T54", false,-1);
        tracep->declBit(c+4901,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T55", false,-1);
        tracep->declBit(c+4902,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T56", false,-1);
        tracep->declBus(c+4903,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T57", false,-1, 7,0);
        tracep->declBus(c+4904,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T58", false,-1, 3,0);
        tracep->declBus(c+4905,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T59", false,-1, 1,0);
        tracep->declBit(c+4906,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T60", false,-1);
        tracep->declBit(c+4907,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T61", false,-1);
        tracep->declBus(c+4908,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T62", false,-1, 1,0);
        tracep->declBit(c+4909,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T63", false,-1);
        tracep->declBit(c+4910,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T64", false,-1);
        tracep->declBus(c+4911,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T65", false,-1, 3,0);
        tracep->declBus(c+4912,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T66", false,-1, 1,0);
        tracep->declBit(c+4913,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T67", false,-1);
        tracep->declBit(c+4914,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T68", false,-1);
        tracep->declBus(c+4915,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T69", false,-1, 1,0);
        tracep->declBit(c+4916,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T70", false,-1);
        tracep->declBit(c+4917,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T71", false,-1);
        tracep->declBit(c+4918,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T72", false,-1);
        tracep->declBus(c+4919,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T73", false,-1, 7,0);
        tracep->declBus(c+4920,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T74", false,-1, 3,0);
        tracep->declBus(c+4921,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T75", false,-1, 1,0);
        tracep->declBit(c+4922,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T76", false,-1);
        tracep->declBit(c+4923,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T77", false,-1);
        tracep->declBus(c+4924,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T78", false,-1, 1,0);
        tracep->declBit(c+4925,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T79", false,-1);
        tracep->declBit(c+4926,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T80", false,-1);
        tracep->declBus(c+4927,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T81", false,-1, 3,0);
        tracep->declBus(c+4928,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T82", false,-1, 1,0);
        tracep->declBit(c+4929,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T83", false,-1);
        tracep->declBit(c+4930,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T84", false,-1);
        tracep->declBus(c+4931,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T85", false,-1, 1,0);
        tracep->declBit(c+4932,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T86", false,-1);
        tracep->declBit(c+4933,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T87", false,-1);
        tracep->declBit(c+4934,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T88", false,-1);
        tracep->declBus(c+4935,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T89", false,-1, 7,0);
        tracep->declBus(c+4936,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T90", false,-1, 3,0);
        tracep->declBus(c+4937,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T91", false,-1, 1,0);
        tracep->declBit(c+4938,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T92", false,-1);
        tracep->declBit(c+4939,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T93", false,-1);
        tracep->declBus(c+4940,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T94", false,-1, 1,0);
        tracep->declBit(c+4941,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T95", false,-1);
        tracep->declBit(c+4942,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T96", false,-1);
        tracep->declBus(c+4943,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T97", false,-1, 3,0);
        tracep->declBus(c+4944,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T98", false,-1, 1,0);
        tracep->declBit(c+4945,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T99", false,-1);
        tracep->declBit(c+4946,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T100", false,-1);
        tracep->declBus(c+4947,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T101", false,-1, 1,0);
        tracep->declBit(c+4948,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T102", false,-1);
        tracep->declBit(c+4949,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T103", false,-1);
        tracep->declBit(c+4950,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T104", false,-1);
        tracep->declBus(c+4951,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T105", false,-1, 7,0);
        tracep->declBus(c+4952,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T106", false,-1, 3,0);
        tracep->declBus(c+4953,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T107", false,-1, 1,0);
        tracep->declBit(c+4954,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T108", false,-1);
        tracep->declBit(c+4955,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T109", false,-1);
        tracep->declBus(c+4956,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T110", false,-1, 1,0);
        tracep->declBit(c+4957,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T111", false,-1);
        tracep->declBit(c+4958,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T112", false,-1);
        tracep->declBus(c+4959,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T113", false,-1, 3,0);
        tracep->declBus(c+4960,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T114", false,-1, 1,0);
        tracep->declBit(c+4961,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T115", false,-1);
        tracep->declBit(c+4962,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T116", false,-1);
        tracep->declBus(c+4963,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T117", false,-1, 1,0);
        tracep->declBit(c+4964,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T118", false,-1);
        tracep->declBit(c+4965,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T119", false,-1);
        tracep->declBit(c+4966,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T120", false,-1);
        tracep->declBus(c+4967,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T121", false,-1, 7,0);
        tracep->declBus(c+4968,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T122", false,-1, 3,0);
        tracep->declBus(c+4969,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T123", false,-1, 1,0);
        tracep->declBit(c+4970,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T124", false,-1);
        tracep->declBit(c+4971,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T125", false,-1);
        tracep->declBus(c+4972,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T126", false,-1, 1,0);
        tracep->declBit(c+4973,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T127", false,-1);
        tracep->declBit(c+4974,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T128", false,-1);
        tracep->declBus(c+4975,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T129", false,-1, 3,0);
        tracep->declBus(c+4976,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T130", false,-1, 1,0);
        tracep->declBit(c+4977,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T131", false,-1);
        tracep->declBit(c+4978,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T132", false,-1);
        tracep->declBus(c+4979,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T133", false,-1, 1,0);
        tracep->declBit(c+4980,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T134", false,-1);
        tracep->declBit(c+4981,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T135", false,-1);
        tracep->declBit(c+4982,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T136", false,-1);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T137", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast regState", false,-1);
        tracep->declBit(c+6807,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T162", false,-1);
        tracep->declBit(c+4983,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T138", false,-1);
        tracep->declBit(c+4984,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T139", false,-1);
        tracep->declBit(c+4985,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T140", false,-1);
        tracep->declBit(c+4986,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T141", false,-1);
        tracep->declBit(c+4987,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T142", false,-1);
        tracep->declBit(c+4988,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T143", false,-1);
        tracep->declBit(c+4989,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T144", false,-1);
        tracep->declBit(c+4990,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T145", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T146", false,-1);
        tracep->declQuad(c+4609,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T147", false,-1, 63,0);
        tracep->declQuad(c+4991,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T148", false,-1, 63,0);
        tracep->declQuad(c+4993,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T149", false,-1, 63,0);
        tracep->declBit(c+4995,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T150", false,-1);
        tracep->declBus(c+4996,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T151", false,-1, 2,0);
        tracep->declBus(c+4996,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T163", false,-1, 2,0);
        tracep->declQuad(c+4997,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T152", false,-1, 63,0);
        tracep->declBit(c+4995,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T153", false,-1);
        tracep->declBit(c+4999,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T154", false,-1);
        tracep->declQuad(c+5000,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T155", false,-1, 63,0);
        tracep->declQuad(c+5002,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T156", false,-1, 63,0);
        tracep->declBit(c+4995,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T157", false,-1);
        tracep->declQuad(c+5004,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T158", false,-1, 63,0);
        tracep->declBit(c+4995,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T159", false,-1);
        tracep->declBit(c+4999,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T160", false,-1);
        tracep->declBit(c+5006,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast T161", false,-1);
        tracep->declBus(c+5007,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_io_current", false,-1, 3,0);
        tracep->declBit(c+5008,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_io_full", false,-1);
        tracep->declBit(c+5009,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1_io_full", false,-1);
        tracep->declQuad(c+5010,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5012,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5014,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5016,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5018,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5020,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5022,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6_io_parOut", false,-1, 63,0);
        tracep->declQuad(c+5024,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7_io_parOut", false,-1, 63,0);
        tracep->declBus(c+7211,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter reset", false,-1);
        tracep->declBus(c+4574,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter io_nsteps", false,-1, 3,0);
        tracep->declBus(c+5007,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter io_current", false,-1, 3,0);
        tracep->declBit(c+4990,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter io_enable", false,-1);
        tracep->declBit(c+5008,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter io_full", false,-1);
        tracep->declBit(c+5008,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter limitReached", false,-1);
        tracep->declBus(c+5026,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter regMax", false,-1, 3,0);
        tracep->declBus(c+5027,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter T0", false,-1, 3,0);
        tracep->declBus(c+5007,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter regCount", false,-1, 3,0);
        tracep->declBus(c+6808,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter T4", false,-1, 3,0);
        tracep->declBus(c+5028,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter T1", false,-1, 3,0);
        tracep->declBus(c+5029,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter T2", false,-1, 3,0);
        tracep->declBus(c+5030,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter T3", false,-1, 3,0);
        tracep->declBus(c+7212,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 reset", false,-1);
        tracep->declBus(c+7115,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 io_nsteps", false,-1, 3,0);
        tracep->declBus(c+5031,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 io_current", false,-1, 3,0);
        tracep->declBit(c+4982,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 io_enable", false,-1);
        tracep->declBit(c+5009,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 io_full", false,-1);
        tracep->declBit(c+5009,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 limitReached", false,-1);
        tracep->declBus(c+5032,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 regMax", false,-1, 3,0);
        tracep->declBus(c+7213,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 T0", false,-1, 3,0);
        tracep->declBus(c+5031,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 regCount", false,-1, 3,0);
        tracep->declBus(c+6809,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 T4", false,-1, 3,0);
        tracep->declBus(c+5033,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 T1", false,-1, 3,0);
        tracep->declBus(c+5034,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 T2", false,-1, 3,0);
        tracep->declBus(c+5035,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 T3", false,-1, 3,0);
        tracep->declBus(c+7214,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast Counter_1 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut reset", false,-1);
        tracep->declBus(c+4967,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5010,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut io_parOut", false,-1, 63,0);
        tracep->declBit(c+4966,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut io_shiftEn", false,-1);
        tracep->declQuad(c+5010,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T0", false,-1, 63,0);
        tracep->declBus(c+5036,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T1", false,-1, 31,0);
        tracep->declBus(c+5037,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T2", false,-1, 15,0);
        tracep->declBus(c+5038,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_0", false,-1, 7,0);
        tracep->declBus(c+6810,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T15", false,-1, 7,0);
        tracep->declBus(c+5039,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T3", false,-1, 7,0);
        tracep->declBus(c+5040,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_1", false,-1, 7,0);
        tracep->declBus(c+6811,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T16", false,-1, 7,0);
        tracep->declBus(c+5041,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T4", false,-1, 7,0);
        tracep->declBus(c+5042,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_2", false,-1, 7,0);
        tracep->declBus(c+6812,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T17", false,-1, 7,0);
        tracep->declBus(c+5043,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T5", false,-1, 7,0);
        tracep->declBus(c+5044,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_3", false,-1, 7,0);
        tracep->declBus(c+6813,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T18", false,-1, 7,0);
        tracep->declBus(c+5045,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T6", false,-1, 7,0);
        tracep->declBus(c+5046,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_4", false,-1, 7,0);
        tracep->declBus(c+6814,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T19", false,-1, 7,0);
        tracep->declBus(c+5047,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T7", false,-1, 7,0);
        tracep->declBus(c+5048,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_5", false,-1, 7,0);
        tracep->declBus(c+6815,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T20", false,-1, 7,0);
        tracep->declBus(c+5049,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T8", false,-1, 7,0);
        tracep->declBus(c+5050,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_6", false,-1, 7,0);
        tracep->declBus(c+6816,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T21", false,-1, 7,0);
        tracep->declBus(c+5051,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T9", false,-1, 7,0);
        tracep->declBus(c+5052,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut stages_7", false,-1, 7,0);
        tracep->declBus(c+6817,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T22", false,-1, 7,0);
        tracep->declBus(c+5053,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T10", false,-1, 7,0);
        tracep->declBus(c+5054,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T11", false,-1, 15,0);
        tracep->declBus(c+5055,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T12", false,-1, 31,0);
        tracep->declBus(c+5056,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T13", false,-1, 15,0);
        tracep->declBus(c+5057,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut T14", false,-1, 15,0);
        tracep->declBus(c+7215,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 reset", false,-1);
        tracep->declBus(c+4951,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5012,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4950,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 io_shiftEn", false,-1);
        tracep->declQuad(c+5012,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T0", false,-1, 63,0);
        tracep->declBus(c+5058,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T1", false,-1, 31,0);
        tracep->declBus(c+5059,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T2", false,-1, 15,0);
        tracep->declBus(c+5060,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_0", false,-1, 7,0);
        tracep->declBus(c+6818,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T15", false,-1, 7,0);
        tracep->declBus(c+5061,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T3", false,-1, 7,0);
        tracep->declBus(c+5062,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_1", false,-1, 7,0);
        tracep->declBus(c+6819,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T16", false,-1, 7,0);
        tracep->declBus(c+5063,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T4", false,-1, 7,0);
        tracep->declBus(c+5064,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_2", false,-1, 7,0);
        tracep->declBus(c+6820,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T17", false,-1, 7,0);
        tracep->declBus(c+5065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T5", false,-1, 7,0);
        tracep->declBus(c+5066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_3", false,-1, 7,0);
        tracep->declBus(c+6821,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T18", false,-1, 7,0);
        tracep->declBus(c+5067,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T6", false,-1, 7,0);
        tracep->declBus(c+5068,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_4", false,-1, 7,0);
        tracep->declBus(c+6822,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T19", false,-1, 7,0);
        tracep->declBus(c+5069,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T7", false,-1, 7,0);
        tracep->declBus(c+5070,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_5", false,-1, 7,0);
        tracep->declBus(c+6823,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T20", false,-1, 7,0);
        tracep->declBus(c+5071,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T8", false,-1, 7,0);
        tracep->declBus(c+5072,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_6", false,-1, 7,0);
        tracep->declBus(c+6824,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T21", false,-1, 7,0);
        tracep->declBus(c+5073,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T9", false,-1, 7,0);
        tracep->declBus(c+5074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 stages_7", false,-1, 7,0);
        tracep->declBus(c+6825,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T22", false,-1, 7,0);
        tracep->declBus(c+5075,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T10", false,-1, 7,0);
        tracep->declBus(c+5076,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T11", false,-1, 15,0);
        tracep->declBus(c+5077,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T12", false,-1, 31,0);
        tracep->declBus(c+5078,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T13", false,-1, 15,0);
        tracep->declBus(c+5079,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 T14", false,-1, 15,0);
        tracep->declBus(c+7216,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_1 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 reset", false,-1);
        tracep->declBus(c+4935,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5014,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4934,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 io_shiftEn", false,-1);
        tracep->declQuad(c+5014,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T0", false,-1, 63,0);
        tracep->declBus(c+5080,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T1", false,-1, 31,0);
        tracep->declBus(c+5081,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T2", false,-1, 15,0);
        tracep->declBus(c+5082,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_0", false,-1, 7,0);
        tracep->declBus(c+6826,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T15", false,-1, 7,0);
        tracep->declBus(c+5083,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T3", false,-1, 7,0);
        tracep->declBus(c+5084,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_1", false,-1, 7,0);
        tracep->declBus(c+6827,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T16", false,-1, 7,0);
        tracep->declBus(c+5085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T4", false,-1, 7,0);
        tracep->declBus(c+5086,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_2", false,-1, 7,0);
        tracep->declBus(c+6828,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T17", false,-1, 7,0);
        tracep->declBus(c+5087,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T5", false,-1, 7,0);
        tracep->declBus(c+5088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_3", false,-1, 7,0);
        tracep->declBus(c+6829,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T18", false,-1, 7,0);
        tracep->declBus(c+5089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T6", false,-1, 7,0);
        tracep->declBus(c+5090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_4", false,-1, 7,0);
        tracep->declBus(c+6830,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T19", false,-1, 7,0);
        tracep->declBus(c+5091,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T7", false,-1, 7,0);
        tracep->declBus(c+5092,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_5", false,-1, 7,0);
        tracep->declBus(c+6831,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T20", false,-1, 7,0);
        tracep->declBus(c+5093,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T8", false,-1, 7,0);
        tracep->declBus(c+5094,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_6", false,-1, 7,0);
        tracep->declBus(c+6832,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T21", false,-1, 7,0);
        tracep->declBus(c+5095,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T9", false,-1, 7,0);
        tracep->declBus(c+5096,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 stages_7", false,-1, 7,0);
        tracep->declBus(c+6833,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T22", false,-1, 7,0);
        tracep->declBus(c+5097,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T10", false,-1, 7,0);
        tracep->declBus(c+5098,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T11", false,-1, 15,0);
        tracep->declBus(c+5099,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T12", false,-1, 31,0);
        tracep->declBus(c+5100,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T13", false,-1, 15,0);
        tracep->declBus(c+5101,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 T14", false,-1, 15,0);
        tracep->declBus(c+7217,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_2 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 reset", false,-1);
        tracep->declBus(c+4919,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5016,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4918,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 io_shiftEn", false,-1);
        tracep->declQuad(c+5016,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T0", false,-1, 63,0);
        tracep->declBus(c+5102,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T1", false,-1, 31,0);
        tracep->declBus(c+5103,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T2", false,-1, 15,0);
        tracep->declBus(c+5104,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_0", false,-1, 7,0);
        tracep->declBus(c+6834,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T15", false,-1, 7,0);
        tracep->declBus(c+5105,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T3", false,-1, 7,0);
        tracep->declBus(c+5106,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_1", false,-1, 7,0);
        tracep->declBus(c+6835,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T16", false,-1, 7,0);
        tracep->declBus(c+5107,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T4", false,-1, 7,0);
        tracep->declBus(c+5108,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_2", false,-1, 7,0);
        tracep->declBus(c+6836,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T17", false,-1, 7,0);
        tracep->declBus(c+5109,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T5", false,-1, 7,0);
        tracep->declBus(c+5110,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_3", false,-1, 7,0);
        tracep->declBus(c+6837,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T18", false,-1, 7,0);
        tracep->declBus(c+5111,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T6", false,-1, 7,0);
        tracep->declBus(c+5112,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_4", false,-1, 7,0);
        tracep->declBus(c+6838,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T19", false,-1, 7,0);
        tracep->declBus(c+5113,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T7", false,-1, 7,0);
        tracep->declBus(c+5114,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_5", false,-1, 7,0);
        tracep->declBus(c+6839,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T20", false,-1, 7,0);
        tracep->declBus(c+5115,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T8", false,-1, 7,0);
        tracep->declBus(c+5116,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_6", false,-1, 7,0);
        tracep->declBus(c+6840,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T21", false,-1, 7,0);
        tracep->declBus(c+5117,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T9", false,-1, 7,0);
        tracep->declBus(c+5118,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 stages_7", false,-1, 7,0);
        tracep->declBus(c+6841,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T22", false,-1, 7,0);
        tracep->declBus(c+5119,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T10", false,-1, 7,0);
        tracep->declBus(c+5120,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T11", false,-1, 15,0);
        tracep->declBus(c+5121,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T12", false,-1, 31,0);
        tracep->declBus(c+5122,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T13", false,-1, 15,0);
        tracep->declBus(c+5123,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 T14", false,-1, 15,0);
        tracep->declBus(c+7218,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_3 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 reset", false,-1);
        tracep->declBus(c+4903,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5018,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4902,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 io_shiftEn", false,-1);
        tracep->declQuad(c+5018,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T0", false,-1, 63,0);
        tracep->declBus(c+5124,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T1", false,-1, 31,0);
        tracep->declBus(c+5125,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T2", false,-1, 15,0);
        tracep->declBus(c+5126,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_0", false,-1, 7,0);
        tracep->declBus(c+6842,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T15", false,-1, 7,0);
        tracep->declBus(c+5127,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T3", false,-1, 7,0);
        tracep->declBus(c+5128,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_1", false,-1, 7,0);
        tracep->declBus(c+6843,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T16", false,-1, 7,0);
        tracep->declBus(c+5129,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T4", false,-1, 7,0);
        tracep->declBus(c+5130,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_2", false,-1, 7,0);
        tracep->declBus(c+6844,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T17", false,-1, 7,0);
        tracep->declBus(c+5131,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T5", false,-1, 7,0);
        tracep->declBus(c+5132,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_3", false,-1, 7,0);
        tracep->declBus(c+6845,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T18", false,-1, 7,0);
        tracep->declBus(c+5133,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T6", false,-1, 7,0);
        tracep->declBus(c+5134,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_4", false,-1, 7,0);
        tracep->declBus(c+6846,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T19", false,-1, 7,0);
        tracep->declBus(c+5135,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T7", false,-1, 7,0);
        tracep->declBus(c+5136,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_5", false,-1, 7,0);
        tracep->declBus(c+6847,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T20", false,-1, 7,0);
        tracep->declBus(c+5137,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T8", false,-1, 7,0);
        tracep->declBus(c+5138,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_6", false,-1, 7,0);
        tracep->declBus(c+6848,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T21", false,-1, 7,0);
        tracep->declBus(c+5139,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T9", false,-1, 7,0);
        tracep->declBus(c+5140,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 stages_7", false,-1, 7,0);
        tracep->declBus(c+6849,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T22", false,-1, 7,0);
        tracep->declBus(c+5141,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T10", false,-1, 7,0);
        tracep->declBus(c+5142,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T11", false,-1, 15,0);
        tracep->declBus(c+5143,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T12", false,-1, 31,0);
        tracep->declBus(c+5144,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T13", false,-1, 15,0);
        tracep->declBus(c+5145,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 T14", false,-1, 15,0);
        tracep->declBus(c+7219,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_4 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 reset", false,-1);
        tracep->declBus(c+4887,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5020,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4886,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 io_shiftEn", false,-1);
        tracep->declQuad(c+5020,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T0", false,-1, 63,0);
        tracep->declBus(c+5146,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T1", false,-1, 31,0);
        tracep->declBus(c+5147,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T2", false,-1, 15,0);
        tracep->declBus(c+5148,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_0", false,-1, 7,0);
        tracep->declBus(c+6850,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T15", false,-1, 7,0);
        tracep->declBus(c+5149,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T3", false,-1, 7,0);
        tracep->declBus(c+5150,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_1", false,-1, 7,0);
        tracep->declBus(c+6851,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T16", false,-1, 7,0);
        tracep->declBus(c+5151,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T4", false,-1, 7,0);
        tracep->declBus(c+5152,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_2", false,-1, 7,0);
        tracep->declBus(c+6852,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T17", false,-1, 7,0);
        tracep->declBus(c+5153,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T5", false,-1, 7,0);
        tracep->declBus(c+5154,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_3", false,-1, 7,0);
        tracep->declBus(c+6853,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T18", false,-1, 7,0);
        tracep->declBus(c+5155,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T6", false,-1, 7,0);
        tracep->declBus(c+5156,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_4", false,-1, 7,0);
        tracep->declBus(c+6854,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T19", false,-1, 7,0);
        tracep->declBus(c+5157,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T7", false,-1, 7,0);
        tracep->declBus(c+5158,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_5", false,-1, 7,0);
        tracep->declBus(c+6855,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T20", false,-1, 7,0);
        tracep->declBus(c+5159,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T8", false,-1, 7,0);
        tracep->declBus(c+5160,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_6", false,-1, 7,0);
        tracep->declBus(c+6856,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T21", false,-1, 7,0);
        tracep->declBus(c+5161,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T9", false,-1, 7,0);
        tracep->declBus(c+5162,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 stages_7", false,-1, 7,0);
        tracep->declBus(c+6857,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T22", false,-1, 7,0);
        tracep->declBus(c+5163,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T10", false,-1, 7,0);
        tracep->declBus(c+5164,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T11", false,-1, 15,0);
        tracep->declBus(c+5165,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T12", false,-1, 31,0);
        tracep->declBus(c+5166,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T13", false,-1, 15,0);
        tracep->declBus(c+5167,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 T14", false,-1, 15,0);
        tracep->declBus(c+7220,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_5 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 reset", false,-1);
        tracep->declBus(c+4871,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5022,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4870,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 io_shiftEn", false,-1);
        tracep->declQuad(c+5022,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T0", false,-1, 63,0);
        tracep->declBus(c+5168,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T1", false,-1, 31,0);
        tracep->declBus(c+5169,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T2", false,-1, 15,0);
        tracep->declBus(c+5170,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_0", false,-1, 7,0);
        tracep->declBus(c+6858,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T15", false,-1, 7,0);
        tracep->declBus(c+5171,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T3", false,-1, 7,0);
        tracep->declBus(c+5172,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_1", false,-1, 7,0);
        tracep->declBus(c+6859,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T16", false,-1, 7,0);
        tracep->declBus(c+5173,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T4", false,-1, 7,0);
        tracep->declBus(c+5174,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_2", false,-1, 7,0);
        tracep->declBus(c+6860,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T17", false,-1, 7,0);
        tracep->declBus(c+5175,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T5", false,-1, 7,0);
        tracep->declBus(c+5176,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_3", false,-1, 7,0);
        tracep->declBus(c+6861,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T18", false,-1, 7,0);
        tracep->declBus(c+5177,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T6", false,-1, 7,0);
        tracep->declBus(c+5178,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_4", false,-1, 7,0);
        tracep->declBus(c+6862,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T19", false,-1, 7,0);
        tracep->declBus(c+5179,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T7", false,-1, 7,0);
        tracep->declBus(c+5180,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_5", false,-1, 7,0);
        tracep->declBus(c+6863,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T20", false,-1, 7,0);
        tracep->declBus(c+5181,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T8", false,-1, 7,0);
        tracep->declBus(c+5182,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_6", false,-1, 7,0);
        tracep->declBus(c+6864,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T21", false,-1, 7,0);
        tracep->declBus(c+5183,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T9", false,-1, 7,0);
        tracep->declBus(c+5184,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 stages_7", false,-1, 7,0);
        tracep->declBus(c+6865,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T22", false,-1, 7,0);
        tracep->declBus(c+5185,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T10", false,-1, 7,0);
        tracep->declBus(c+5186,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T11", false,-1, 15,0);
        tracep->declBus(c+5187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T12", false,-1, 31,0);
        tracep->declBus(c+5188,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T13", false,-1, 15,0);
        tracep->declBus(c+5189,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 T14", false,-1, 15,0);
        tracep->declBus(c+7221,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_6 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 reset", false,-1);
        tracep->declBus(c+4847,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 io_serIn", false,-1, 7,0);
        tracep->declQuad(c+5024,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 io_parOut", false,-1, 63,0);
        tracep->declBit(c+4846,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 io_shiftEn", false,-1);
        tracep->declQuad(c+5024,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T0", false,-1, 63,0);
        tracep->declBus(c+5190,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T1", false,-1, 31,0);
        tracep->declBus(c+5191,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T2", false,-1, 15,0);
        tracep->declBus(c+5192,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_0", false,-1, 7,0);
        tracep->declBus(c+6866,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T15", false,-1, 7,0);
        tracep->declBus(c+5193,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T3", false,-1, 7,0);
        tracep->declBus(c+5194,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_1", false,-1, 7,0);
        tracep->declBus(c+6867,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T16", false,-1, 7,0);
        tracep->declBus(c+5195,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T4", false,-1, 7,0);
        tracep->declBus(c+5196,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_2", false,-1, 7,0);
        tracep->declBus(c+6868,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T17", false,-1, 7,0);
        tracep->declBus(c+5197,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T5", false,-1, 7,0);
        tracep->declBus(c+5198,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_3", false,-1, 7,0);
        tracep->declBus(c+6869,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T18", false,-1, 7,0);
        tracep->declBus(c+5199,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T6", false,-1, 7,0);
        tracep->declBus(c+5200,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_4", false,-1, 7,0);
        tracep->declBus(c+6870,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T19", false,-1, 7,0);
        tracep->declBus(c+5201,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T7", false,-1, 7,0);
        tracep->declBus(c+5202,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_5", false,-1, 7,0);
        tracep->declBus(c+6871,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T20", false,-1, 7,0);
        tracep->declBus(c+5203,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T8", false,-1, 7,0);
        tracep->declBus(c+5204,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_6", false,-1, 7,0);
        tracep->declBus(c+6872,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T21", false,-1, 7,0);
        tracep->declBus(c+5205,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T9", false,-1, 7,0);
        tracep->declBus(c+5206,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 stages_7", false,-1, 7,0);
        tracep->declBus(c+6873,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T22", false,-1, 7,0);
        tracep->declBus(c+5207,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T10", false,-1, 7,0);
        tracep->declBus(c+5208,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T11", false,-1, 15,0);
        tracep->declBus(c+5209,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T12", false,-1, 31,0);
        tracep->declBus(c+5210,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T13", false,-1, 15,0);
        tracep->declBus(c+5211,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 T14", false,-1, 15,0);
        tracep->declBus(c+7222,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel P2SKernel_Fast SerialInParallelOut_7 initvar", false,-1, 31,0);
        tracep->declBus(c+4574,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_actualPrecision", false,-1, 3,0);
        tracep->declBit(c+4551,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_signed", false,-1);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_in_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_in_valid", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_in_bits", false,-1, 63,0);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_out_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_out_valid", false,-1);
        tracep->declQuad(c+4606,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection io_out_bits", false,-1, 63,0);
        tracep->declQuad(c+4606,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection T0", false,-1, 63,0);
        tracep->declQuad(c+5212,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection T1", false,-1, 63,0);
        tracep->declQuad(c+5214,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection sign_actual_prec", false,-1, 63,0);
        tracep->declBus(c+5216,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection T2", false,-1, 3,0);
        tracep->declQuad(c+5217,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamingSignCorrection T3", false,-1, 63,0);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_valid", false,-1);
        tracep->declBus(c+510,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_in_bits_metaData", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_out_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_out_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel StreamFilter io_out_bits", false,-1, 63,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue reset", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_enq_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_enq_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_deq_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_deq_valid", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+5219,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue io_count", false,-1, 2,0);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+5219,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue_io_count", false,-1, 2,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue reset", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_enq_valid", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+4604,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_deq_valid", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+5219,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue io_count", false,-1, 2,0);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue T0", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue T1", false,-1);
        tracep->declBit(c+5220,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+5219,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl_count", false,-1, 2,0);
        tracep->declBus(c+7204,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+5220,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+5219,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+5221,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+5222,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+5223,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+5224,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<3; i++) {
                tracep->declQuad(c+5225+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+5231,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+5232,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+4611,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+5234,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+5235,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+5236,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+5237,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+5238,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+5239,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+4605,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+5236,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+5220,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 reset", false,-1);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_bits_isWrite", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+4619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_valid", false,-1);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_bits_isWrite", false,-1);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+5240,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5241,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 io_count", false,-1, 2,0);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_deq_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_deq_bits_isWrite", false,-1);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+5240,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5241,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue_io_count", false,-1, 2,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue reset", false,-1);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_bits_isWrite", false,-1);
        tracep->declBus(c+4618,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+4619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_enq_bits_metaData", false,-1);
        tracep->declBit(c+619,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_bits_isWrite", false,-1);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+5240,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5241,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue io_count", false,-1, 2,0);
        tracep->declBit(c+5242,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T0", false,-1);
        tracep->declQuad(c+5243,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T1", false,-1, 47,0);
        tracep->declQuad(c+5243,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T2", false,-1, 47,0);
        tracep->declQuad(c+5245,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T3", false,-1, 40,0);
        tracep->declBus(c+5247,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T4", false,-1, 8,0);
        tracep->declBus(c+7223,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T5", false,-1, 6,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T6", false,-1);
        tracep->declBus(c+5240,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T7", false,-1, 7,0);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T8", false,-1, 31,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T9", false,-1);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T10", false,-1, 5,0);
        tracep->declBit(c+4613,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue T11", false,-1);
        tracep->declBit(c+4825,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+5248,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl_o_d", false,-1, 47,0);
        tracep->declBus(c+5241,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl_count", false,-1, 2,0);
        tracep->declBus(c+7204,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7224,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+5243,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl i_d", false,-1, 47,0);
        tracep->declBit(c+4617,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+4825,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+5248,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl o_d", false,-1, 47,0);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+5242,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+5241,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+5250,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+5251,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+5252,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+5253,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<3; i++) {
                tracep->declQuad(c+5254+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl srl", true,(i+0), 47,0);}}
        tracep->declBit(c+5260,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+5261,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl srlo_", false,-1, 47,0);
        tracep->declQuad(c+5248,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl srlo", false,-1, 47,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+5263,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+5264,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+5265,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+5266,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+5267,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+5268,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+5265,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+4825,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_1 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 reset", false,-1);
        tracep->declBit(c+4614,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_enq_ready", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_enq_valid", false,-1);
        tracep->declQuad(c+4609,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_deq_ready", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_deq_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+5269,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 io_count", false,-1, 2,0);
        tracep->declBit(c+4614,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue_io_deq_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue_io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+5269,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue_io_count", false,-1, 2,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue reset", false,-1);
        tracep->declBit(c+4614,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_enq_valid", false,-1);
        tracep->declQuad(c+4609,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+623,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_deq_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+5269,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue io_count", false,-1, 2,0);
        tracep->declBit(c+5270,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue T0", false,-1);
        tracep->declBit(c+4614,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue T1", false,-1);
        tracep->declBit(c+5271,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl_o_v", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl_o_d", false,-1, 63,0);
        tracep->declBus(c+5269,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl_count", false,-1, 2,0);
        tracep->declBus(c+7204,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7091,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7085,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl reset", false,-1);
        tracep->declQuad(c+4609,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl i_d", false,-1, 63,0);
        tracep->declBit(c+4608,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+5271,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl i_b", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl o_d", false,-1, 63,0);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+5270,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+5269,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl count", false,-1, 2,0);
        tracep->declBus(c+5272,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl addr", false,-1, 1,0);
        tracep->declBus(c+5273,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl addr_", false,-1, 1,0);
        tracep->declBus(c+5274,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl a_", false,-1, 1,0);
        tracep->declBit(c+5275,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<3; i++) {
                tracep->declQuad(c+5276+i*2,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl srl", true,(i+0), 63,0);}}
        tracep->declBit(c+5282,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declQuad(c+5283,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl srlo_", false,-1, 63,0);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl srlo", false,-1, 63,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+5285,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+5286,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+5287,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+5288,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+5289,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+5290,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+5287,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+5271,"VerilatedTesterWrapper BitSerialMatMulAccel StandAloneP2SAccel FPGAQueue_2 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 reset", false,-1);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_ready", false,-1);
        tracep->declBit(c+504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_valid", false,-1);
        tracep->declBus(c+248,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+249,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+246,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+247,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+244,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+127,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_enq_bits_signed", false,-1);
        tracep->declBit(c+503,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_ready", false,-1);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_valid", false,-1);
        tracep->declBus(c+709,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+710,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+711,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+712,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+713,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+714,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+715,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_deq_bits_signed", false,-1);
        tracep->declBus(c+5291,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 io_count", false,-1, 4,0);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+709,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+710,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+711,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+712,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+713,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+714,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+715,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_deq_bits_signed", false,-1);
        tracep->declBus(c+5291,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue_io_count", false,-1, 4,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue reset", false,-1);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+248,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+249,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+246,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+247,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+128,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+244,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+127,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_enq_bits_signed", false,-1);
        tracep->declBit(c+503,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+709,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_dramBaseAddrSrc", false,-1, 31,0);
        tracep->declBus(c+710,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_dramBaseAddrDst", false,-1, 31,0);
        tracep->declBus(c+711,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_matrixRows", false,-1, 31,0);
        tracep->declBus(c+712,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_matrixColsGroup", false,-1, 31,0);
        tracep->declBus(c+713,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_actualPrecision", false,-1, 3,0);
        tracep->declBus(c+714,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_waitCompleteBytes", false,-1, 31,0);
        tracep->declBit(c+715,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_deq_bits_signed", false,-1);
        tracep->declBus(c+5291,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue io_count", false,-1, 4,0);
        tracep->declBit(c+5292,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T0", false,-1);
        tracep->declArray(c+5293,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T1", false,-1, 164,0);
        tracep->declArray(c+5293,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T2", false,-1, 164,0);
        tracep->declArray(c+5299,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T3", false,-1, 68,0);
        tracep->declQuad(c+5302,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T4", false,-1, 32,0);
        tracep->declQuad(c+5304,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T5", false,-1, 35,0);
        tracep->declArray(c+5306,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T6", false,-1, 95,0);
        tracep->declQuad(c+5309,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T7", false,-1, 63,0);
        tracep->declBit(c+715,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T8", false,-1);
        tracep->declBus(c+714,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T9", false,-1, 31,0);
        tracep->declBus(c+713,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T10", false,-1, 3,0);
        tracep->declBus(c+712,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T11", false,-1, 31,0);
        tracep->declBus(c+711,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T12", false,-1, 31,0);
        tracep->declBus(c+710,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T13", false,-1, 31,0);
        tracep->declBus(c+709,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T14", false,-1, 31,0);
        tracep->declBit(c+491,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue T15", false,-1);
        tracep->declBit(c+5311,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl_o_v", false,-1);
        tracep->declArray(c+5312,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl_o_d", false,-1, 164,0);
        tracep->declBus(c+5291,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl_count", false,-1, 4,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7225,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7204,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl reset", false,-1);
        tracep->declArray(c+5293,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl i_d", false,-1, 164,0);
        tracep->declBit(c+504,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+5311,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl i_b", false,-1);
        tracep->declArray(c+5312,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl o_d", false,-1, 164,0);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+5292,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+5291,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl count", false,-1, 4,0);
        tracep->declBus(c+5318,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl addr", false,-1, 3,0);
        tracep->declBus(c+5319,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl addr_", false,-1, 3,0);
        tracep->declBus(c+5320,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl a_", false,-1, 3,0);
        tracep->declBit(c+5321,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<15; i++) {
                tracep->declArray(c+5322+i*6,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl srl", true,(i+0), 164,0);}}
        tracep->declBit(c+5412,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declArray(c+5413,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl srlo_", false,-1, 164,0);
        tracep->declArray(c+5312,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl srlo", false,-1, 164,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+5419,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+5420,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+5421,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+5422,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+5423,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+5424,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+708,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+5421,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+5311,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_5 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 reset", false,-1);
        tracep->declBit(c+716,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_enq_ready", false,-1);
        tracep->declBit(c+502,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_enq_valid", false,-1);
        tracep->declBus(c+791,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+499,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_deq_ready", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_deq_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5425,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 io_count", false,-1, 4,0);
        tracep->declBit(c+716,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue_io_enq_ready", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue_io_deq_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5425,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue_io_count", false,-1, 4,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue clk", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue reset", false,-1);
        tracep->declBit(c+716,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_enq_ready", false,-1);
        tracep->declBit(c+502,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_enq_valid", false,-1);
        tracep->declBus(c+791,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+499,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_deq_ready", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_deq_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5425,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue io_count", false,-1, 4,0);
        tracep->declBit(c+5426,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue T0", false,-1);
        tracep->declBit(c+716,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue T1", false,-1);
        tracep->declBit(c+5427,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl_i_b", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl_o_v", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl_o_d", false,-1, 31,0);
        tracep->declBus(c+5425,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl_count", false,-1, 4,0);
        tracep->declBus(c+7176,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl depth", false,-1, 31,0);
        tracep->declBus(c+7086,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl width", false,-1, 31,0);
        tracep->declBus(c+7204,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl addrwidth", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl clock", false,-1);
        tracep->declBit(c+6891,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl reset", false,-1);
        tracep->declBus(c+791,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl i_d", false,-1, 31,0);
        tracep->declBit(c+502,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl i_v", false,-1);
        tracep->declBit(c+5427,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl i_b", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl o_d", false,-1, 31,0);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl o_v", false,-1);
        tracep->declBit(c+5426,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl o_b", false,-1);
        tracep->declBus(c+5425,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl count", false,-1, 4,0);
        tracep->declBus(c+5428,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl addr", false,-1, 3,0);
        tracep->declBus(c+5429,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl addr_", false,-1, 3,0);
        tracep->declBus(c+5430,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl a_", false,-1, 3,0);
        tracep->declBit(c+5431,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl shift_en_", false,-1);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+5432+i*1,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl srl", true,(i+0), 31,0);}}
        tracep->declBit(c+5447,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl shift_en_o_", false,-1);
        tracep->declBus(c+5448,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl srlo_", false,-1, 31,0);
        tracep->declBus(c+493,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl srlo", false,-1, 31,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl state_empty", false,-1, 1,0);
        tracep->declBus(c+7089,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl state_one", false,-1, 1,0);
        tracep->declBus(c+7090,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl state_more", false,-1, 1,0);
        tracep->declBus(c+5449,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl state", false,-1, 1,0);
        tracep->declBus(c+5450,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl state_", false,-1, 1,0);
        tracep->declBit(c+5451,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl addr_full_", false,-1);
        tracep->declBit(c+5452,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl addr_full", false,-1);
        tracep->declBit(c+5453,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl addr_zero_", false,-1);
        tracep->declBit(c+5454,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl o_v_reg_", false,-1);
        tracep->declBit(c+492,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl o_v_reg", false,-1);
        tracep->declBit(c+5451,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl i_b_reg_", false,-1);
        tracep->declBit(c+5427,"VerilatedTesterWrapper BitSerialMatMulAccel FPGAQueue_6 SRLQueue Q_srl i_b_reg", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_sel", false,-1);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_ready", false,-1);
        tracep->declBit(c+775,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_valid", false,-1);
        tracep->declBus(c+7074,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_bits_isWrite", false,-1);
        tracep->declBus(c+498,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+778,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_1_bits_metaData", false,-1);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_ready", false,-1);
        tracep->declBit(c+750,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_bits_isWrite", false,-1);
        tracep->declBus(c+751,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_bits_addr", false,-1, 31,0);
        tracep->declBus(c+752,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_in_0_bits_metaData", false,-1);
        tracep->declBit(c+254,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_ready", false,-1);
        tracep->declBit(c+462,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_valid", false,-1);
        tracep->declBus(c+617,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_bits_isWrite", false,-1);
        tracep->declBus(c+618,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+466,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 io_out_bits_metaData", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T0", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T1", false,-1);
        tracep->declBus(c+466,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T2", false,-1, 7,0);
        tracep->declBus(c+618,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T3", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T4", false,-1);
        tracep->declBus(c+617,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T5", false,-1, 5,0);
        tracep->declBit(c+462,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T6", false,-1);
        tracep->declBit(c+616,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T7", false,-1);
        tracep->declBit(c+5455,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T8", false,-1);
        tracep->declBit(c+615,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T9", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_3 T10", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_sel", false,-1);
        tracep->declBit(c+619,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_ready", false,-1);
        tracep->declBit(c+780,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_valid", false,-1);
        tracep->declBus(c+497,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+782,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_bits_isWrite", false,-1);
        tracep->declBus(c+496,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7077,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+785,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_1_bits_metaData", false,-1);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_ready", false,-1);
        tracep->declBit(c+793,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_valid", false,-1);
        tracep->declBus(c+7075,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_bits_isWrite", false,-1);
        tracep->declBus(c+794,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_bits_addr", false,-1, 31,0);
        tracep->declBus(c+795,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_in_0_bits_metaData", false,-1);
        tracep->declBit(c+384,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_ready", false,-1);
        tracep->declBit(c+468,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_valid", false,-1);
        tracep->declBus(c+621,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_bits_channelID", false,-1, 5,0);
        tracep->declBit(c+470,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_bits_isWrite", false,-1);
        tracep->declBus(c+622,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_bits_addr", false,-1, 31,0);
        tracep->declBus(c+473,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+474,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 io_out_bits_metaData", false,-1);
        tracep->declBit(c+474,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T0", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T1", false,-1);
        tracep->declBus(c+473,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T2", false,-1, 7,0);
        tracep->declBus(c+622,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T3", false,-1, 31,0);
        tracep->declBit(c+470,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T4", false,-1);
        tracep->declBus(c+621,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T5", false,-1, 5,0);
        tracep->declBit(c+468,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T6", false,-1);
        tracep->declBit(c+620,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T7", false,-1);
        tracep->declBit(c+5455,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T8", false,-1);
        tracep->declBit(c+619,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T9", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_4 T10", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_sel", false,-1);
        tracep->declBit(c+623,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_in_1_ready", false,-1);
        tracep->declBit(c+786,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_in_1_valid", false,-1);
        tracep->declQuad(c+787,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_in_1_bits", false,-1, 63,0);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_in_0_ready", false,-1);
        tracep->declBit(c+796,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_in_0_valid", false,-1);
        tracep->declQuad(c+797,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_in_0_bits", false,-1, 63,0);
        tracep->declBit(c+372,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_out_ready", false,-1);
        tracep->declBit(c+475,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_out_valid", false,-1);
        tracep->declQuad(c+476,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 io_out_bits", false,-1, 63,0);
        tracep->declQuad(c+476,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T0", false,-1, 63,0);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T1", false,-1);
        tracep->declBit(c+475,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T2", false,-1);
        tracep->declBit(c+624,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T3", false,-1);
        tracep->declBit(c+5455,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T4", false,-1);
        tracep->declBit(c+623,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T5", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledInputMux_5 T6", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_sel", false,-1);
        tracep->declBit(c+467,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_ready", false,-1);
        tracep->declBit(c+117,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_in_bits_metaData", false,-1);
        tracep->declBit(c+779,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_ready", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_1_bits_metaData", false,-1);
        tracep->declBit(c+753,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_ready", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_valid", false,-1);
        tracep->declBus(c+495,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+187,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_bits_isWrite", false,-1);
        tracep->declBit(c+186,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux io_out_0_bits_metaData", false,-1);
        tracep->declBit(c+626,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux T0", false,-1);
        tracep->declBit(c+5455,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux T1", false,-1);
        tracep->declBit(c+625,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux T2", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux T3", false,-1);
        tracep->declBit(c+467,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux T4", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux T5", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_sel", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_ready", false,-1);
        tracep->declBit(c+377,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_valid", false,-1);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_in_bits_metaData", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_ready", false,-1);
        tracep->declBit(c+627,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_valid", false,-1);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_1_bits_metaData", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_ready", false,-1);
        tracep->declBit(c+628,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_valid", false,-1);
        tracep->declBus(c+494,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_bits_channelID", false,-1, 5,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 io_out_0_bits_metaData", false,-1);
        tracep->declBit(c+628,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 T0", false,-1);
        tracep->declBit(c+5455,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 T1", false,-1);
        tracep->declBit(c+627,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 T2", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 T3", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 T4", false,-1);
        tracep->declBit(c+130,"VerilatedTesterWrapper BitSerialMatMulAccel DecoupledOutputDemux_1 T5", false,-1);
        tracep->declBit(c+6874,"VerilatedTesterWrapper RegFile clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper RegFile reset", false,-1);
        tracep->declBit(c+6876,"VerilatedTesterWrapper RegFile io_extIF_cmd_valid", false,-1);
        tracep->declBus(c+6877,"VerilatedTesterWrapper RegFile io_extIF_cmd_bits_regID", false,-1, 5,0);
        tracep->declBit(c+6878,"VerilatedTesterWrapper RegFile io_extIF_cmd_bits_read", false,-1);
        tracep->declBit(c+6879,"VerilatedTesterWrapper RegFile io_extIF_cmd_bits_write", false,-1);
        tracep->declBus(c+6880,"VerilatedTesterWrapper RegFile io_extIF_cmd_bits_writeData", false,-1, 31,0);
        tracep->declBit(c+219,"VerilatedTesterWrapper RegFile io_extIF_readData_valid", false,-1);
        tracep->declBus(c+220,"VerilatedTesterWrapper RegFile io_extIF_readData_bits", false,-1, 31,0);
        tracep->declBus(c+7064,"VerilatedTesterWrapper RegFile io_extIF_regCount", false,-1, 5,0);
        tracep->declBus(c+5456,"VerilatedTesterWrapper RegFile io_regOut_59", false,-1, 31,0);
        tracep->declBus(c+5457,"VerilatedTesterWrapper RegFile io_regOut_58", false,-1, 31,0);
        tracep->declBus(c+5458,"VerilatedTesterWrapper RegFile io_regOut_57", false,-1, 31,0);
        tracep->declBus(c+5459,"VerilatedTesterWrapper RegFile io_regOut_56", false,-1, 31,0);
        tracep->declBus(c+5460,"VerilatedTesterWrapper RegFile io_regOut_55", false,-1, 31,0);
        tracep->declBus(c+221,"VerilatedTesterWrapper RegFile io_regOut_54", false,-1, 31,0);
        tracep->declBus(c+222,"VerilatedTesterWrapper RegFile io_regOut_53", false,-1, 31,0);
        tracep->declBus(c+5461,"VerilatedTesterWrapper RegFile io_regOut_52", false,-1, 31,0);
        tracep->declBus(c+223,"VerilatedTesterWrapper RegFile io_regOut_51", false,-1, 31,0);
        tracep->declBus(c+5462,"VerilatedTesterWrapper RegFile io_regOut_50", false,-1, 31,0);
        tracep->declBus(c+224,"VerilatedTesterWrapper RegFile io_regOut_49", false,-1, 31,0);
        tracep->declBus(c+5463,"VerilatedTesterWrapper RegFile io_regOut_48", false,-1, 31,0);
        tracep->declBus(c+225,"VerilatedTesterWrapper RegFile io_regOut_47", false,-1, 31,0);
        tracep->declBus(c+5464,"VerilatedTesterWrapper RegFile io_regOut_46", false,-1, 31,0);
        tracep->declBus(c+226,"VerilatedTesterWrapper RegFile io_regOut_45", false,-1, 31,0);
        tracep->declBus(c+5465,"VerilatedTesterWrapper RegFile io_regOut_44", false,-1, 31,0);
        tracep->declBus(c+227,"VerilatedTesterWrapper RegFile io_regOut_43", false,-1, 31,0);
        tracep->declBus(c+228,"VerilatedTesterWrapper RegFile io_regOut_42", false,-1, 31,0);
        tracep->declBus(c+229,"VerilatedTesterWrapper RegFile io_regOut_41", false,-1, 31,0);
        tracep->declBus(c+230,"VerilatedTesterWrapper RegFile io_regOut_40", false,-1, 31,0);
        tracep->declBus(c+231,"VerilatedTesterWrapper RegFile io_regOut_39", false,-1, 31,0);
        tracep->declBus(c+5466,"VerilatedTesterWrapper RegFile io_regOut_38", false,-1, 31,0);
        tracep->declBus(c+5467,"VerilatedTesterWrapper RegFile io_regOut_37", false,-1, 31,0);
        tracep->declBus(c+5468,"VerilatedTesterWrapper RegFile io_regOut_36", false,-1, 31,0);
        tracep->declBus(c+5469,"VerilatedTesterWrapper RegFile io_regOut_35", false,-1, 31,0);
        tracep->declBus(c+5470,"VerilatedTesterWrapper RegFile io_regOut_34", false,-1, 31,0);
        tracep->declBus(c+5471,"VerilatedTesterWrapper RegFile io_regOut_33", false,-1, 31,0);
        tracep->declBus(c+5472,"VerilatedTesterWrapper RegFile io_regOut_32", false,-1, 31,0);
        tracep->declBus(c+5473,"VerilatedTesterWrapper RegFile io_regOut_31", false,-1, 31,0);
        tracep->declBus(c+5474,"VerilatedTesterWrapper RegFile io_regOut_30", false,-1, 31,0);
        tracep->declBus(c+5475,"VerilatedTesterWrapper RegFile io_regOut_29", false,-1, 31,0);
        tracep->declBus(c+5476,"VerilatedTesterWrapper RegFile io_regOut_28", false,-1, 31,0);
        tracep->declBus(c+232,"VerilatedTesterWrapper RegFile io_regOut_27", false,-1, 31,0);
        tracep->declBus(c+5477,"VerilatedTesterWrapper RegFile io_regOut_26", false,-1, 31,0);
        tracep->declBus(c+233,"VerilatedTesterWrapper RegFile io_regOut_25", false,-1, 31,0);
        tracep->declBus(c+234,"VerilatedTesterWrapper RegFile io_regOut_24", false,-1, 31,0);
        tracep->declBus(c+235,"VerilatedTesterWrapper RegFile io_regOut_23", false,-1, 31,0);
        tracep->declBus(c+5478,"VerilatedTesterWrapper RegFile io_regOut_22", false,-1, 31,0);
        tracep->declBus(c+236,"VerilatedTesterWrapper RegFile io_regOut_21", false,-1, 31,0);
        tracep->declBus(c+237,"VerilatedTesterWrapper RegFile io_regOut_20", false,-1, 31,0);
        tracep->declBus(c+238,"VerilatedTesterWrapper RegFile io_regOut_19", false,-1, 31,0);
        tracep->declBus(c+239,"VerilatedTesterWrapper RegFile io_regOut_18", false,-1, 31,0);
        tracep->declBus(c+240,"VerilatedTesterWrapper RegFile io_regOut_17", false,-1, 31,0);
        tracep->declBus(c+241,"VerilatedTesterWrapper RegFile io_regOut_16", false,-1, 31,0);
        tracep->declBus(c+242,"VerilatedTesterWrapper RegFile io_regOut_15", false,-1, 31,0);
        tracep->declBus(c+243,"VerilatedTesterWrapper RegFile io_regOut_14", false,-1, 31,0);
        tracep->declBus(c+5479,"VerilatedTesterWrapper RegFile io_regOut_13", false,-1, 31,0);
        tracep->declBus(c+244,"VerilatedTesterWrapper RegFile io_regOut_12", false,-1, 31,0);
        tracep->declBus(c+245,"VerilatedTesterWrapper RegFile io_regOut_11", false,-1, 31,0);
        tracep->declBus(c+246,"VerilatedTesterWrapper RegFile io_regOut_10", false,-1, 31,0);
        tracep->declBus(c+247,"VerilatedTesterWrapper RegFile io_regOut_9", false,-1, 31,0);
        tracep->declBus(c+248,"VerilatedTesterWrapper RegFile io_regOut_8", false,-1, 31,0);
        tracep->declBus(c+249,"VerilatedTesterWrapper RegFile io_regOut_7", false,-1, 31,0);
        tracep->declBus(c+250,"VerilatedTesterWrapper RegFile io_regOut_6", false,-1, 31,0);
        tracep->declBus(c+251,"VerilatedTesterWrapper RegFile io_regOut_5", false,-1, 31,0);
        tracep->declBus(c+252,"VerilatedTesterWrapper RegFile io_regOut_4", false,-1, 31,0);
        tracep->declBus(c+5480,"VerilatedTesterWrapper RegFile io_regOut_3", false,-1, 31,0);
        tracep->declBus(c+253,"VerilatedTesterWrapper RegFile io_regOut_2", false,-1, 31,0);
        tracep->declBus(c+5481,"VerilatedTesterWrapper RegFile io_regOut_1", false,-1, 31,0);
        tracep->declBus(c+5482,"VerilatedTesterWrapper RegFile io_regOut_0", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_59_valid", false,-1);
        tracep->declBus(c+489,"VerilatedTesterWrapper RegFile io_regIn_59_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_58_valid", false,-1);
        tracep->declBus(c+487,"VerilatedTesterWrapper RegFile io_regIn_58_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_57_valid", false,-1);
        tracep->declBus(c+490,"VerilatedTesterWrapper RegFile io_regIn_57_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_56_valid", false,-1);
        tracep->declBus(c+488,"VerilatedTesterWrapper RegFile io_regIn_56_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_55_valid", false,-1);
        tracep->declBus(c+482,"VerilatedTesterWrapper RegFile io_regIn_55_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_54_valid", false,-1);
        tracep->declBus(c+18,"VerilatedTesterWrapper RegFile io_regIn_54_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_53_valid", false,-1);
        tracep->declBus(c+19,"VerilatedTesterWrapper RegFile io_regIn_53_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_52_valid", false,-1);
        tracep->declBus(c+486,"VerilatedTesterWrapper RegFile io_regIn_52_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_51_valid", false,-1);
        tracep->declBus(c+20,"VerilatedTesterWrapper RegFile io_regIn_51_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_50_valid", false,-1);
        tracep->declBus(c+484,"VerilatedTesterWrapper RegFile io_regIn_50_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_49_valid", false,-1);
        tracep->declBus(c+21,"VerilatedTesterWrapper RegFile io_regIn_49_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_48_valid", false,-1);
        tracep->declBus(c+485,"VerilatedTesterWrapper RegFile io_regIn_48_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_47_valid", false,-1);
        tracep->declBus(c+22,"VerilatedTesterWrapper RegFile io_regIn_47_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_46_valid", false,-1);
        tracep->declBus(c+483,"VerilatedTesterWrapper RegFile io_regIn_46_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_45_valid", false,-1);
        tracep->declBus(c+23,"VerilatedTesterWrapper RegFile io_regIn_45_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_44_valid", false,-1);
        tracep->declBus(c+125,"VerilatedTesterWrapper RegFile io_regIn_44_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_43_valid", false,-1);
        tracep->declBus(c+24,"VerilatedTesterWrapper RegFile io_regIn_43_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_42_valid", false,-1);
        tracep->declBus(c+25,"VerilatedTesterWrapper RegFile io_regIn_42_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_41_valid", false,-1);
        tracep->declBus(c+26,"VerilatedTesterWrapper RegFile io_regIn_41_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_40_valid", false,-1);
        tracep->declBus(c+27,"VerilatedTesterWrapper RegFile io_regIn_40_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_39_valid", false,-1);
        tracep->declBus(c+28,"VerilatedTesterWrapper RegFile io_regIn_39_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_38_valid", false,-1);
        tracep->declBus(c+7068,"VerilatedTesterWrapper RegFile io_regIn_38_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_37_valid", false,-1);
        tracep->declBus(c+7070,"VerilatedTesterWrapper RegFile io_regIn_37_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_36_valid", false,-1);
        tracep->declBus(c+7068,"VerilatedTesterWrapper RegFile io_regIn_36_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_35_valid", false,-1);
        tracep->declBus(c+7072,"VerilatedTesterWrapper RegFile io_regIn_35_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_34_valid", false,-1);
        tracep->declBus(c+7070,"VerilatedTesterWrapper RegFile io_regIn_34_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_33_valid", false,-1);
        tracep->declBus(c+7069,"VerilatedTesterWrapper RegFile io_regIn_33_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_32_valid", false,-1);
        tracep->declBus(c+7069,"VerilatedTesterWrapper RegFile io_regIn_32_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_31_valid", false,-1);
        tracep->declBus(c+7068,"VerilatedTesterWrapper RegFile io_regIn_31_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_30_valid", false,-1);
        tracep->declBus(c+7073,"VerilatedTesterWrapper RegFile io_regIn_30_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_29_valid", false,-1);
        tracep->declBus(c+7071,"VerilatedTesterWrapper RegFile io_regIn_29_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_28_valid", false,-1);
        tracep->declBus(c+480,"VerilatedTesterWrapper RegFile io_regIn_28_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_27_valid", false,-1);
        tracep->declBus(c+29,"VerilatedTesterWrapper RegFile io_regIn_27_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_26_valid", false,-1);
        tracep->declBus(c+481,"VerilatedTesterWrapper RegFile io_regIn_26_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_25_valid", false,-1);
        tracep->declBus(c+30,"VerilatedTesterWrapper RegFile io_regIn_25_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_24_valid", false,-1);
        tracep->declBus(c+31,"VerilatedTesterWrapper RegFile io_regIn_24_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_23_valid", false,-1);
        tracep->declBus(c+32,"VerilatedTesterWrapper RegFile io_regIn_23_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_22_valid", false,-1);
        tracep->declBus(c+124,"VerilatedTesterWrapper RegFile io_regIn_22_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_21_valid", false,-1);
        tracep->declBus(c+33,"VerilatedTesterWrapper RegFile io_regIn_21_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_20_valid", false,-1);
        tracep->declBus(c+34,"VerilatedTesterWrapper RegFile io_regIn_20_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_19_valid", false,-1);
        tracep->declBus(c+35,"VerilatedTesterWrapper RegFile io_regIn_19_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_18_valid", false,-1);
        tracep->declBus(c+36,"VerilatedTesterWrapper RegFile io_regIn_18_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_17_valid", false,-1);
        tracep->declBus(c+37,"VerilatedTesterWrapper RegFile io_regIn_17_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_16_valid", false,-1);
        tracep->declBus(c+38,"VerilatedTesterWrapper RegFile io_regIn_16_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_15_valid", false,-1);
        tracep->declBus(c+39,"VerilatedTesterWrapper RegFile io_regIn_15_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_14_valid", false,-1);
        tracep->declBus(c+40,"VerilatedTesterWrapper RegFile io_regIn_14_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_13_valid", false,-1);
        tracep->declBus(c+123,"VerilatedTesterWrapper RegFile io_regIn_13_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_12_valid", false,-1);
        tracep->declBus(c+41,"VerilatedTesterWrapper RegFile io_regIn_12_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_11_valid", false,-1);
        tracep->declBus(c+42,"VerilatedTesterWrapper RegFile io_regIn_11_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_10_valid", false,-1);
        tracep->declBus(c+43,"VerilatedTesterWrapper RegFile io_regIn_10_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_9_valid", false,-1);
        tracep->declBus(c+44,"VerilatedTesterWrapper RegFile io_regIn_9_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_8_valid", false,-1);
        tracep->declBus(c+45,"VerilatedTesterWrapper RegFile io_regIn_8_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_7_valid", false,-1);
        tracep->declBus(c+46,"VerilatedTesterWrapper RegFile io_regIn_7_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_6_valid", false,-1);
        tracep->declBus(c+47,"VerilatedTesterWrapper RegFile io_regIn_6_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_5_valid", false,-1);
        tracep->declBus(c+48,"VerilatedTesterWrapper RegFile io_regIn_5_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_4_valid", false,-1);
        tracep->declBus(c+49,"VerilatedTesterWrapper RegFile io_regIn_4_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_3_valid", false,-1);
        tracep->declBus(c+122,"VerilatedTesterWrapper RegFile io_regIn_3_bits", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile io_regIn_2_valid", false,-1);
        tracep->declBus(c+50,"VerilatedTesterWrapper RegFile io_regIn_2_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_1_valid", false,-1);
        tracep->declBus(c+493,"VerilatedTesterWrapper RegFile io_regIn_1_bits", false,-1, 31,0);
        tracep->declBit(c+7066,"VerilatedTesterWrapper RegFile io_regIn_0_valid", false,-1);
        tracep->declBus(c+7067,"VerilatedTesterWrapper RegFile io_regIn_0_bits", false,-1, 31,0);
        tracep->declBus(c+5482,"VerilatedTesterWrapper RegFile regFile_0", false,-1, 31,0);
        tracep->declBus(c+6914,"VerilatedTesterWrapper RegFile T423", false,-1, 31,0);
        tracep->declBus(c+5483,"VerilatedTesterWrapper RegFile T0", false,-1, 31,0);
        tracep->declBus(c+5484,"VerilatedTesterWrapper RegFile T1", false,-1, 31,0);
        tracep->declBus(c+5485,"VerilatedTesterWrapper RegFile regCommand_writeData", false,-1, 31,0);
        tracep->declBit(c+5486,"VerilatedTesterWrapper RegFile T2", false,-1);
        tracep->declBit(c+5487,"VerilatedTesterWrapper RegFile T3", false,-1);
        tracep->declQuad(c+5488,"VerilatedTesterWrapper RegFile T4", false,-1, 63,0);
        tracep->declBus(c+5490,"VerilatedTesterWrapper RegFile T5", false,-1, 5,0);
        tracep->declBus(c+5490,"VerilatedTesterWrapper RegFile regCommand_regID", false,-1, 5,0);
        tracep->declBit(c+5491,"VerilatedTesterWrapper RegFile hasExtWriteCommand", false,-1);
        tracep->declBit(c+5492,"VerilatedTesterWrapper RegFile regCommand_write", false,-1);
        tracep->declBit(c+5493,"VerilatedTesterWrapper RegFile regDoCmd", false,-1);
        tracep->declBit(c+6915,"VerilatedTesterWrapper RegFile T424", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T6", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T7", false,-1);
        tracep->declBus(c+5481,"VerilatedTesterWrapper RegFile regFile_1", false,-1, 31,0);
        tracep->declBus(c+6916,"VerilatedTesterWrapper RegFile T425", false,-1, 31,0);
        tracep->declBus(c+5495,"VerilatedTesterWrapper RegFile T8", false,-1, 31,0);
        tracep->declBus(c+5496,"VerilatedTesterWrapper RegFile T9", false,-1, 31,0);
        tracep->declBit(c+5497,"VerilatedTesterWrapper RegFile T10", false,-1);
        tracep->declBit(c+5498,"VerilatedTesterWrapper RegFile T11", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T12", false,-1);
        tracep->declBus(c+253,"VerilatedTesterWrapper RegFile regFile_2", false,-1, 31,0);
        tracep->declBus(c+6917,"VerilatedTesterWrapper RegFile T426", false,-1, 31,0);
        tracep->declBus(c+5499,"VerilatedTesterWrapper RegFile T13", false,-1, 31,0);
        tracep->declBus(c+5499,"VerilatedTesterWrapper RegFile T14", false,-1, 31,0);
        tracep->declBit(c+5500,"VerilatedTesterWrapper RegFile T15", false,-1);
        tracep->declBit(c+5501,"VerilatedTesterWrapper RegFile T16", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T17", false,-1);
        tracep->declBus(c+5480,"VerilatedTesterWrapper RegFile regFile_3", false,-1, 31,0);
        tracep->declBus(c+6918,"VerilatedTesterWrapper RegFile T427", false,-1, 31,0);
        tracep->declBus(c+5502,"VerilatedTesterWrapper RegFile T18", false,-1, 31,0);
        tracep->declBus(c+5503,"VerilatedTesterWrapper RegFile T19", false,-1, 31,0);
        tracep->declBit(c+5504,"VerilatedTesterWrapper RegFile T20", false,-1);
        tracep->declBit(c+5505,"VerilatedTesterWrapper RegFile T21", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T22", false,-1);
        tracep->declBus(c+252,"VerilatedTesterWrapper RegFile regFile_4", false,-1, 31,0);
        tracep->declBus(c+6919,"VerilatedTesterWrapper RegFile T428", false,-1, 31,0);
        tracep->declBus(c+5506,"VerilatedTesterWrapper RegFile T23", false,-1, 31,0);
        tracep->declBus(c+5506,"VerilatedTesterWrapper RegFile T24", false,-1, 31,0);
        tracep->declBit(c+5507,"VerilatedTesterWrapper RegFile T25", false,-1);
        tracep->declBit(c+5508,"VerilatedTesterWrapper RegFile T26", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T27", false,-1);
        tracep->declBus(c+251,"VerilatedTesterWrapper RegFile regFile_5", false,-1, 31,0);
        tracep->declBus(c+6920,"VerilatedTesterWrapper RegFile T429", false,-1, 31,0);
        tracep->declBus(c+5509,"VerilatedTesterWrapper RegFile T28", false,-1, 31,0);
        tracep->declBus(c+5509,"VerilatedTesterWrapper RegFile T29", false,-1, 31,0);
        tracep->declBit(c+5510,"VerilatedTesterWrapper RegFile T30", false,-1);
        tracep->declBit(c+5511,"VerilatedTesterWrapper RegFile T31", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T32", false,-1);
        tracep->declBus(c+250,"VerilatedTesterWrapper RegFile regFile_6", false,-1, 31,0);
        tracep->declBus(c+6921,"VerilatedTesterWrapper RegFile T430", false,-1, 31,0);
        tracep->declBus(c+5512,"VerilatedTesterWrapper RegFile T33", false,-1, 31,0);
        tracep->declBus(c+5512,"VerilatedTesterWrapper RegFile T34", false,-1, 31,0);
        tracep->declBit(c+5513,"VerilatedTesterWrapper RegFile T35", false,-1);
        tracep->declBit(c+5514,"VerilatedTesterWrapper RegFile T36", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T37", false,-1);
        tracep->declBus(c+249,"VerilatedTesterWrapper RegFile regFile_7", false,-1, 31,0);
        tracep->declBus(c+6922,"VerilatedTesterWrapper RegFile T431", false,-1, 31,0);
        tracep->declBus(c+5515,"VerilatedTesterWrapper RegFile T38", false,-1, 31,0);
        tracep->declBus(c+5515,"VerilatedTesterWrapper RegFile T39", false,-1, 31,0);
        tracep->declBit(c+5516,"VerilatedTesterWrapper RegFile T40", false,-1);
        tracep->declBit(c+5517,"VerilatedTesterWrapper RegFile T41", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T42", false,-1);
        tracep->declBus(c+248,"VerilatedTesterWrapper RegFile regFile_8", false,-1, 31,0);
        tracep->declBus(c+6923,"VerilatedTesterWrapper RegFile T432", false,-1, 31,0);
        tracep->declBus(c+5518,"VerilatedTesterWrapper RegFile T43", false,-1, 31,0);
        tracep->declBus(c+5518,"VerilatedTesterWrapper RegFile T44", false,-1, 31,0);
        tracep->declBit(c+5519,"VerilatedTesterWrapper RegFile T45", false,-1);
        tracep->declBit(c+5520,"VerilatedTesterWrapper RegFile T46", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T47", false,-1);
        tracep->declBus(c+247,"VerilatedTesterWrapper RegFile regFile_9", false,-1, 31,0);
        tracep->declBus(c+6924,"VerilatedTesterWrapper RegFile T433", false,-1, 31,0);
        tracep->declBus(c+5521,"VerilatedTesterWrapper RegFile T48", false,-1, 31,0);
        tracep->declBus(c+5521,"VerilatedTesterWrapper RegFile T49", false,-1, 31,0);
        tracep->declBit(c+5522,"VerilatedTesterWrapper RegFile T50", false,-1);
        tracep->declBit(c+5523,"VerilatedTesterWrapper RegFile T51", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T52", false,-1);
        tracep->declBus(c+246,"VerilatedTesterWrapper RegFile regFile_10", false,-1, 31,0);
        tracep->declBus(c+6925,"VerilatedTesterWrapper RegFile T434", false,-1, 31,0);
        tracep->declBus(c+5524,"VerilatedTesterWrapper RegFile T53", false,-1, 31,0);
        tracep->declBus(c+5524,"VerilatedTesterWrapper RegFile T54", false,-1, 31,0);
        tracep->declBit(c+5525,"VerilatedTesterWrapper RegFile T55", false,-1);
        tracep->declBit(c+5526,"VerilatedTesterWrapper RegFile T56", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T57", false,-1);
        tracep->declBus(c+245,"VerilatedTesterWrapper RegFile regFile_11", false,-1, 31,0);
        tracep->declBus(c+6926,"VerilatedTesterWrapper RegFile T435", false,-1, 31,0);
        tracep->declBus(c+5527,"VerilatedTesterWrapper RegFile T58", false,-1, 31,0);
        tracep->declBus(c+5527,"VerilatedTesterWrapper RegFile T59", false,-1, 31,0);
        tracep->declBit(c+5528,"VerilatedTesterWrapper RegFile T60", false,-1);
        tracep->declBit(c+5529,"VerilatedTesterWrapper RegFile T61", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T62", false,-1);
        tracep->declBus(c+244,"VerilatedTesterWrapper RegFile regFile_12", false,-1, 31,0);
        tracep->declBus(c+6927,"VerilatedTesterWrapper RegFile T436", false,-1, 31,0);
        tracep->declBus(c+5530,"VerilatedTesterWrapper RegFile T63", false,-1, 31,0);
        tracep->declBus(c+5530,"VerilatedTesterWrapper RegFile T64", false,-1, 31,0);
        tracep->declBit(c+5531,"VerilatedTesterWrapper RegFile T65", false,-1);
        tracep->declBit(c+5532,"VerilatedTesterWrapper RegFile T66", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T67", false,-1);
        tracep->declBus(c+5479,"VerilatedTesterWrapper RegFile regFile_13", false,-1, 31,0);
        tracep->declBus(c+6928,"VerilatedTesterWrapper RegFile T437", false,-1, 31,0);
        tracep->declBus(c+5533,"VerilatedTesterWrapper RegFile T68", false,-1, 31,0);
        tracep->declBus(c+5534,"VerilatedTesterWrapper RegFile T69", false,-1, 31,0);
        tracep->declBit(c+5535,"VerilatedTesterWrapper RegFile T70", false,-1);
        tracep->declBit(c+5536,"VerilatedTesterWrapper RegFile T71", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T72", false,-1);
        tracep->declBus(c+243,"VerilatedTesterWrapper RegFile regFile_14", false,-1, 31,0);
        tracep->declBus(c+6929,"VerilatedTesterWrapper RegFile T438", false,-1, 31,0);
        tracep->declBus(c+5537,"VerilatedTesterWrapper RegFile T73", false,-1, 31,0);
        tracep->declBus(c+5537,"VerilatedTesterWrapper RegFile T74", false,-1, 31,0);
        tracep->declBit(c+5538,"VerilatedTesterWrapper RegFile T75", false,-1);
        tracep->declBit(c+5539,"VerilatedTesterWrapper RegFile T76", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T77", false,-1);
        tracep->declBus(c+242,"VerilatedTesterWrapper RegFile regFile_15", false,-1, 31,0);
        tracep->declBus(c+6930,"VerilatedTesterWrapper RegFile T439", false,-1, 31,0);
        tracep->declBus(c+5540,"VerilatedTesterWrapper RegFile T78", false,-1, 31,0);
        tracep->declBus(c+5540,"VerilatedTesterWrapper RegFile T79", false,-1, 31,0);
        tracep->declBit(c+5541,"VerilatedTesterWrapper RegFile T80", false,-1);
        tracep->declBit(c+5542,"VerilatedTesterWrapper RegFile T81", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T82", false,-1);
        tracep->declBus(c+241,"VerilatedTesterWrapper RegFile regFile_16", false,-1, 31,0);
        tracep->declBus(c+6931,"VerilatedTesterWrapper RegFile T440", false,-1, 31,0);
        tracep->declBus(c+5543,"VerilatedTesterWrapper RegFile T83", false,-1, 31,0);
        tracep->declBus(c+5543,"VerilatedTesterWrapper RegFile T84", false,-1, 31,0);
        tracep->declBit(c+5544,"VerilatedTesterWrapper RegFile T85", false,-1);
        tracep->declBit(c+5545,"VerilatedTesterWrapper RegFile T86", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T87", false,-1);
        tracep->declBus(c+240,"VerilatedTesterWrapper RegFile regFile_17", false,-1, 31,0);
        tracep->declBus(c+6932,"VerilatedTesterWrapper RegFile T441", false,-1, 31,0);
        tracep->declBus(c+5546,"VerilatedTesterWrapper RegFile T88", false,-1, 31,0);
        tracep->declBus(c+5546,"VerilatedTesterWrapper RegFile T89", false,-1, 31,0);
        tracep->declBit(c+5547,"VerilatedTesterWrapper RegFile T90", false,-1);
        tracep->declBit(c+5548,"VerilatedTesterWrapper RegFile T91", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T92", false,-1);
        tracep->declBus(c+239,"VerilatedTesterWrapper RegFile regFile_18", false,-1, 31,0);
        tracep->declBus(c+6933,"VerilatedTesterWrapper RegFile T442", false,-1, 31,0);
        tracep->declBus(c+5549,"VerilatedTesterWrapper RegFile T93", false,-1, 31,0);
        tracep->declBus(c+5549,"VerilatedTesterWrapper RegFile T94", false,-1, 31,0);
        tracep->declBit(c+5550,"VerilatedTesterWrapper RegFile T95", false,-1);
        tracep->declBit(c+5551,"VerilatedTesterWrapper RegFile T96", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T97", false,-1);
        tracep->declBus(c+238,"VerilatedTesterWrapper RegFile regFile_19", false,-1, 31,0);
        tracep->declBus(c+6934,"VerilatedTesterWrapper RegFile T443", false,-1, 31,0);
        tracep->declBus(c+5552,"VerilatedTesterWrapper RegFile T98", false,-1, 31,0);
        tracep->declBus(c+5552,"VerilatedTesterWrapper RegFile T99", false,-1, 31,0);
        tracep->declBit(c+5553,"VerilatedTesterWrapper RegFile T100", false,-1);
        tracep->declBit(c+5554,"VerilatedTesterWrapper RegFile T101", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T102", false,-1);
        tracep->declBus(c+237,"VerilatedTesterWrapper RegFile regFile_20", false,-1, 31,0);
        tracep->declBus(c+6935,"VerilatedTesterWrapper RegFile T444", false,-1, 31,0);
        tracep->declBus(c+5555,"VerilatedTesterWrapper RegFile T103", false,-1, 31,0);
        tracep->declBus(c+5555,"VerilatedTesterWrapper RegFile T104", false,-1, 31,0);
        tracep->declBit(c+5556,"VerilatedTesterWrapper RegFile T105", false,-1);
        tracep->declBit(c+5557,"VerilatedTesterWrapper RegFile T106", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T107", false,-1);
        tracep->declBus(c+236,"VerilatedTesterWrapper RegFile regFile_21", false,-1, 31,0);
        tracep->declBus(c+6936,"VerilatedTesterWrapper RegFile T445", false,-1, 31,0);
        tracep->declBus(c+5558,"VerilatedTesterWrapper RegFile T108", false,-1, 31,0);
        tracep->declBus(c+5558,"VerilatedTesterWrapper RegFile T109", false,-1, 31,0);
        tracep->declBit(c+5559,"VerilatedTesterWrapper RegFile T110", false,-1);
        tracep->declBit(c+5560,"VerilatedTesterWrapper RegFile T111", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T112", false,-1);
        tracep->declBus(c+5478,"VerilatedTesterWrapper RegFile regFile_22", false,-1, 31,0);
        tracep->declBus(c+6937,"VerilatedTesterWrapper RegFile T446", false,-1, 31,0);
        tracep->declBus(c+5561,"VerilatedTesterWrapper RegFile T113", false,-1, 31,0);
        tracep->declBus(c+5562,"VerilatedTesterWrapper RegFile T114", false,-1, 31,0);
        tracep->declBit(c+5563,"VerilatedTesterWrapper RegFile T115", false,-1);
        tracep->declBit(c+5564,"VerilatedTesterWrapper RegFile T116", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T117", false,-1);
        tracep->declBus(c+235,"VerilatedTesterWrapper RegFile regFile_23", false,-1, 31,0);
        tracep->declBus(c+6938,"VerilatedTesterWrapper RegFile T447", false,-1, 31,0);
        tracep->declBus(c+5565,"VerilatedTesterWrapper RegFile T118", false,-1, 31,0);
        tracep->declBus(c+5565,"VerilatedTesterWrapper RegFile T119", false,-1, 31,0);
        tracep->declBit(c+5566,"VerilatedTesterWrapper RegFile T120", false,-1);
        tracep->declBit(c+5567,"VerilatedTesterWrapper RegFile T121", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T122", false,-1);
        tracep->declBus(c+234,"VerilatedTesterWrapper RegFile regFile_24", false,-1, 31,0);
        tracep->declBus(c+6939,"VerilatedTesterWrapper RegFile T448", false,-1, 31,0);
        tracep->declBus(c+5568,"VerilatedTesterWrapper RegFile T123", false,-1, 31,0);
        tracep->declBus(c+5568,"VerilatedTesterWrapper RegFile T124", false,-1, 31,0);
        tracep->declBit(c+5569,"VerilatedTesterWrapper RegFile T125", false,-1);
        tracep->declBit(c+5570,"VerilatedTesterWrapper RegFile T126", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T127", false,-1);
        tracep->declBus(c+233,"VerilatedTesterWrapper RegFile regFile_25", false,-1, 31,0);
        tracep->declBus(c+6940,"VerilatedTesterWrapper RegFile T449", false,-1, 31,0);
        tracep->declBus(c+5571,"VerilatedTesterWrapper RegFile T128", false,-1, 31,0);
        tracep->declBus(c+5571,"VerilatedTesterWrapper RegFile T129", false,-1, 31,0);
        tracep->declBit(c+5572,"VerilatedTesterWrapper RegFile T130", false,-1);
        tracep->declBit(c+5573,"VerilatedTesterWrapper RegFile T131", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T132", false,-1);
        tracep->declBus(c+5477,"VerilatedTesterWrapper RegFile regFile_26", false,-1, 31,0);
        tracep->declBus(c+6941,"VerilatedTesterWrapper RegFile T450", false,-1, 31,0);
        tracep->declBus(c+5574,"VerilatedTesterWrapper RegFile T133", false,-1, 31,0);
        tracep->declBus(c+5575,"VerilatedTesterWrapper RegFile T134", false,-1, 31,0);
        tracep->declBit(c+5576,"VerilatedTesterWrapper RegFile T135", false,-1);
        tracep->declBit(c+5577,"VerilatedTesterWrapper RegFile T136", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T137", false,-1);
        tracep->declBus(c+232,"VerilatedTesterWrapper RegFile regFile_27", false,-1, 31,0);
        tracep->declBus(c+6942,"VerilatedTesterWrapper RegFile T451", false,-1, 31,0);
        tracep->declBus(c+5578,"VerilatedTesterWrapper RegFile T138", false,-1, 31,0);
        tracep->declBus(c+5578,"VerilatedTesterWrapper RegFile T139", false,-1, 31,0);
        tracep->declBit(c+5579,"VerilatedTesterWrapper RegFile T140", false,-1);
        tracep->declBit(c+5580,"VerilatedTesterWrapper RegFile T141", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T142", false,-1);
        tracep->declBus(c+5476,"VerilatedTesterWrapper RegFile regFile_28", false,-1, 31,0);
        tracep->declBus(c+6943,"VerilatedTesterWrapper RegFile T452", false,-1, 31,0);
        tracep->declBus(c+5581,"VerilatedTesterWrapper RegFile T143", false,-1, 31,0);
        tracep->declBus(c+5582,"VerilatedTesterWrapper RegFile T144", false,-1, 31,0);
        tracep->declBit(c+5583,"VerilatedTesterWrapper RegFile T145", false,-1);
        tracep->declBit(c+5584,"VerilatedTesterWrapper RegFile T146", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T147", false,-1);
        tracep->declBus(c+5475,"VerilatedTesterWrapper RegFile regFile_29", false,-1, 31,0);
        tracep->declBus(c+6944,"VerilatedTesterWrapper RegFile T453", false,-1, 31,0);
        tracep->declBus(c+5585,"VerilatedTesterWrapper RegFile T148", false,-1, 31,0);
        tracep->declBus(c+5586,"VerilatedTesterWrapper RegFile T149", false,-1, 31,0);
        tracep->declBit(c+5587,"VerilatedTesterWrapper RegFile T150", false,-1);
        tracep->declBit(c+5588,"VerilatedTesterWrapper RegFile T151", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T152", false,-1);
        tracep->declBus(c+5474,"VerilatedTesterWrapper RegFile regFile_30", false,-1, 31,0);
        tracep->declBus(c+6945,"VerilatedTesterWrapper RegFile T454", false,-1, 31,0);
        tracep->declBus(c+5589,"VerilatedTesterWrapper RegFile T153", false,-1, 31,0);
        tracep->declBus(c+5590,"VerilatedTesterWrapper RegFile T154", false,-1, 31,0);
        tracep->declBit(c+5591,"VerilatedTesterWrapper RegFile T155", false,-1);
        tracep->declBit(c+5592,"VerilatedTesterWrapper RegFile T156", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T157", false,-1);
        tracep->declBus(c+5473,"VerilatedTesterWrapper RegFile regFile_31", false,-1, 31,0);
        tracep->declBus(c+6946,"VerilatedTesterWrapper RegFile T455", false,-1, 31,0);
        tracep->declBus(c+5593,"VerilatedTesterWrapper RegFile T158", false,-1, 31,0);
        tracep->declBus(c+5594,"VerilatedTesterWrapper RegFile T159", false,-1, 31,0);
        tracep->declBit(c+5595,"VerilatedTesterWrapper RegFile T160", false,-1);
        tracep->declBit(c+5596,"VerilatedTesterWrapper RegFile T161", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T162", false,-1);
        tracep->declBus(c+5472,"VerilatedTesterWrapper RegFile regFile_32", false,-1, 31,0);
        tracep->declBus(c+6947,"VerilatedTesterWrapper RegFile T456", false,-1, 31,0);
        tracep->declBus(c+5597,"VerilatedTesterWrapper RegFile T163", false,-1, 31,0);
        tracep->declBus(c+5598,"VerilatedTesterWrapper RegFile T164", false,-1, 31,0);
        tracep->declBit(c+5599,"VerilatedTesterWrapper RegFile T165", false,-1);
        tracep->declBit(c+5600,"VerilatedTesterWrapper RegFile T166", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T167", false,-1);
        tracep->declBus(c+5471,"VerilatedTesterWrapper RegFile regFile_33", false,-1, 31,0);
        tracep->declBus(c+6948,"VerilatedTesterWrapper RegFile T457", false,-1, 31,0);
        tracep->declBus(c+5601,"VerilatedTesterWrapper RegFile T168", false,-1, 31,0);
        tracep->declBus(c+5602,"VerilatedTesterWrapper RegFile T169", false,-1, 31,0);
        tracep->declBit(c+5603,"VerilatedTesterWrapper RegFile T170", false,-1);
        tracep->declBit(c+5604,"VerilatedTesterWrapper RegFile T171", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T172", false,-1);
        tracep->declBus(c+5470,"VerilatedTesterWrapper RegFile regFile_34", false,-1, 31,0);
        tracep->declBus(c+6949,"VerilatedTesterWrapper RegFile T458", false,-1, 31,0);
        tracep->declBus(c+5605,"VerilatedTesterWrapper RegFile T173", false,-1, 31,0);
        tracep->declBus(c+5606,"VerilatedTesterWrapper RegFile T174", false,-1, 31,0);
        tracep->declBit(c+5607,"VerilatedTesterWrapper RegFile T175", false,-1);
        tracep->declBit(c+5608,"VerilatedTesterWrapper RegFile T176", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T177", false,-1);
        tracep->declBus(c+5469,"VerilatedTesterWrapper RegFile regFile_35", false,-1, 31,0);
        tracep->declBus(c+6950,"VerilatedTesterWrapper RegFile T459", false,-1, 31,0);
        tracep->declBus(c+5609,"VerilatedTesterWrapper RegFile T178", false,-1, 31,0);
        tracep->declBus(c+5610,"VerilatedTesterWrapper RegFile T179", false,-1, 31,0);
        tracep->declBit(c+5611,"VerilatedTesterWrapper RegFile T180", false,-1);
        tracep->declBit(c+5612,"VerilatedTesterWrapper RegFile T181", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T182", false,-1);
        tracep->declBus(c+5468,"VerilatedTesterWrapper RegFile regFile_36", false,-1, 31,0);
        tracep->declBus(c+6951,"VerilatedTesterWrapper RegFile T460", false,-1, 31,0);
        tracep->declBus(c+5613,"VerilatedTesterWrapper RegFile T183", false,-1, 31,0);
        tracep->declBus(c+5614,"VerilatedTesterWrapper RegFile T184", false,-1, 31,0);
        tracep->declBit(c+5615,"VerilatedTesterWrapper RegFile T185", false,-1);
        tracep->declBit(c+5616,"VerilatedTesterWrapper RegFile T186", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T187", false,-1);
        tracep->declBus(c+5467,"VerilatedTesterWrapper RegFile regFile_37", false,-1, 31,0);
        tracep->declBus(c+6952,"VerilatedTesterWrapper RegFile T461", false,-1, 31,0);
        tracep->declBus(c+5617,"VerilatedTesterWrapper RegFile T188", false,-1, 31,0);
        tracep->declBus(c+5618,"VerilatedTesterWrapper RegFile T189", false,-1, 31,0);
        tracep->declBit(c+5619,"VerilatedTesterWrapper RegFile T190", false,-1);
        tracep->declBit(c+5620,"VerilatedTesterWrapper RegFile T191", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T192", false,-1);
        tracep->declBus(c+5466,"VerilatedTesterWrapper RegFile regFile_38", false,-1, 31,0);
        tracep->declBus(c+6953,"VerilatedTesterWrapper RegFile T462", false,-1, 31,0);
        tracep->declBus(c+5621,"VerilatedTesterWrapper RegFile T193", false,-1, 31,0);
        tracep->declBus(c+5622,"VerilatedTesterWrapper RegFile T194", false,-1, 31,0);
        tracep->declBit(c+5623,"VerilatedTesterWrapper RegFile T195", false,-1);
        tracep->declBit(c+5624,"VerilatedTesterWrapper RegFile T196", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T197", false,-1);
        tracep->declBus(c+231,"VerilatedTesterWrapper RegFile regFile_39", false,-1, 31,0);
        tracep->declBus(c+6954,"VerilatedTesterWrapper RegFile T463", false,-1, 31,0);
        tracep->declBus(c+5625,"VerilatedTesterWrapper RegFile T198", false,-1, 31,0);
        tracep->declBus(c+5625,"VerilatedTesterWrapper RegFile T199", false,-1, 31,0);
        tracep->declBit(c+5626,"VerilatedTesterWrapper RegFile T200", false,-1);
        tracep->declBit(c+5627,"VerilatedTesterWrapper RegFile T201", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T202", false,-1);
        tracep->declBus(c+230,"VerilatedTesterWrapper RegFile regFile_40", false,-1, 31,0);
        tracep->declBus(c+6955,"VerilatedTesterWrapper RegFile T464", false,-1, 31,0);
        tracep->declBus(c+5628,"VerilatedTesterWrapper RegFile T203", false,-1, 31,0);
        tracep->declBus(c+5628,"VerilatedTesterWrapper RegFile T204", false,-1, 31,0);
        tracep->declBit(c+5629,"VerilatedTesterWrapper RegFile T205", false,-1);
        tracep->declBit(c+5630,"VerilatedTesterWrapper RegFile T206", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T207", false,-1);
        tracep->declBus(c+229,"VerilatedTesterWrapper RegFile regFile_41", false,-1, 31,0);
        tracep->declBus(c+6956,"VerilatedTesterWrapper RegFile T465", false,-1, 31,0);
        tracep->declBus(c+5631,"VerilatedTesterWrapper RegFile T208", false,-1, 31,0);
        tracep->declBus(c+5631,"VerilatedTesterWrapper RegFile T209", false,-1, 31,0);
        tracep->declBit(c+5632,"VerilatedTesterWrapper RegFile T210", false,-1);
        tracep->declBit(c+5633,"VerilatedTesterWrapper RegFile T211", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T212", false,-1);
        tracep->declBus(c+228,"VerilatedTesterWrapper RegFile regFile_42", false,-1, 31,0);
        tracep->declBus(c+6957,"VerilatedTesterWrapper RegFile T466", false,-1, 31,0);
        tracep->declBus(c+5634,"VerilatedTesterWrapper RegFile T213", false,-1, 31,0);
        tracep->declBus(c+5634,"VerilatedTesterWrapper RegFile T214", false,-1, 31,0);
        tracep->declBit(c+5635,"VerilatedTesterWrapper RegFile T215", false,-1);
        tracep->declBit(c+5636,"VerilatedTesterWrapper RegFile T216", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T217", false,-1);
        tracep->declBus(c+227,"VerilatedTesterWrapper RegFile regFile_43", false,-1, 31,0);
        tracep->declBus(c+6958,"VerilatedTesterWrapper RegFile T467", false,-1, 31,0);
        tracep->declBus(c+5637,"VerilatedTesterWrapper RegFile T218", false,-1, 31,0);
        tracep->declBus(c+5637,"VerilatedTesterWrapper RegFile T219", false,-1, 31,0);
        tracep->declBit(c+5638,"VerilatedTesterWrapper RegFile T220", false,-1);
        tracep->declBit(c+5639,"VerilatedTesterWrapper RegFile T221", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T222", false,-1);
        tracep->declBus(c+5465,"VerilatedTesterWrapper RegFile regFile_44", false,-1, 31,0);
        tracep->declBus(c+6959,"VerilatedTesterWrapper RegFile T468", false,-1, 31,0);
        tracep->declBus(c+5640,"VerilatedTesterWrapper RegFile T223", false,-1, 31,0);
        tracep->declBus(c+5641,"VerilatedTesterWrapper RegFile T224", false,-1, 31,0);
        tracep->declBit(c+5642,"VerilatedTesterWrapper RegFile T225", false,-1);
        tracep->declBit(c+5643,"VerilatedTesterWrapper RegFile T226", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T227", false,-1);
        tracep->declBus(c+226,"VerilatedTesterWrapper RegFile regFile_45", false,-1, 31,0);
        tracep->declBus(c+6960,"VerilatedTesterWrapper RegFile T469", false,-1, 31,0);
        tracep->declBus(c+5644,"VerilatedTesterWrapper RegFile T228", false,-1, 31,0);
        tracep->declBus(c+5644,"VerilatedTesterWrapper RegFile T229", false,-1, 31,0);
        tracep->declBit(c+5645,"VerilatedTesterWrapper RegFile T230", false,-1);
        tracep->declBit(c+5646,"VerilatedTesterWrapper RegFile T231", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T232", false,-1);
        tracep->declBus(c+5464,"VerilatedTesterWrapper RegFile regFile_46", false,-1, 31,0);
        tracep->declBus(c+6961,"VerilatedTesterWrapper RegFile T470", false,-1, 31,0);
        tracep->declBus(c+5647,"VerilatedTesterWrapper RegFile T233", false,-1, 31,0);
        tracep->declBus(c+5648,"VerilatedTesterWrapper RegFile T234", false,-1, 31,0);
        tracep->declBit(c+5649,"VerilatedTesterWrapper RegFile T235", false,-1);
        tracep->declBit(c+5650,"VerilatedTesterWrapper RegFile T236", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T237", false,-1);
        tracep->declBus(c+225,"VerilatedTesterWrapper RegFile regFile_47", false,-1, 31,0);
        tracep->declBus(c+6962,"VerilatedTesterWrapper RegFile T471", false,-1, 31,0);
        tracep->declBus(c+5651,"VerilatedTesterWrapper RegFile T238", false,-1, 31,0);
        tracep->declBus(c+5651,"VerilatedTesterWrapper RegFile T239", false,-1, 31,0);
        tracep->declBit(c+5652,"VerilatedTesterWrapper RegFile T240", false,-1);
        tracep->declBit(c+5653,"VerilatedTesterWrapper RegFile T241", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T242", false,-1);
        tracep->declBus(c+5463,"VerilatedTesterWrapper RegFile regFile_48", false,-1, 31,0);
        tracep->declBus(c+6963,"VerilatedTesterWrapper RegFile T472", false,-1, 31,0);
        tracep->declBus(c+5654,"VerilatedTesterWrapper RegFile T243", false,-1, 31,0);
        tracep->declBus(c+5655,"VerilatedTesterWrapper RegFile T244", false,-1, 31,0);
        tracep->declBit(c+5656,"VerilatedTesterWrapper RegFile T245", false,-1);
        tracep->declBit(c+5657,"VerilatedTesterWrapper RegFile T246", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T247", false,-1);
        tracep->declBus(c+224,"VerilatedTesterWrapper RegFile regFile_49", false,-1, 31,0);
        tracep->declBus(c+6964,"VerilatedTesterWrapper RegFile T473", false,-1, 31,0);
        tracep->declBus(c+5658,"VerilatedTesterWrapper RegFile T248", false,-1, 31,0);
        tracep->declBus(c+5658,"VerilatedTesterWrapper RegFile T249", false,-1, 31,0);
        tracep->declBit(c+5659,"VerilatedTesterWrapper RegFile T250", false,-1);
        tracep->declBit(c+5660,"VerilatedTesterWrapper RegFile T251", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T252", false,-1);
        tracep->declBus(c+5462,"VerilatedTesterWrapper RegFile regFile_50", false,-1, 31,0);
        tracep->declBus(c+6965,"VerilatedTesterWrapper RegFile T474", false,-1, 31,0);
        tracep->declBus(c+5661,"VerilatedTesterWrapper RegFile T253", false,-1, 31,0);
        tracep->declBus(c+5662,"VerilatedTesterWrapper RegFile T254", false,-1, 31,0);
        tracep->declBit(c+5663,"VerilatedTesterWrapper RegFile T255", false,-1);
        tracep->declBit(c+5664,"VerilatedTesterWrapper RegFile T256", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T257", false,-1);
        tracep->declBus(c+223,"VerilatedTesterWrapper RegFile regFile_51", false,-1, 31,0);
        tracep->declBus(c+6966,"VerilatedTesterWrapper RegFile T475", false,-1, 31,0);
        tracep->declBus(c+5665,"VerilatedTesterWrapper RegFile T258", false,-1, 31,0);
        tracep->declBus(c+5665,"VerilatedTesterWrapper RegFile T259", false,-1, 31,0);
        tracep->declBit(c+5666,"VerilatedTesterWrapper RegFile T260", false,-1);
        tracep->declBit(c+5667,"VerilatedTesterWrapper RegFile T261", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T262", false,-1);
        tracep->declBus(c+5461,"VerilatedTesterWrapper RegFile regFile_52", false,-1, 31,0);
        tracep->declBus(c+6967,"VerilatedTesterWrapper RegFile T476", false,-1, 31,0);
        tracep->declBus(c+5668,"VerilatedTesterWrapper RegFile T263", false,-1, 31,0);
        tracep->declBus(c+5669,"VerilatedTesterWrapper RegFile T264", false,-1, 31,0);
        tracep->declBit(c+5670,"VerilatedTesterWrapper RegFile T265", false,-1);
        tracep->declBit(c+5671,"VerilatedTesterWrapper RegFile T266", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T267", false,-1);
        tracep->declBus(c+222,"VerilatedTesterWrapper RegFile regFile_53", false,-1, 31,0);
        tracep->declBus(c+6968,"VerilatedTesterWrapper RegFile T477", false,-1, 31,0);
        tracep->declBus(c+5672,"VerilatedTesterWrapper RegFile T268", false,-1, 31,0);
        tracep->declBus(c+5672,"VerilatedTesterWrapper RegFile T269", false,-1, 31,0);
        tracep->declBit(c+5673,"VerilatedTesterWrapper RegFile T270", false,-1);
        tracep->declBit(c+5674,"VerilatedTesterWrapper RegFile T271", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T272", false,-1);
        tracep->declBus(c+221,"VerilatedTesterWrapper RegFile regFile_54", false,-1, 31,0);
        tracep->declBus(c+6969,"VerilatedTesterWrapper RegFile T478", false,-1, 31,0);
        tracep->declBus(c+5675,"VerilatedTesterWrapper RegFile T273", false,-1, 31,0);
        tracep->declBus(c+5675,"VerilatedTesterWrapper RegFile T274", false,-1, 31,0);
        tracep->declBit(c+5676,"VerilatedTesterWrapper RegFile T275", false,-1);
        tracep->declBit(c+5677,"VerilatedTesterWrapper RegFile T276", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper RegFile T277", false,-1);
        tracep->declBus(c+5460,"VerilatedTesterWrapper RegFile regFile_55", false,-1, 31,0);
        tracep->declBus(c+6970,"VerilatedTesterWrapper RegFile T479", false,-1, 31,0);
        tracep->declBus(c+5678,"VerilatedTesterWrapper RegFile T278", false,-1, 31,0);
        tracep->declBus(c+5679,"VerilatedTesterWrapper RegFile T279", false,-1, 31,0);
        tracep->declBit(c+5680,"VerilatedTesterWrapper RegFile T280", false,-1);
        tracep->declBit(c+5681,"VerilatedTesterWrapper RegFile T281", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T282", false,-1);
        tracep->declBus(c+5459,"VerilatedTesterWrapper RegFile regFile_56", false,-1, 31,0);
        tracep->declBus(c+6971,"VerilatedTesterWrapper RegFile T480", false,-1, 31,0);
        tracep->declBus(c+5682,"VerilatedTesterWrapper RegFile T283", false,-1, 31,0);
        tracep->declBus(c+5683,"VerilatedTesterWrapper RegFile T284", false,-1, 31,0);
        tracep->declBit(c+5684,"VerilatedTesterWrapper RegFile T285", false,-1);
        tracep->declBit(c+5685,"VerilatedTesterWrapper RegFile T286", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T287", false,-1);
        tracep->declBus(c+5458,"VerilatedTesterWrapper RegFile regFile_57", false,-1, 31,0);
        tracep->declBus(c+6972,"VerilatedTesterWrapper RegFile T481", false,-1, 31,0);
        tracep->declBus(c+5686,"VerilatedTesterWrapper RegFile T288", false,-1, 31,0);
        tracep->declBus(c+5687,"VerilatedTesterWrapper RegFile T289", false,-1, 31,0);
        tracep->declBit(c+5688,"VerilatedTesterWrapper RegFile T290", false,-1);
        tracep->declBit(c+5689,"VerilatedTesterWrapper RegFile T291", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T292", false,-1);
        tracep->declBus(c+5457,"VerilatedTesterWrapper RegFile regFile_58", false,-1, 31,0);
        tracep->declBus(c+6973,"VerilatedTesterWrapper RegFile T482", false,-1, 31,0);
        tracep->declBus(c+5690,"VerilatedTesterWrapper RegFile T293", false,-1, 31,0);
        tracep->declBus(c+5691,"VerilatedTesterWrapper RegFile T294", false,-1, 31,0);
        tracep->declBit(c+5692,"VerilatedTesterWrapper RegFile T295", false,-1);
        tracep->declBit(c+5693,"VerilatedTesterWrapper RegFile T296", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T297", false,-1);
        tracep->declBus(c+5456,"VerilatedTesterWrapper RegFile regFile_59", false,-1, 31,0);
        tracep->declBus(c+6974,"VerilatedTesterWrapper RegFile T483", false,-1, 31,0);
        tracep->declBus(c+5694,"VerilatedTesterWrapper RegFile T298", false,-1, 31,0);
        tracep->declBus(c+5695,"VerilatedTesterWrapper RegFile T299", false,-1, 31,0);
        tracep->declBit(c+5696,"VerilatedTesterWrapper RegFile T300", false,-1);
        tracep->declBit(c+5697,"VerilatedTesterWrapper RegFile T301", false,-1);
        tracep->declBit(c+5494,"VerilatedTesterWrapper RegFile T302", false,-1);
        tracep->declBus(c+220,"VerilatedTesterWrapper RegFile T303", false,-1, 31,0);
        tracep->declBus(c+5698,"VerilatedTesterWrapper RegFile T304", false,-1, 31,0);
        tracep->declBus(c+5699,"VerilatedTesterWrapper RegFile T305", false,-1, 31,0);
        tracep->declBus(c+5700,"VerilatedTesterWrapper RegFile T306", false,-1, 31,0);
        tracep->declBus(c+5701,"VerilatedTesterWrapper RegFile T307", false,-1, 31,0);
        tracep->declBus(c+5702,"VerilatedTesterWrapper RegFile T308", false,-1, 31,0);
        tracep->declBus(c+5703,"VerilatedTesterWrapper RegFile T309", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T310", false,-1);
        tracep->declBus(c+5705,"VerilatedTesterWrapper RegFile T311", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T312", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T313", false,-1);
        tracep->declBus(c+5707,"VerilatedTesterWrapper RegFile T314", false,-1, 31,0);
        tracep->declBus(c+5708,"VerilatedTesterWrapper RegFile T315", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T316", false,-1);
        tracep->declBus(c+5709,"VerilatedTesterWrapper RegFile T317", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T318", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T319", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T320", false,-1);
        tracep->declBus(c+5711,"VerilatedTesterWrapper RegFile T321", false,-1, 31,0);
        tracep->declBus(c+5712,"VerilatedTesterWrapper RegFile T322", false,-1, 31,0);
        tracep->declBus(c+5713,"VerilatedTesterWrapper RegFile T323", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T324", false,-1);
        tracep->declBus(c+5714,"VerilatedTesterWrapper RegFile T325", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T326", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T327", false,-1);
        tracep->declBus(c+5715,"VerilatedTesterWrapper RegFile T328", false,-1, 31,0);
        tracep->declBus(c+5716,"VerilatedTesterWrapper RegFile T329", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T330", false,-1);
        tracep->declBus(c+5717,"VerilatedTesterWrapper RegFile T331", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T332", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T333", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T334", false,-1);
        tracep->declBit(c+5718,"VerilatedTesterWrapper RegFile T335", false,-1);
        tracep->declBus(c+5719,"VerilatedTesterWrapper RegFile T336", false,-1, 31,0);
        tracep->declBus(c+5720,"VerilatedTesterWrapper RegFile T337", false,-1, 31,0);
        tracep->declBus(c+5721,"VerilatedTesterWrapper RegFile T338", false,-1, 31,0);
        tracep->declBus(c+5722,"VerilatedTesterWrapper RegFile T339", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T340", false,-1);
        tracep->declBus(c+5723,"VerilatedTesterWrapper RegFile T341", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T342", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T343", false,-1);
        tracep->declBus(c+5724,"VerilatedTesterWrapper RegFile T344", false,-1, 31,0);
        tracep->declBus(c+5725,"VerilatedTesterWrapper RegFile T345", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T346", false,-1);
        tracep->declBus(c+5726,"VerilatedTesterWrapper RegFile T347", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T348", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T349", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T350", false,-1);
        tracep->declBus(c+5727,"VerilatedTesterWrapper RegFile T351", false,-1, 31,0);
        tracep->declBus(c+5728,"VerilatedTesterWrapper RegFile T352", false,-1, 31,0);
        tracep->declBus(c+5729,"VerilatedTesterWrapper RegFile T353", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T354", false,-1);
        tracep->declBus(c+5730,"VerilatedTesterWrapper RegFile T355", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T356", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T357", false,-1);
        tracep->declBus(c+5731,"VerilatedTesterWrapper RegFile T358", false,-1, 31,0);
        tracep->declBus(c+5732,"VerilatedTesterWrapper RegFile T359", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T360", false,-1);
        tracep->declBus(c+5733,"VerilatedTesterWrapper RegFile T361", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T362", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T363", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T364", false,-1);
        tracep->declBit(c+5718,"VerilatedTesterWrapper RegFile T365", false,-1);
        tracep->declBit(c+5734,"VerilatedTesterWrapper RegFile T366", false,-1);
        tracep->declBus(c+5735,"VerilatedTesterWrapper RegFile T367", false,-1, 31,0);
        tracep->declBus(c+5736,"VerilatedTesterWrapper RegFile T368", false,-1, 31,0);
        tracep->declBus(c+5737,"VerilatedTesterWrapper RegFile T369", false,-1, 31,0);
        tracep->declBus(c+5738,"VerilatedTesterWrapper RegFile T370", false,-1, 31,0);
        tracep->declBus(c+5739,"VerilatedTesterWrapper RegFile T371", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T372", false,-1);
        tracep->declBus(c+5740,"VerilatedTesterWrapper RegFile T373", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T374", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T375", false,-1);
        tracep->declBus(c+5741,"VerilatedTesterWrapper RegFile T376", false,-1, 31,0);
        tracep->declBus(c+5742,"VerilatedTesterWrapper RegFile T377", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T378", false,-1);
        tracep->declBus(c+5743,"VerilatedTesterWrapper RegFile T379", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T380", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T381", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T382", false,-1);
        tracep->declBus(c+5744,"VerilatedTesterWrapper RegFile T383", false,-1, 31,0);
        tracep->declBus(c+5745,"VerilatedTesterWrapper RegFile T384", false,-1, 31,0);
        tracep->declBus(c+5746,"VerilatedTesterWrapper RegFile T385", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T386", false,-1);
        tracep->declBus(c+5747,"VerilatedTesterWrapper RegFile T387", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T388", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T389", false,-1);
        tracep->declBus(c+5748,"VerilatedTesterWrapper RegFile T390", false,-1, 31,0);
        tracep->declBus(c+5749,"VerilatedTesterWrapper RegFile T391", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T392", false,-1);
        tracep->declBus(c+5750,"VerilatedTesterWrapper RegFile T393", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T394", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T395", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T396", false,-1);
        tracep->declBit(c+5718,"VerilatedTesterWrapper RegFile T397", false,-1);
        tracep->declBus(c+5751,"VerilatedTesterWrapper RegFile T398", false,-1, 31,0);
        tracep->declBus(c+5752,"VerilatedTesterWrapper RegFile T399", false,-1, 31,0);
        tracep->declBus(c+5753,"VerilatedTesterWrapper RegFile T400", false,-1, 31,0);
        tracep->declBus(c+5754,"VerilatedTesterWrapper RegFile T401", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T402", false,-1);
        tracep->declBus(c+5755,"VerilatedTesterWrapper RegFile T403", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T404", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T405", false,-1);
        tracep->declBus(c+5756,"VerilatedTesterWrapper RegFile T406", false,-1, 31,0);
        tracep->declBus(c+5757,"VerilatedTesterWrapper RegFile T407", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T408", false,-1);
        tracep->declBus(c+5758,"VerilatedTesterWrapper RegFile T409", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T410", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T411", false,-1);
        tracep->declBit(c+5710,"VerilatedTesterWrapper RegFile T412", false,-1);
        tracep->declBus(c+5759,"VerilatedTesterWrapper RegFile T413", false,-1, 31,0);
        tracep->declBus(c+5760,"VerilatedTesterWrapper RegFile T414", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T415", false,-1);
        tracep->declBus(c+5761,"VerilatedTesterWrapper RegFile T416", false,-1, 31,0);
        tracep->declBit(c+5704,"VerilatedTesterWrapper RegFile T417", false,-1);
        tracep->declBit(c+5706,"VerilatedTesterWrapper RegFile T418", false,-1);
        tracep->declBit(c+5718,"VerilatedTesterWrapper RegFile T419", false,-1);
        tracep->declBit(c+5734,"VerilatedTesterWrapper RegFile T420", false,-1);
        tracep->declBit(c+5762,"VerilatedTesterWrapper RegFile T421", false,-1);
        tracep->declBit(c+5763,"VerilatedTesterWrapper RegFile T422", false,-1);
        tracep->declBit(c+219,"VerilatedTesterWrapper RegFile hasExtReadCommand", false,-1);
        tracep->declBit(c+5764,"VerilatedTesterWrapper RegFile regCommand_read", false,-1);
        tracep->declBus(c+7226,"VerilatedTesterWrapper RegFile initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue reset", false,-1);
        tracep->declBit(c+254,"VerilatedTesterWrapper Queue io_enq_ready", false,-1);
        tracep->declBit(c+462,"VerilatedTesterWrapper Queue io_enq_valid", false,-1);
        tracep->declBus(c+463,"VerilatedTesterWrapper Queue io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper Queue io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+464,"VerilatedTesterWrapper Queue io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+466,"VerilatedTesterWrapper Queue io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper Queue io_enq_bits_metaData", false,-1);
        tracep->declBit(c+262,"VerilatedTesterWrapper Queue io_deq_ready", false,-1);
        tracep->declBit(c+255,"VerilatedTesterWrapper Queue io_deq_valid", false,-1);
        tracep->declBus(c+256,"VerilatedTesterWrapper Queue io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+257,"VerilatedTesterWrapper Queue io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+258,"VerilatedTesterWrapper Queue io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+260,"VerilatedTesterWrapper Queue io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+261,"VerilatedTesterWrapper Queue io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5765,"VerilatedTesterWrapper Queue io_count", false,-1, 1,0);
        tracep->declBus(c+5765,"VerilatedTesterWrapper Queue T0", false,-1, 1,0);
        tracep->declBit(c+5766,"VerilatedTesterWrapper Queue ptr_diff", false,-1);
        tracep->declBit(c+5767,"VerilatedTesterWrapper Queue R1", false,-1);
        tracep->declBit(c+6975,"VerilatedTesterWrapper Queue T25", false,-1);
        tracep->declBit(c+5768,"VerilatedTesterWrapper Queue T2", false,-1);
        tracep->declBit(c+5769,"VerilatedTesterWrapper Queue T3", false,-1);
        tracep->declBit(c+5770,"VerilatedTesterWrapper Queue do_deq", false,-1);
        tracep->declBit(c+5771,"VerilatedTesterWrapper Queue R4", false,-1);
        tracep->declBit(c+6976,"VerilatedTesterWrapper Queue T26", false,-1);
        tracep->declBit(c+5772,"VerilatedTesterWrapper Queue T5", false,-1);
        tracep->declBit(c+5773,"VerilatedTesterWrapper Queue T6", false,-1);
        tracep->declBit(c+5774,"VerilatedTesterWrapper Queue do_enq", false,-1);
        tracep->declBit(c+5775,"VerilatedTesterWrapper Queue T7", false,-1);
        tracep->declBit(c+5776,"VerilatedTesterWrapper Queue ptr_match", false,-1);
        tracep->declBit(c+5777,"VerilatedTesterWrapper Queue maybe_full", false,-1);
        tracep->declBit(c+6977,"VerilatedTesterWrapper Queue T27", false,-1);
        tracep->declBit(c+5778,"VerilatedTesterWrapper Queue T8", false,-1);
        tracep->declBit(c+5779,"VerilatedTesterWrapper Queue T9", false,-1);
        tracep->declBit(c+261,"VerilatedTesterWrapper Queue T10", false,-1);
        tracep->declArray(c+5780,"VerilatedTesterWrapper Queue T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5783+i*3,"VerilatedTesterWrapper Queue ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7227,"VerilatedTesterWrapper Queue T12", false,-1, 89,0);
        tracep->declArray(c+5789,"VerilatedTesterWrapper Queue T13", false,-1, 89,0);
        tracep->declArray(c+5789,"VerilatedTesterWrapper Queue T14", false,-1, 89,0);
        tracep->declQuad(c+5792,"VerilatedTesterWrapper Queue T15", false,-1, 56,0);
        tracep->declBus(c+5794,"VerilatedTesterWrapper Queue T16", false,-1, 8,0);
        tracep->declQuad(c+5795,"VerilatedTesterWrapper Queue T17", false,-1, 32,0);
        tracep->declBus(c+260,"VerilatedTesterWrapper Queue T18", false,-1, 7,0);
        tracep->declQuad(c+258,"VerilatedTesterWrapper Queue T19", false,-1, 47,0);
        tracep->declBit(c+257,"VerilatedTesterWrapper Queue T20", false,-1);
        tracep->declBus(c+256,"VerilatedTesterWrapper Queue T21", false,-1, 31,0);
        tracep->declBit(c+255,"VerilatedTesterWrapper Queue T22", false,-1);
        tracep->declBit(c+5797,"VerilatedTesterWrapper Queue empty", false,-1);
        tracep->declBit(c+5798,"VerilatedTesterWrapper Queue T23", false,-1);
        tracep->declBit(c+254,"VerilatedTesterWrapper Queue T24", false,-1);
        tracep->declBit(c+5799,"VerilatedTesterWrapper Queue full", false,-1);
        tracep->declBus(c+51,"VerilatedTesterWrapper Queue initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_1 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_1 reset", false,-1);
        tracep->declBit(c+262,"VerilatedTesterWrapper Queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+255,"VerilatedTesterWrapper Queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+256,"VerilatedTesterWrapper Queue_1 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+257,"VerilatedTesterWrapper Queue_1 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+258,"VerilatedTesterWrapper Queue_1 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+260,"VerilatedTesterWrapper Queue_1 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+261,"VerilatedTesterWrapper Queue_1 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+270,"VerilatedTesterWrapper Queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+263,"VerilatedTesterWrapper Queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+264,"VerilatedTesterWrapper Queue_1 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+265,"VerilatedTesterWrapper Queue_1 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+266,"VerilatedTesterWrapper Queue_1 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+268,"VerilatedTesterWrapper Queue_1 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+269,"VerilatedTesterWrapper Queue_1 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5800,"VerilatedTesterWrapper Queue_1 io_count", false,-1, 1,0);
        tracep->declBus(c+5800,"VerilatedTesterWrapper Queue_1 T0", false,-1, 1,0);
        tracep->declBit(c+5801,"VerilatedTesterWrapper Queue_1 ptr_diff", false,-1);
        tracep->declBit(c+5802,"VerilatedTesterWrapper Queue_1 R1", false,-1);
        tracep->declBit(c+6978,"VerilatedTesterWrapper Queue_1 T25", false,-1);
        tracep->declBit(c+5803,"VerilatedTesterWrapper Queue_1 T2", false,-1);
        tracep->declBit(c+5804,"VerilatedTesterWrapper Queue_1 T3", false,-1);
        tracep->declBit(c+5805,"VerilatedTesterWrapper Queue_1 do_deq", false,-1);
        tracep->declBit(c+5806,"VerilatedTesterWrapper Queue_1 R4", false,-1);
        tracep->declBit(c+6979,"VerilatedTesterWrapper Queue_1 T26", false,-1);
        tracep->declBit(c+5807,"VerilatedTesterWrapper Queue_1 T5", false,-1);
        tracep->declBit(c+5808,"VerilatedTesterWrapper Queue_1 T6", false,-1);
        tracep->declBit(c+5809,"VerilatedTesterWrapper Queue_1 do_enq", false,-1);
        tracep->declBit(c+5810,"VerilatedTesterWrapper Queue_1 T7", false,-1);
        tracep->declBit(c+5811,"VerilatedTesterWrapper Queue_1 ptr_match", false,-1);
        tracep->declBit(c+5812,"VerilatedTesterWrapper Queue_1 maybe_full", false,-1);
        tracep->declBit(c+6980,"VerilatedTesterWrapper Queue_1 T27", false,-1);
        tracep->declBit(c+5813,"VerilatedTesterWrapper Queue_1 T8", false,-1);
        tracep->declBit(c+5814,"VerilatedTesterWrapper Queue_1 T9", false,-1);
        tracep->declBit(c+269,"VerilatedTesterWrapper Queue_1 T10", false,-1);
        tracep->declArray(c+5815,"VerilatedTesterWrapper Queue_1 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5818+i*3,"VerilatedTesterWrapper Queue_1 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7230,"VerilatedTesterWrapper Queue_1 T12", false,-1, 89,0);
        tracep->declArray(c+5780,"VerilatedTesterWrapper Queue_1 T13", false,-1, 89,0);
        tracep->declArray(c+5780,"VerilatedTesterWrapper Queue_1 T14", false,-1, 89,0);
        tracep->declQuad(c+5824,"VerilatedTesterWrapper Queue_1 T15", false,-1, 56,0);
        tracep->declBus(c+5826,"VerilatedTesterWrapper Queue_1 T16", false,-1, 8,0);
        tracep->declQuad(c+5827,"VerilatedTesterWrapper Queue_1 T17", false,-1, 32,0);
        tracep->declBus(c+268,"VerilatedTesterWrapper Queue_1 T18", false,-1, 7,0);
        tracep->declQuad(c+266,"VerilatedTesterWrapper Queue_1 T19", false,-1, 47,0);
        tracep->declBit(c+265,"VerilatedTesterWrapper Queue_1 T20", false,-1);
        tracep->declBus(c+264,"VerilatedTesterWrapper Queue_1 T21", false,-1, 31,0);
        tracep->declBit(c+263,"VerilatedTesterWrapper Queue_1 T22", false,-1);
        tracep->declBit(c+5829,"VerilatedTesterWrapper Queue_1 empty", false,-1);
        tracep->declBit(c+5830,"VerilatedTesterWrapper Queue_1 T23", false,-1);
        tracep->declBit(c+262,"VerilatedTesterWrapper Queue_1 T24", false,-1);
        tracep->declBit(c+5831,"VerilatedTesterWrapper Queue_1 full", false,-1);
        tracep->declBus(c+52,"VerilatedTesterWrapper Queue_1 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_2 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_2 reset", false,-1);
        tracep->declBit(c+270,"VerilatedTesterWrapper Queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+263,"VerilatedTesterWrapper Queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+264,"VerilatedTesterWrapper Queue_2 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+265,"VerilatedTesterWrapper Queue_2 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+266,"VerilatedTesterWrapper Queue_2 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+268,"VerilatedTesterWrapper Queue_2 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+269,"VerilatedTesterWrapper Queue_2 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+278,"VerilatedTesterWrapper Queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+271,"VerilatedTesterWrapper Queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+272,"VerilatedTesterWrapper Queue_2 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+273,"VerilatedTesterWrapper Queue_2 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+274,"VerilatedTesterWrapper Queue_2 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+276,"VerilatedTesterWrapper Queue_2 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+277,"VerilatedTesterWrapper Queue_2 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5832,"VerilatedTesterWrapper Queue_2 io_count", false,-1, 1,0);
        tracep->declBus(c+5832,"VerilatedTesterWrapper Queue_2 T0", false,-1, 1,0);
        tracep->declBit(c+5833,"VerilatedTesterWrapper Queue_2 ptr_diff", false,-1);
        tracep->declBit(c+5834,"VerilatedTesterWrapper Queue_2 R1", false,-1);
        tracep->declBit(c+6981,"VerilatedTesterWrapper Queue_2 T25", false,-1);
        tracep->declBit(c+5835,"VerilatedTesterWrapper Queue_2 T2", false,-1);
        tracep->declBit(c+5836,"VerilatedTesterWrapper Queue_2 T3", false,-1);
        tracep->declBit(c+5837,"VerilatedTesterWrapper Queue_2 do_deq", false,-1);
        tracep->declBit(c+5838,"VerilatedTesterWrapper Queue_2 R4", false,-1);
        tracep->declBit(c+6982,"VerilatedTesterWrapper Queue_2 T26", false,-1);
        tracep->declBit(c+5839,"VerilatedTesterWrapper Queue_2 T5", false,-1);
        tracep->declBit(c+5840,"VerilatedTesterWrapper Queue_2 T6", false,-1);
        tracep->declBit(c+5841,"VerilatedTesterWrapper Queue_2 do_enq", false,-1);
        tracep->declBit(c+5842,"VerilatedTesterWrapper Queue_2 T7", false,-1);
        tracep->declBit(c+5843,"VerilatedTesterWrapper Queue_2 ptr_match", false,-1);
        tracep->declBit(c+5844,"VerilatedTesterWrapper Queue_2 maybe_full", false,-1);
        tracep->declBit(c+6983,"VerilatedTesterWrapper Queue_2 T27", false,-1);
        tracep->declBit(c+5845,"VerilatedTesterWrapper Queue_2 T8", false,-1);
        tracep->declBit(c+5846,"VerilatedTesterWrapper Queue_2 T9", false,-1);
        tracep->declBit(c+277,"VerilatedTesterWrapper Queue_2 T10", false,-1);
        tracep->declArray(c+5847,"VerilatedTesterWrapper Queue_2 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5850+i*3,"VerilatedTesterWrapper Queue_2 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7233,"VerilatedTesterWrapper Queue_2 T12", false,-1, 89,0);
        tracep->declArray(c+5815,"VerilatedTesterWrapper Queue_2 T13", false,-1, 89,0);
        tracep->declArray(c+5815,"VerilatedTesterWrapper Queue_2 T14", false,-1, 89,0);
        tracep->declQuad(c+5856,"VerilatedTesterWrapper Queue_2 T15", false,-1, 56,0);
        tracep->declBus(c+5858,"VerilatedTesterWrapper Queue_2 T16", false,-1, 8,0);
        tracep->declQuad(c+5859,"VerilatedTesterWrapper Queue_2 T17", false,-1, 32,0);
        tracep->declBus(c+276,"VerilatedTesterWrapper Queue_2 T18", false,-1, 7,0);
        tracep->declQuad(c+274,"VerilatedTesterWrapper Queue_2 T19", false,-1, 47,0);
        tracep->declBit(c+273,"VerilatedTesterWrapper Queue_2 T20", false,-1);
        tracep->declBus(c+272,"VerilatedTesterWrapper Queue_2 T21", false,-1, 31,0);
        tracep->declBit(c+271,"VerilatedTesterWrapper Queue_2 T22", false,-1);
        tracep->declBit(c+5861,"VerilatedTesterWrapper Queue_2 empty", false,-1);
        tracep->declBit(c+5862,"VerilatedTesterWrapper Queue_2 T23", false,-1);
        tracep->declBit(c+270,"VerilatedTesterWrapper Queue_2 T24", false,-1);
        tracep->declBit(c+5863,"VerilatedTesterWrapper Queue_2 full", false,-1);
        tracep->declBus(c+53,"VerilatedTesterWrapper Queue_2 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_3 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_3 reset", false,-1);
        tracep->declBit(c+278,"VerilatedTesterWrapper Queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+271,"VerilatedTesterWrapper Queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+272,"VerilatedTesterWrapper Queue_3 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+273,"VerilatedTesterWrapper Queue_3 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+274,"VerilatedTesterWrapper Queue_3 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+276,"VerilatedTesterWrapper Queue_3 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+277,"VerilatedTesterWrapper Queue_3 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+286,"VerilatedTesterWrapper Queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+279,"VerilatedTesterWrapper Queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+280,"VerilatedTesterWrapper Queue_3 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+281,"VerilatedTesterWrapper Queue_3 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+282,"VerilatedTesterWrapper Queue_3 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+284,"VerilatedTesterWrapper Queue_3 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+285,"VerilatedTesterWrapper Queue_3 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5864,"VerilatedTesterWrapper Queue_3 io_count", false,-1, 1,0);
        tracep->declBus(c+5864,"VerilatedTesterWrapper Queue_3 T0", false,-1, 1,0);
        tracep->declBit(c+5865,"VerilatedTesterWrapper Queue_3 ptr_diff", false,-1);
        tracep->declBit(c+5866,"VerilatedTesterWrapper Queue_3 R1", false,-1);
        tracep->declBit(c+6984,"VerilatedTesterWrapper Queue_3 T25", false,-1);
        tracep->declBit(c+5867,"VerilatedTesterWrapper Queue_3 T2", false,-1);
        tracep->declBit(c+5868,"VerilatedTesterWrapper Queue_3 T3", false,-1);
        tracep->declBit(c+5869,"VerilatedTesterWrapper Queue_3 do_deq", false,-1);
        tracep->declBit(c+5870,"VerilatedTesterWrapper Queue_3 R4", false,-1);
        tracep->declBit(c+6985,"VerilatedTesterWrapper Queue_3 T26", false,-1);
        tracep->declBit(c+5871,"VerilatedTesterWrapper Queue_3 T5", false,-1);
        tracep->declBit(c+5872,"VerilatedTesterWrapper Queue_3 T6", false,-1);
        tracep->declBit(c+5873,"VerilatedTesterWrapper Queue_3 do_enq", false,-1);
        tracep->declBit(c+5874,"VerilatedTesterWrapper Queue_3 T7", false,-1);
        tracep->declBit(c+5875,"VerilatedTesterWrapper Queue_3 ptr_match", false,-1);
        tracep->declBit(c+5876,"VerilatedTesterWrapper Queue_3 maybe_full", false,-1);
        tracep->declBit(c+6986,"VerilatedTesterWrapper Queue_3 T27", false,-1);
        tracep->declBit(c+5877,"VerilatedTesterWrapper Queue_3 T8", false,-1);
        tracep->declBit(c+5878,"VerilatedTesterWrapper Queue_3 T9", false,-1);
        tracep->declBit(c+285,"VerilatedTesterWrapper Queue_3 T10", false,-1);
        tracep->declArray(c+5879,"VerilatedTesterWrapper Queue_3 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5882+i*3,"VerilatedTesterWrapper Queue_3 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7236,"VerilatedTesterWrapper Queue_3 T12", false,-1, 89,0);
        tracep->declArray(c+5847,"VerilatedTesterWrapper Queue_3 T13", false,-1, 89,0);
        tracep->declArray(c+5847,"VerilatedTesterWrapper Queue_3 T14", false,-1, 89,0);
        tracep->declQuad(c+5888,"VerilatedTesterWrapper Queue_3 T15", false,-1, 56,0);
        tracep->declBus(c+5890,"VerilatedTesterWrapper Queue_3 T16", false,-1, 8,0);
        tracep->declQuad(c+5891,"VerilatedTesterWrapper Queue_3 T17", false,-1, 32,0);
        tracep->declBus(c+284,"VerilatedTesterWrapper Queue_3 T18", false,-1, 7,0);
        tracep->declQuad(c+282,"VerilatedTesterWrapper Queue_3 T19", false,-1, 47,0);
        tracep->declBit(c+281,"VerilatedTesterWrapper Queue_3 T20", false,-1);
        tracep->declBus(c+280,"VerilatedTesterWrapper Queue_3 T21", false,-1, 31,0);
        tracep->declBit(c+279,"VerilatedTesterWrapper Queue_3 T22", false,-1);
        tracep->declBit(c+5893,"VerilatedTesterWrapper Queue_3 empty", false,-1);
        tracep->declBit(c+5894,"VerilatedTesterWrapper Queue_3 T23", false,-1);
        tracep->declBit(c+278,"VerilatedTesterWrapper Queue_3 T24", false,-1);
        tracep->declBit(c+5895,"VerilatedTesterWrapper Queue_3 full", false,-1);
        tracep->declBus(c+54,"VerilatedTesterWrapper Queue_3 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_4 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_4 reset", false,-1);
        tracep->declBit(c+286,"VerilatedTesterWrapper Queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+279,"VerilatedTesterWrapper Queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+280,"VerilatedTesterWrapper Queue_4 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+281,"VerilatedTesterWrapper Queue_4 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+282,"VerilatedTesterWrapper Queue_4 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+284,"VerilatedTesterWrapper Queue_4 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+285,"VerilatedTesterWrapper Queue_4 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+294,"VerilatedTesterWrapper Queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+287,"VerilatedTesterWrapper Queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+288,"VerilatedTesterWrapper Queue_4 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+289,"VerilatedTesterWrapper Queue_4 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+290,"VerilatedTesterWrapper Queue_4 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+292,"VerilatedTesterWrapper Queue_4 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+293,"VerilatedTesterWrapper Queue_4 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5896,"VerilatedTesterWrapper Queue_4 io_count", false,-1, 1,0);
        tracep->declBus(c+5896,"VerilatedTesterWrapper Queue_4 T0", false,-1, 1,0);
        tracep->declBit(c+5897,"VerilatedTesterWrapper Queue_4 ptr_diff", false,-1);
        tracep->declBit(c+5898,"VerilatedTesterWrapper Queue_4 R1", false,-1);
        tracep->declBit(c+6987,"VerilatedTesterWrapper Queue_4 T25", false,-1);
        tracep->declBit(c+5899,"VerilatedTesterWrapper Queue_4 T2", false,-1);
        tracep->declBit(c+5900,"VerilatedTesterWrapper Queue_4 T3", false,-1);
        tracep->declBit(c+5901,"VerilatedTesterWrapper Queue_4 do_deq", false,-1);
        tracep->declBit(c+5902,"VerilatedTesterWrapper Queue_4 R4", false,-1);
        tracep->declBit(c+6988,"VerilatedTesterWrapper Queue_4 T26", false,-1);
        tracep->declBit(c+5903,"VerilatedTesterWrapper Queue_4 T5", false,-1);
        tracep->declBit(c+5904,"VerilatedTesterWrapper Queue_4 T6", false,-1);
        tracep->declBit(c+5905,"VerilatedTesterWrapper Queue_4 do_enq", false,-1);
        tracep->declBit(c+5906,"VerilatedTesterWrapper Queue_4 T7", false,-1);
        tracep->declBit(c+5907,"VerilatedTesterWrapper Queue_4 ptr_match", false,-1);
        tracep->declBit(c+5908,"VerilatedTesterWrapper Queue_4 maybe_full", false,-1);
        tracep->declBit(c+6989,"VerilatedTesterWrapper Queue_4 T27", false,-1);
        tracep->declBit(c+5909,"VerilatedTesterWrapper Queue_4 T8", false,-1);
        tracep->declBit(c+5910,"VerilatedTesterWrapper Queue_4 T9", false,-1);
        tracep->declBit(c+293,"VerilatedTesterWrapper Queue_4 T10", false,-1);
        tracep->declArray(c+5911,"VerilatedTesterWrapper Queue_4 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5914+i*3,"VerilatedTesterWrapper Queue_4 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7239,"VerilatedTesterWrapper Queue_4 T12", false,-1, 89,0);
        tracep->declArray(c+5879,"VerilatedTesterWrapper Queue_4 T13", false,-1, 89,0);
        tracep->declArray(c+5879,"VerilatedTesterWrapper Queue_4 T14", false,-1, 89,0);
        tracep->declQuad(c+5920,"VerilatedTesterWrapper Queue_4 T15", false,-1, 56,0);
        tracep->declBus(c+5922,"VerilatedTesterWrapper Queue_4 T16", false,-1, 8,0);
        tracep->declQuad(c+5923,"VerilatedTesterWrapper Queue_4 T17", false,-1, 32,0);
        tracep->declBus(c+292,"VerilatedTesterWrapper Queue_4 T18", false,-1, 7,0);
        tracep->declQuad(c+290,"VerilatedTesterWrapper Queue_4 T19", false,-1, 47,0);
        tracep->declBit(c+289,"VerilatedTesterWrapper Queue_4 T20", false,-1);
        tracep->declBus(c+288,"VerilatedTesterWrapper Queue_4 T21", false,-1, 31,0);
        tracep->declBit(c+287,"VerilatedTesterWrapper Queue_4 T22", false,-1);
        tracep->declBit(c+5925,"VerilatedTesterWrapper Queue_4 empty", false,-1);
        tracep->declBit(c+5926,"VerilatedTesterWrapper Queue_4 T23", false,-1);
        tracep->declBit(c+286,"VerilatedTesterWrapper Queue_4 T24", false,-1);
        tracep->declBit(c+5927,"VerilatedTesterWrapper Queue_4 full", false,-1);
        tracep->declBus(c+55,"VerilatedTesterWrapper Queue_4 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_5 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_5 reset", false,-1);
        tracep->declBit(c+294,"VerilatedTesterWrapper Queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+287,"VerilatedTesterWrapper Queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+288,"VerilatedTesterWrapper Queue_5 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+289,"VerilatedTesterWrapper Queue_5 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+290,"VerilatedTesterWrapper Queue_5 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+292,"VerilatedTesterWrapper Queue_5 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+293,"VerilatedTesterWrapper Queue_5 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+302,"VerilatedTesterWrapper Queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+295,"VerilatedTesterWrapper Queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+296,"VerilatedTesterWrapper Queue_5 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+297,"VerilatedTesterWrapper Queue_5 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+298,"VerilatedTesterWrapper Queue_5 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+300,"VerilatedTesterWrapper Queue_5 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+301,"VerilatedTesterWrapper Queue_5 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5928,"VerilatedTesterWrapper Queue_5 io_count", false,-1, 1,0);
        tracep->declBus(c+5928,"VerilatedTesterWrapper Queue_5 T0", false,-1, 1,0);
        tracep->declBit(c+5929,"VerilatedTesterWrapper Queue_5 ptr_diff", false,-1);
        tracep->declBit(c+5930,"VerilatedTesterWrapper Queue_5 R1", false,-1);
        tracep->declBit(c+6990,"VerilatedTesterWrapper Queue_5 T25", false,-1);
        tracep->declBit(c+5931,"VerilatedTesterWrapper Queue_5 T2", false,-1);
        tracep->declBit(c+5932,"VerilatedTesterWrapper Queue_5 T3", false,-1);
        tracep->declBit(c+5933,"VerilatedTesterWrapper Queue_5 do_deq", false,-1);
        tracep->declBit(c+5934,"VerilatedTesterWrapper Queue_5 R4", false,-1);
        tracep->declBit(c+6991,"VerilatedTesterWrapper Queue_5 T26", false,-1);
        tracep->declBit(c+5935,"VerilatedTesterWrapper Queue_5 T5", false,-1);
        tracep->declBit(c+5936,"VerilatedTesterWrapper Queue_5 T6", false,-1);
        tracep->declBit(c+5937,"VerilatedTesterWrapper Queue_5 do_enq", false,-1);
        tracep->declBit(c+5938,"VerilatedTesterWrapper Queue_5 T7", false,-1);
        tracep->declBit(c+5939,"VerilatedTesterWrapper Queue_5 ptr_match", false,-1);
        tracep->declBit(c+5940,"VerilatedTesterWrapper Queue_5 maybe_full", false,-1);
        tracep->declBit(c+6992,"VerilatedTesterWrapper Queue_5 T27", false,-1);
        tracep->declBit(c+5941,"VerilatedTesterWrapper Queue_5 T8", false,-1);
        tracep->declBit(c+5942,"VerilatedTesterWrapper Queue_5 T9", false,-1);
        tracep->declBit(c+301,"VerilatedTesterWrapper Queue_5 T10", false,-1);
        tracep->declArray(c+5943,"VerilatedTesterWrapper Queue_5 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5946+i*3,"VerilatedTesterWrapper Queue_5 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7242,"VerilatedTesterWrapper Queue_5 T12", false,-1, 89,0);
        tracep->declArray(c+5911,"VerilatedTesterWrapper Queue_5 T13", false,-1, 89,0);
        tracep->declArray(c+5911,"VerilatedTesterWrapper Queue_5 T14", false,-1, 89,0);
        tracep->declQuad(c+5952,"VerilatedTesterWrapper Queue_5 T15", false,-1, 56,0);
        tracep->declBus(c+5954,"VerilatedTesterWrapper Queue_5 T16", false,-1, 8,0);
        tracep->declQuad(c+5955,"VerilatedTesterWrapper Queue_5 T17", false,-1, 32,0);
        tracep->declBus(c+300,"VerilatedTesterWrapper Queue_5 T18", false,-1, 7,0);
        tracep->declQuad(c+298,"VerilatedTesterWrapper Queue_5 T19", false,-1, 47,0);
        tracep->declBit(c+297,"VerilatedTesterWrapper Queue_5 T20", false,-1);
        tracep->declBus(c+296,"VerilatedTesterWrapper Queue_5 T21", false,-1, 31,0);
        tracep->declBit(c+295,"VerilatedTesterWrapper Queue_5 T22", false,-1);
        tracep->declBit(c+5957,"VerilatedTesterWrapper Queue_5 empty", false,-1);
        tracep->declBit(c+5958,"VerilatedTesterWrapper Queue_5 T23", false,-1);
        tracep->declBit(c+294,"VerilatedTesterWrapper Queue_5 T24", false,-1);
        tracep->declBit(c+5959,"VerilatedTesterWrapper Queue_5 full", false,-1);
        tracep->declBus(c+56,"VerilatedTesterWrapper Queue_5 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_6 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_6 reset", false,-1);
        tracep->declBit(c+302,"VerilatedTesterWrapper Queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+295,"VerilatedTesterWrapper Queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+296,"VerilatedTesterWrapper Queue_6 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+297,"VerilatedTesterWrapper Queue_6 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+298,"VerilatedTesterWrapper Queue_6 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+300,"VerilatedTesterWrapper Queue_6 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+301,"VerilatedTesterWrapper Queue_6 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+310,"VerilatedTesterWrapper Queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+303,"VerilatedTesterWrapper Queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+304,"VerilatedTesterWrapper Queue_6 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+305,"VerilatedTesterWrapper Queue_6 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+306,"VerilatedTesterWrapper Queue_6 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+308,"VerilatedTesterWrapper Queue_6 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+309,"VerilatedTesterWrapper Queue_6 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5960,"VerilatedTesterWrapper Queue_6 io_count", false,-1, 1,0);
        tracep->declBus(c+5960,"VerilatedTesterWrapper Queue_6 T0", false,-1, 1,0);
        tracep->declBit(c+5961,"VerilatedTesterWrapper Queue_6 ptr_diff", false,-1);
        tracep->declBit(c+5962,"VerilatedTesterWrapper Queue_6 R1", false,-1);
        tracep->declBit(c+6993,"VerilatedTesterWrapper Queue_6 T25", false,-1);
        tracep->declBit(c+5963,"VerilatedTesterWrapper Queue_6 T2", false,-1);
        tracep->declBit(c+5964,"VerilatedTesterWrapper Queue_6 T3", false,-1);
        tracep->declBit(c+5965,"VerilatedTesterWrapper Queue_6 do_deq", false,-1);
        tracep->declBit(c+5966,"VerilatedTesterWrapper Queue_6 R4", false,-1);
        tracep->declBit(c+6994,"VerilatedTesterWrapper Queue_6 T26", false,-1);
        tracep->declBit(c+5967,"VerilatedTesterWrapper Queue_6 T5", false,-1);
        tracep->declBit(c+5968,"VerilatedTesterWrapper Queue_6 T6", false,-1);
        tracep->declBit(c+5969,"VerilatedTesterWrapper Queue_6 do_enq", false,-1);
        tracep->declBit(c+5970,"VerilatedTesterWrapper Queue_6 T7", false,-1);
        tracep->declBit(c+5971,"VerilatedTesterWrapper Queue_6 ptr_match", false,-1);
        tracep->declBit(c+5972,"VerilatedTesterWrapper Queue_6 maybe_full", false,-1);
        tracep->declBit(c+6995,"VerilatedTesterWrapper Queue_6 T27", false,-1);
        tracep->declBit(c+5973,"VerilatedTesterWrapper Queue_6 T8", false,-1);
        tracep->declBit(c+5974,"VerilatedTesterWrapper Queue_6 T9", false,-1);
        tracep->declBit(c+309,"VerilatedTesterWrapper Queue_6 T10", false,-1);
        tracep->declArray(c+5975,"VerilatedTesterWrapper Queue_6 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5978+i*3,"VerilatedTesterWrapper Queue_6 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7245,"VerilatedTesterWrapper Queue_6 T12", false,-1, 89,0);
        tracep->declArray(c+5943,"VerilatedTesterWrapper Queue_6 T13", false,-1, 89,0);
        tracep->declArray(c+5943,"VerilatedTesterWrapper Queue_6 T14", false,-1, 89,0);
        tracep->declQuad(c+5984,"VerilatedTesterWrapper Queue_6 T15", false,-1, 56,0);
        tracep->declBus(c+5986,"VerilatedTesterWrapper Queue_6 T16", false,-1, 8,0);
        tracep->declQuad(c+5987,"VerilatedTesterWrapper Queue_6 T17", false,-1, 32,0);
        tracep->declBus(c+308,"VerilatedTesterWrapper Queue_6 T18", false,-1, 7,0);
        tracep->declQuad(c+306,"VerilatedTesterWrapper Queue_6 T19", false,-1, 47,0);
        tracep->declBit(c+305,"VerilatedTesterWrapper Queue_6 T20", false,-1);
        tracep->declBus(c+304,"VerilatedTesterWrapper Queue_6 T21", false,-1, 31,0);
        tracep->declBit(c+303,"VerilatedTesterWrapper Queue_6 T22", false,-1);
        tracep->declBit(c+5989,"VerilatedTesterWrapper Queue_6 empty", false,-1);
        tracep->declBit(c+5990,"VerilatedTesterWrapper Queue_6 T23", false,-1);
        tracep->declBit(c+302,"VerilatedTesterWrapper Queue_6 T24", false,-1);
        tracep->declBit(c+5991,"VerilatedTesterWrapper Queue_6 full", false,-1);
        tracep->declBus(c+57,"VerilatedTesterWrapper Queue_6 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_7 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_7 reset", false,-1);
        tracep->declBit(c+310,"VerilatedTesterWrapper Queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+303,"VerilatedTesterWrapper Queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+304,"VerilatedTesterWrapper Queue_7 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+305,"VerilatedTesterWrapper Queue_7 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+306,"VerilatedTesterWrapper Queue_7 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+308,"VerilatedTesterWrapper Queue_7 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+309,"VerilatedTesterWrapper Queue_7 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+318,"VerilatedTesterWrapper Queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+311,"VerilatedTesterWrapper Queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+312,"VerilatedTesterWrapper Queue_7 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+313,"VerilatedTesterWrapper Queue_7 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+314,"VerilatedTesterWrapper Queue_7 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+316,"VerilatedTesterWrapper Queue_7 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+317,"VerilatedTesterWrapper Queue_7 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+5992,"VerilatedTesterWrapper Queue_7 io_count", false,-1, 1,0);
        tracep->declBus(c+5992,"VerilatedTesterWrapper Queue_7 T0", false,-1, 1,0);
        tracep->declBit(c+5993,"VerilatedTesterWrapper Queue_7 ptr_diff", false,-1);
        tracep->declBit(c+5994,"VerilatedTesterWrapper Queue_7 R1", false,-1);
        tracep->declBit(c+6996,"VerilatedTesterWrapper Queue_7 T25", false,-1);
        tracep->declBit(c+5995,"VerilatedTesterWrapper Queue_7 T2", false,-1);
        tracep->declBit(c+5996,"VerilatedTesterWrapper Queue_7 T3", false,-1);
        tracep->declBit(c+5997,"VerilatedTesterWrapper Queue_7 do_deq", false,-1);
        tracep->declBit(c+5998,"VerilatedTesterWrapper Queue_7 R4", false,-1);
        tracep->declBit(c+6997,"VerilatedTesterWrapper Queue_7 T26", false,-1);
        tracep->declBit(c+5999,"VerilatedTesterWrapper Queue_7 T5", false,-1);
        tracep->declBit(c+6000,"VerilatedTesterWrapper Queue_7 T6", false,-1);
        tracep->declBit(c+6001,"VerilatedTesterWrapper Queue_7 do_enq", false,-1);
        tracep->declBit(c+6002,"VerilatedTesterWrapper Queue_7 T7", false,-1);
        tracep->declBit(c+6003,"VerilatedTesterWrapper Queue_7 ptr_match", false,-1);
        tracep->declBit(c+6004,"VerilatedTesterWrapper Queue_7 maybe_full", false,-1);
        tracep->declBit(c+6998,"VerilatedTesterWrapper Queue_7 T27", false,-1);
        tracep->declBit(c+6005,"VerilatedTesterWrapper Queue_7 T8", false,-1);
        tracep->declBit(c+6006,"VerilatedTesterWrapper Queue_7 T9", false,-1);
        tracep->declBit(c+317,"VerilatedTesterWrapper Queue_7 T10", false,-1);
        tracep->declArray(c+6007,"VerilatedTesterWrapper Queue_7 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6010+i*3,"VerilatedTesterWrapper Queue_7 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7248,"VerilatedTesterWrapper Queue_7 T12", false,-1, 89,0);
        tracep->declArray(c+5975,"VerilatedTesterWrapper Queue_7 T13", false,-1, 89,0);
        tracep->declArray(c+5975,"VerilatedTesterWrapper Queue_7 T14", false,-1, 89,0);
        tracep->declQuad(c+6016,"VerilatedTesterWrapper Queue_7 T15", false,-1, 56,0);
        tracep->declBus(c+6018,"VerilatedTesterWrapper Queue_7 T16", false,-1, 8,0);
        tracep->declQuad(c+6019,"VerilatedTesterWrapper Queue_7 T17", false,-1, 32,0);
        tracep->declBus(c+316,"VerilatedTesterWrapper Queue_7 T18", false,-1, 7,0);
        tracep->declQuad(c+314,"VerilatedTesterWrapper Queue_7 T19", false,-1, 47,0);
        tracep->declBit(c+313,"VerilatedTesterWrapper Queue_7 T20", false,-1);
        tracep->declBus(c+312,"VerilatedTesterWrapper Queue_7 T21", false,-1, 31,0);
        tracep->declBit(c+311,"VerilatedTesterWrapper Queue_7 T22", false,-1);
        tracep->declBit(c+6021,"VerilatedTesterWrapper Queue_7 empty", false,-1);
        tracep->declBit(c+6022,"VerilatedTesterWrapper Queue_7 T23", false,-1);
        tracep->declBit(c+310,"VerilatedTesterWrapper Queue_7 T24", false,-1);
        tracep->declBit(c+6023,"VerilatedTesterWrapper Queue_7 full", false,-1);
        tracep->declBus(c+58,"VerilatedTesterWrapper Queue_7 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_8 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_8 reset", false,-1);
        tracep->declBit(c+318,"VerilatedTesterWrapper Queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+311,"VerilatedTesterWrapper Queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+312,"VerilatedTesterWrapper Queue_8 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+313,"VerilatedTesterWrapper Queue_8 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+314,"VerilatedTesterWrapper Queue_8 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+316,"VerilatedTesterWrapper Queue_8 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+317,"VerilatedTesterWrapper Queue_8 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+326,"VerilatedTesterWrapper Queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+319,"VerilatedTesterWrapper Queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+320,"VerilatedTesterWrapper Queue_8 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+321,"VerilatedTesterWrapper Queue_8 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+322,"VerilatedTesterWrapper Queue_8 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+324,"VerilatedTesterWrapper Queue_8 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+325,"VerilatedTesterWrapper Queue_8 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6024,"VerilatedTesterWrapper Queue_8 io_count", false,-1, 1,0);
        tracep->declBus(c+6024,"VerilatedTesterWrapper Queue_8 T0", false,-1, 1,0);
        tracep->declBit(c+6025,"VerilatedTesterWrapper Queue_8 ptr_diff", false,-1);
        tracep->declBit(c+6026,"VerilatedTesterWrapper Queue_8 R1", false,-1);
        tracep->declBit(c+6999,"VerilatedTesterWrapper Queue_8 T25", false,-1);
        tracep->declBit(c+6027,"VerilatedTesterWrapper Queue_8 T2", false,-1);
        tracep->declBit(c+6028,"VerilatedTesterWrapper Queue_8 T3", false,-1);
        tracep->declBit(c+6029,"VerilatedTesterWrapper Queue_8 do_deq", false,-1);
        tracep->declBit(c+6030,"VerilatedTesterWrapper Queue_8 R4", false,-1);
        tracep->declBit(c+7000,"VerilatedTesterWrapper Queue_8 T26", false,-1);
        tracep->declBit(c+6031,"VerilatedTesterWrapper Queue_8 T5", false,-1);
        tracep->declBit(c+6032,"VerilatedTesterWrapper Queue_8 T6", false,-1);
        tracep->declBit(c+6033,"VerilatedTesterWrapper Queue_8 do_enq", false,-1);
        tracep->declBit(c+6034,"VerilatedTesterWrapper Queue_8 T7", false,-1);
        tracep->declBit(c+6035,"VerilatedTesterWrapper Queue_8 ptr_match", false,-1);
        tracep->declBit(c+6036,"VerilatedTesterWrapper Queue_8 maybe_full", false,-1);
        tracep->declBit(c+7001,"VerilatedTesterWrapper Queue_8 T27", false,-1);
        tracep->declBit(c+6037,"VerilatedTesterWrapper Queue_8 T8", false,-1);
        tracep->declBit(c+6038,"VerilatedTesterWrapper Queue_8 T9", false,-1);
        tracep->declBit(c+325,"VerilatedTesterWrapper Queue_8 T10", false,-1);
        tracep->declArray(c+6039,"VerilatedTesterWrapper Queue_8 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6042+i*3,"VerilatedTesterWrapper Queue_8 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7251,"VerilatedTesterWrapper Queue_8 T12", false,-1, 89,0);
        tracep->declArray(c+6007,"VerilatedTesterWrapper Queue_8 T13", false,-1, 89,0);
        tracep->declArray(c+6007,"VerilatedTesterWrapper Queue_8 T14", false,-1, 89,0);
        tracep->declQuad(c+6048,"VerilatedTesterWrapper Queue_8 T15", false,-1, 56,0);
        tracep->declBus(c+6050,"VerilatedTesterWrapper Queue_8 T16", false,-1, 8,0);
        tracep->declQuad(c+6051,"VerilatedTesterWrapper Queue_8 T17", false,-1, 32,0);
        tracep->declBus(c+324,"VerilatedTesterWrapper Queue_8 T18", false,-1, 7,0);
        tracep->declQuad(c+322,"VerilatedTesterWrapper Queue_8 T19", false,-1, 47,0);
        tracep->declBit(c+321,"VerilatedTesterWrapper Queue_8 T20", false,-1);
        tracep->declBus(c+320,"VerilatedTesterWrapper Queue_8 T21", false,-1, 31,0);
        tracep->declBit(c+319,"VerilatedTesterWrapper Queue_8 T22", false,-1);
        tracep->declBit(c+6053,"VerilatedTesterWrapper Queue_8 empty", false,-1);
        tracep->declBit(c+6054,"VerilatedTesterWrapper Queue_8 T23", false,-1);
        tracep->declBit(c+318,"VerilatedTesterWrapper Queue_8 T24", false,-1);
        tracep->declBit(c+6055,"VerilatedTesterWrapper Queue_8 full", false,-1);
        tracep->declBus(c+59,"VerilatedTesterWrapper Queue_8 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_9 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_9 reset", false,-1);
        tracep->declBit(c+326,"VerilatedTesterWrapper Queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+319,"VerilatedTesterWrapper Queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+320,"VerilatedTesterWrapper Queue_9 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+321,"VerilatedTesterWrapper Queue_9 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+322,"VerilatedTesterWrapper Queue_9 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+324,"VerilatedTesterWrapper Queue_9 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+325,"VerilatedTesterWrapper Queue_9 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+334,"VerilatedTesterWrapper Queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+327,"VerilatedTesterWrapper Queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+328,"VerilatedTesterWrapper Queue_9 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+329,"VerilatedTesterWrapper Queue_9 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+330,"VerilatedTesterWrapper Queue_9 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+332,"VerilatedTesterWrapper Queue_9 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+333,"VerilatedTesterWrapper Queue_9 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6056,"VerilatedTesterWrapper Queue_9 io_count", false,-1, 1,0);
        tracep->declBus(c+6056,"VerilatedTesterWrapper Queue_9 T0", false,-1, 1,0);
        tracep->declBit(c+6057,"VerilatedTesterWrapper Queue_9 ptr_diff", false,-1);
        tracep->declBit(c+6058,"VerilatedTesterWrapper Queue_9 R1", false,-1);
        tracep->declBit(c+7002,"VerilatedTesterWrapper Queue_9 T25", false,-1);
        tracep->declBit(c+6059,"VerilatedTesterWrapper Queue_9 T2", false,-1);
        tracep->declBit(c+6060,"VerilatedTesterWrapper Queue_9 T3", false,-1);
        tracep->declBit(c+6061,"VerilatedTesterWrapper Queue_9 do_deq", false,-1);
        tracep->declBit(c+6062,"VerilatedTesterWrapper Queue_9 R4", false,-1);
        tracep->declBit(c+7003,"VerilatedTesterWrapper Queue_9 T26", false,-1);
        tracep->declBit(c+6063,"VerilatedTesterWrapper Queue_9 T5", false,-1);
        tracep->declBit(c+6064,"VerilatedTesterWrapper Queue_9 T6", false,-1);
        tracep->declBit(c+6065,"VerilatedTesterWrapper Queue_9 do_enq", false,-1);
        tracep->declBit(c+6066,"VerilatedTesterWrapper Queue_9 T7", false,-1);
        tracep->declBit(c+6067,"VerilatedTesterWrapper Queue_9 ptr_match", false,-1);
        tracep->declBit(c+6068,"VerilatedTesterWrapper Queue_9 maybe_full", false,-1);
        tracep->declBit(c+7004,"VerilatedTesterWrapper Queue_9 T27", false,-1);
        tracep->declBit(c+6069,"VerilatedTesterWrapper Queue_9 T8", false,-1);
        tracep->declBit(c+6070,"VerilatedTesterWrapper Queue_9 T9", false,-1);
        tracep->declBit(c+333,"VerilatedTesterWrapper Queue_9 T10", false,-1);
        tracep->declArray(c+6071,"VerilatedTesterWrapper Queue_9 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6074+i*3,"VerilatedTesterWrapper Queue_9 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7254,"VerilatedTesterWrapper Queue_9 T12", false,-1, 89,0);
        tracep->declArray(c+6039,"VerilatedTesterWrapper Queue_9 T13", false,-1, 89,0);
        tracep->declArray(c+6039,"VerilatedTesterWrapper Queue_9 T14", false,-1, 89,0);
        tracep->declQuad(c+6080,"VerilatedTesterWrapper Queue_9 T15", false,-1, 56,0);
        tracep->declBus(c+6082,"VerilatedTesterWrapper Queue_9 T16", false,-1, 8,0);
        tracep->declQuad(c+6083,"VerilatedTesterWrapper Queue_9 T17", false,-1, 32,0);
        tracep->declBus(c+332,"VerilatedTesterWrapper Queue_9 T18", false,-1, 7,0);
        tracep->declQuad(c+330,"VerilatedTesterWrapper Queue_9 T19", false,-1, 47,0);
        tracep->declBit(c+329,"VerilatedTesterWrapper Queue_9 T20", false,-1);
        tracep->declBus(c+328,"VerilatedTesterWrapper Queue_9 T21", false,-1, 31,0);
        tracep->declBit(c+327,"VerilatedTesterWrapper Queue_9 T22", false,-1);
        tracep->declBit(c+6085,"VerilatedTesterWrapper Queue_9 empty", false,-1);
        tracep->declBit(c+6086,"VerilatedTesterWrapper Queue_9 T23", false,-1);
        tracep->declBit(c+326,"VerilatedTesterWrapper Queue_9 T24", false,-1);
        tracep->declBit(c+6087,"VerilatedTesterWrapper Queue_9 full", false,-1);
        tracep->declBus(c+60,"VerilatedTesterWrapper Queue_9 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_10 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_10 reset", false,-1);
        tracep->declBit(c+334,"VerilatedTesterWrapper Queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+327,"VerilatedTesterWrapper Queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+328,"VerilatedTesterWrapper Queue_10 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+329,"VerilatedTesterWrapper Queue_10 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+330,"VerilatedTesterWrapper Queue_10 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+332,"VerilatedTesterWrapper Queue_10 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+333,"VerilatedTesterWrapper Queue_10 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+342,"VerilatedTesterWrapper Queue_10 io_deq_ready", false,-1);
    }
}

void VTesterWrapper::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    VTesterWrapper__Syms* __restrict vlSymsp = static_cast<VTesterWrapper__Syms*>(userp);
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+335,"VerilatedTesterWrapper Queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+336,"VerilatedTesterWrapper Queue_10 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+337,"VerilatedTesterWrapper Queue_10 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+338,"VerilatedTesterWrapper Queue_10 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+340,"VerilatedTesterWrapper Queue_10 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+341,"VerilatedTesterWrapper Queue_10 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6088,"VerilatedTesterWrapper Queue_10 io_count", false,-1, 1,0);
        tracep->declBus(c+6088,"VerilatedTesterWrapper Queue_10 T0", false,-1, 1,0);
        tracep->declBit(c+6089,"VerilatedTesterWrapper Queue_10 ptr_diff", false,-1);
        tracep->declBit(c+6090,"VerilatedTesterWrapper Queue_10 R1", false,-1);
        tracep->declBit(c+7005,"VerilatedTesterWrapper Queue_10 T25", false,-1);
        tracep->declBit(c+6091,"VerilatedTesterWrapper Queue_10 T2", false,-1);
        tracep->declBit(c+6092,"VerilatedTesterWrapper Queue_10 T3", false,-1);
        tracep->declBit(c+6093,"VerilatedTesterWrapper Queue_10 do_deq", false,-1);
        tracep->declBit(c+6094,"VerilatedTesterWrapper Queue_10 R4", false,-1);
        tracep->declBit(c+7006,"VerilatedTesterWrapper Queue_10 T26", false,-1);
        tracep->declBit(c+6095,"VerilatedTesterWrapper Queue_10 T5", false,-1);
        tracep->declBit(c+6096,"VerilatedTesterWrapper Queue_10 T6", false,-1);
        tracep->declBit(c+6097,"VerilatedTesterWrapper Queue_10 do_enq", false,-1);
        tracep->declBit(c+6098,"VerilatedTesterWrapper Queue_10 T7", false,-1);
        tracep->declBit(c+6099,"VerilatedTesterWrapper Queue_10 ptr_match", false,-1);
        tracep->declBit(c+6100,"VerilatedTesterWrapper Queue_10 maybe_full", false,-1);
        tracep->declBit(c+7007,"VerilatedTesterWrapper Queue_10 T27", false,-1);
        tracep->declBit(c+6101,"VerilatedTesterWrapper Queue_10 T8", false,-1);
        tracep->declBit(c+6102,"VerilatedTesterWrapper Queue_10 T9", false,-1);
        tracep->declBit(c+341,"VerilatedTesterWrapper Queue_10 T10", false,-1);
        tracep->declArray(c+6103,"VerilatedTesterWrapper Queue_10 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6106+i*3,"VerilatedTesterWrapper Queue_10 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7257,"VerilatedTesterWrapper Queue_10 T12", false,-1, 89,0);
        tracep->declArray(c+6071,"VerilatedTesterWrapper Queue_10 T13", false,-1, 89,0);
        tracep->declArray(c+6071,"VerilatedTesterWrapper Queue_10 T14", false,-1, 89,0);
        tracep->declQuad(c+6112,"VerilatedTesterWrapper Queue_10 T15", false,-1, 56,0);
        tracep->declBus(c+6114,"VerilatedTesterWrapper Queue_10 T16", false,-1, 8,0);
        tracep->declQuad(c+6115,"VerilatedTesterWrapper Queue_10 T17", false,-1, 32,0);
        tracep->declBus(c+340,"VerilatedTesterWrapper Queue_10 T18", false,-1, 7,0);
        tracep->declQuad(c+338,"VerilatedTesterWrapper Queue_10 T19", false,-1, 47,0);
        tracep->declBit(c+337,"VerilatedTesterWrapper Queue_10 T20", false,-1);
        tracep->declBus(c+336,"VerilatedTesterWrapper Queue_10 T21", false,-1, 31,0);
        tracep->declBit(c+335,"VerilatedTesterWrapper Queue_10 T22", false,-1);
        tracep->declBit(c+6117,"VerilatedTesterWrapper Queue_10 empty", false,-1);
        tracep->declBit(c+6118,"VerilatedTesterWrapper Queue_10 T23", false,-1);
        tracep->declBit(c+334,"VerilatedTesterWrapper Queue_10 T24", false,-1);
        tracep->declBit(c+6119,"VerilatedTesterWrapper Queue_10 full", false,-1);
        tracep->declBus(c+61,"VerilatedTesterWrapper Queue_10 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_11 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_11 reset", false,-1);
        tracep->declBit(c+342,"VerilatedTesterWrapper Queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+335,"VerilatedTesterWrapper Queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+336,"VerilatedTesterWrapper Queue_11 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+337,"VerilatedTesterWrapper Queue_11 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+338,"VerilatedTesterWrapper Queue_11 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+340,"VerilatedTesterWrapper Queue_11 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+341,"VerilatedTesterWrapper Queue_11 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+350,"VerilatedTesterWrapper Queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+343,"VerilatedTesterWrapper Queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+344,"VerilatedTesterWrapper Queue_11 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+345,"VerilatedTesterWrapper Queue_11 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+346,"VerilatedTesterWrapper Queue_11 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+348,"VerilatedTesterWrapper Queue_11 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+349,"VerilatedTesterWrapper Queue_11 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6120,"VerilatedTesterWrapper Queue_11 io_count", false,-1, 1,0);
        tracep->declBus(c+6120,"VerilatedTesterWrapper Queue_11 T0", false,-1, 1,0);
        tracep->declBit(c+6121,"VerilatedTesterWrapper Queue_11 ptr_diff", false,-1);
        tracep->declBit(c+6122,"VerilatedTesterWrapper Queue_11 R1", false,-1);
        tracep->declBit(c+7008,"VerilatedTesterWrapper Queue_11 T25", false,-1);
        tracep->declBit(c+6123,"VerilatedTesterWrapper Queue_11 T2", false,-1);
        tracep->declBit(c+6124,"VerilatedTesterWrapper Queue_11 T3", false,-1);
        tracep->declBit(c+6125,"VerilatedTesterWrapper Queue_11 do_deq", false,-1);
        tracep->declBit(c+6126,"VerilatedTesterWrapper Queue_11 R4", false,-1);
        tracep->declBit(c+7009,"VerilatedTesterWrapper Queue_11 T26", false,-1);
        tracep->declBit(c+6127,"VerilatedTesterWrapper Queue_11 T5", false,-1);
        tracep->declBit(c+6128,"VerilatedTesterWrapper Queue_11 T6", false,-1);
        tracep->declBit(c+6129,"VerilatedTesterWrapper Queue_11 do_enq", false,-1);
        tracep->declBit(c+6130,"VerilatedTesterWrapper Queue_11 T7", false,-1);
        tracep->declBit(c+6131,"VerilatedTesterWrapper Queue_11 ptr_match", false,-1);
        tracep->declBit(c+6132,"VerilatedTesterWrapper Queue_11 maybe_full", false,-1);
        tracep->declBit(c+7010,"VerilatedTesterWrapper Queue_11 T27", false,-1);
        tracep->declBit(c+6133,"VerilatedTesterWrapper Queue_11 T8", false,-1);
        tracep->declBit(c+6134,"VerilatedTesterWrapper Queue_11 T9", false,-1);
        tracep->declBit(c+349,"VerilatedTesterWrapper Queue_11 T10", false,-1);
        tracep->declArray(c+6135,"VerilatedTesterWrapper Queue_11 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6138+i*3,"VerilatedTesterWrapper Queue_11 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7260,"VerilatedTesterWrapper Queue_11 T12", false,-1, 89,0);
        tracep->declArray(c+6103,"VerilatedTesterWrapper Queue_11 T13", false,-1, 89,0);
        tracep->declArray(c+6103,"VerilatedTesterWrapper Queue_11 T14", false,-1, 89,0);
        tracep->declQuad(c+6144,"VerilatedTesterWrapper Queue_11 T15", false,-1, 56,0);
        tracep->declBus(c+6146,"VerilatedTesterWrapper Queue_11 T16", false,-1, 8,0);
        tracep->declQuad(c+6147,"VerilatedTesterWrapper Queue_11 T17", false,-1, 32,0);
        tracep->declBus(c+348,"VerilatedTesterWrapper Queue_11 T18", false,-1, 7,0);
        tracep->declQuad(c+346,"VerilatedTesterWrapper Queue_11 T19", false,-1, 47,0);
        tracep->declBit(c+345,"VerilatedTesterWrapper Queue_11 T20", false,-1);
        tracep->declBus(c+344,"VerilatedTesterWrapper Queue_11 T21", false,-1, 31,0);
        tracep->declBit(c+343,"VerilatedTesterWrapper Queue_11 T22", false,-1);
        tracep->declBit(c+6149,"VerilatedTesterWrapper Queue_11 empty", false,-1);
        tracep->declBit(c+6150,"VerilatedTesterWrapper Queue_11 T23", false,-1);
        tracep->declBit(c+342,"VerilatedTesterWrapper Queue_11 T24", false,-1);
        tracep->declBit(c+6151,"VerilatedTesterWrapper Queue_11 full", false,-1);
        tracep->declBus(c+62,"VerilatedTesterWrapper Queue_11 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_12 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_12 reset", false,-1);
        tracep->declBit(c+350,"VerilatedTesterWrapper Queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+343,"VerilatedTesterWrapper Queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+344,"VerilatedTesterWrapper Queue_12 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+345,"VerilatedTesterWrapper Queue_12 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+346,"VerilatedTesterWrapper Queue_12 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+348,"VerilatedTesterWrapper Queue_12 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+349,"VerilatedTesterWrapper Queue_12 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+358,"VerilatedTesterWrapper Queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+351,"VerilatedTesterWrapper Queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+352,"VerilatedTesterWrapper Queue_12 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+353,"VerilatedTesterWrapper Queue_12 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+354,"VerilatedTesterWrapper Queue_12 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+356,"VerilatedTesterWrapper Queue_12 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+357,"VerilatedTesterWrapper Queue_12 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6152,"VerilatedTesterWrapper Queue_12 io_count", false,-1, 1,0);
        tracep->declBus(c+6152,"VerilatedTesterWrapper Queue_12 T0", false,-1, 1,0);
        tracep->declBit(c+6153,"VerilatedTesterWrapper Queue_12 ptr_diff", false,-1);
        tracep->declBit(c+6154,"VerilatedTesterWrapper Queue_12 R1", false,-1);
        tracep->declBit(c+7011,"VerilatedTesterWrapper Queue_12 T25", false,-1);
        tracep->declBit(c+6155,"VerilatedTesterWrapper Queue_12 T2", false,-1);
        tracep->declBit(c+6156,"VerilatedTesterWrapper Queue_12 T3", false,-1);
        tracep->declBit(c+6157,"VerilatedTesterWrapper Queue_12 do_deq", false,-1);
        tracep->declBit(c+6158,"VerilatedTesterWrapper Queue_12 R4", false,-1);
        tracep->declBit(c+7012,"VerilatedTesterWrapper Queue_12 T26", false,-1);
        tracep->declBit(c+6159,"VerilatedTesterWrapper Queue_12 T5", false,-1);
        tracep->declBit(c+6160,"VerilatedTesterWrapper Queue_12 T6", false,-1);
        tracep->declBit(c+6161,"VerilatedTesterWrapper Queue_12 do_enq", false,-1);
        tracep->declBit(c+6162,"VerilatedTesterWrapper Queue_12 T7", false,-1);
        tracep->declBit(c+6163,"VerilatedTesterWrapper Queue_12 ptr_match", false,-1);
        tracep->declBit(c+6164,"VerilatedTesterWrapper Queue_12 maybe_full", false,-1);
        tracep->declBit(c+7013,"VerilatedTesterWrapper Queue_12 T27", false,-1);
        tracep->declBit(c+6165,"VerilatedTesterWrapper Queue_12 T8", false,-1);
        tracep->declBit(c+6166,"VerilatedTesterWrapper Queue_12 T9", false,-1);
        tracep->declBit(c+357,"VerilatedTesterWrapper Queue_12 T10", false,-1);
        tracep->declArray(c+6167,"VerilatedTesterWrapper Queue_12 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6170+i*3,"VerilatedTesterWrapper Queue_12 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7263,"VerilatedTesterWrapper Queue_12 T12", false,-1, 89,0);
        tracep->declArray(c+6135,"VerilatedTesterWrapper Queue_12 T13", false,-1, 89,0);
        tracep->declArray(c+6135,"VerilatedTesterWrapper Queue_12 T14", false,-1, 89,0);
        tracep->declQuad(c+6176,"VerilatedTesterWrapper Queue_12 T15", false,-1, 56,0);
        tracep->declBus(c+6178,"VerilatedTesterWrapper Queue_12 T16", false,-1, 8,0);
        tracep->declQuad(c+6179,"VerilatedTesterWrapper Queue_12 T17", false,-1, 32,0);
        tracep->declBus(c+356,"VerilatedTesterWrapper Queue_12 T18", false,-1, 7,0);
        tracep->declQuad(c+354,"VerilatedTesterWrapper Queue_12 T19", false,-1, 47,0);
        tracep->declBit(c+353,"VerilatedTesterWrapper Queue_12 T20", false,-1);
        tracep->declBus(c+352,"VerilatedTesterWrapper Queue_12 T21", false,-1, 31,0);
        tracep->declBit(c+351,"VerilatedTesterWrapper Queue_12 T22", false,-1);
        tracep->declBit(c+6181,"VerilatedTesterWrapper Queue_12 empty", false,-1);
        tracep->declBit(c+6182,"VerilatedTesterWrapper Queue_12 T23", false,-1);
        tracep->declBit(c+350,"VerilatedTesterWrapper Queue_12 T24", false,-1);
        tracep->declBit(c+6183,"VerilatedTesterWrapper Queue_12 full", false,-1);
        tracep->declBus(c+63,"VerilatedTesterWrapper Queue_12 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_13 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_13 reset", false,-1);
        tracep->declBit(c+358,"VerilatedTesterWrapper Queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+351,"VerilatedTesterWrapper Queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+352,"VerilatedTesterWrapper Queue_13 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+353,"VerilatedTesterWrapper Queue_13 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+354,"VerilatedTesterWrapper Queue_13 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+356,"VerilatedTesterWrapper Queue_13 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+357,"VerilatedTesterWrapper Queue_13 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+366,"VerilatedTesterWrapper Queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+359,"VerilatedTesterWrapper Queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+360,"VerilatedTesterWrapper Queue_13 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+361,"VerilatedTesterWrapper Queue_13 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+362,"VerilatedTesterWrapper Queue_13 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+364,"VerilatedTesterWrapper Queue_13 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+365,"VerilatedTesterWrapper Queue_13 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6184,"VerilatedTesterWrapper Queue_13 io_count", false,-1, 1,0);
        tracep->declBus(c+6184,"VerilatedTesterWrapper Queue_13 T0", false,-1, 1,0);
        tracep->declBit(c+6185,"VerilatedTesterWrapper Queue_13 ptr_diff", false,-1);
        tracep->declBit(c+6186,"VerilatedTesterWrapper Queue_13 R1", false,-1);
        tracep->declBit(c+7014,"VerilatedTesterWrapper Queue_13 T25", false,-1);
        tracep->declBit(c+6187,"VerilatedTesterWrapper Queue_13 T2", false,-1);
        tracep->declBit(c+6188,"VerilatedTesterWrapper Queue_13 T3", false,-1);
        tracep->declBit(c+6189,"VerilatedTesterWrapper Queue_13 do_deq", false,-1);
        tracep->declBit(c+6190,"VerilatedTesterWrapper Queue_13 R4", false,-1);
        tracep->declBit(c+7015,"VerilatedTesterWrapper Queue_13 T26", false,-1);
        tracep->declBit(c+6191,"VerilatedTesterWrapper Queue_13 T5", false,-1);
        tracep->declBit(c+6192,"VerilatedTesterWrapper Queue_13 T6", false,-1);
        tracep->declBit(c+6193,"VerilatedTesterWrapper Queue_13 do_enq", false,-1);
        tracep->declBit(c+6194,"VerilatedTesterWrapper Queue_13 T7", false,-1);
        tracep->declBit(c+6195,"VerilatedTesterWrapper Queue_13 ptr_match", false,-1);
        tracep->declBit(c+6196,"VerilatedTesterWrapper Queue_13 maybe_full", false,-1);
        tracep->declBit(c+7016,"VerilatedTesterWrapper Queue_13 T27", false,-1);
        tracep->declBit(c+6197,"VerilatedTesterWrapper Queue_13 T8", false,-1);
        tracep->declBit(c+6198,"VerilatedTesterWrapper Queue_13 T9", false,-1);
        tracep->declBit(c+365,"VerilatedTesterWrapper Queue_13 T10", false,-1);
        tracep->declArray(c+6199,"VerilatedTesterWrapper Queue_13 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6202+i*3,"VerilatedTesterWrapper Queue_13 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7266,"VerilatedTesterWrapper Queue_13 T12", false,-1, 89,0);
        tracep->declArray(c+6167,"VerilatedTesterWrapper Queue_13 T13", false,-1, 89,0);
        tracep->declArray(c+6167,"VerilatedTesterWrapper Queue_13 T14", false,-1, 89,0);
        tracep->declQuad(c+6208,"VerilatedTesterWrapper Queue_13 T15", false,-1, 56,0);
        tracep->declBus(c+6210,"VerilatedTesterWrapper Queue_13 T16", false,-1, 8,0);
        tracep->declQuad(c+6211,"VerilatedTesterWrapper Queue_13 T17", false,-1, 32,0);
        tracep->declBus(c+364,"VerilatedTesterWrapper Queue_13 T18", false,-1, 7,0);
        tracep->declQuad(c+362,"VerilatedTesterWrapper Queue_13 T19", false,-1, 47,0);
        tracep->declBit(c+361,"VerilatedTesterWrapper Queue_13 T20", false,-1);
        tracep->declBus(c+360,"VerilatedTesterWrapper Queue_13 T21", false,-1, 31,0);
        tracep->declBit(c+359,"VerilatedTesterWrapper Queue_13 T22", false,-1);
        tracep->declBit(c+6213,"VerilatedTesterWrapper Queue_13 empty", false,-1);
        tracep->declBit(c+6214,"VerilatedTesterWrapper Queue_13 T23", false,-1);
        tracep->declBit(c+358,"VerilatedTesterWrapper Queue_13 T24", false,-1);
        tracep->declBit(c+6215,"VerilatedTesterWrapper Queue_13 full", false,-1);
        tracep->declBus(c+64,"VerilatedTesterWrapper Queue_13 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_14 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_14 reset", false,-1);
        tracep->declBit(c+366,"VerilatedTesterWrapper Queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+359,"VerilatedTesterWrapper Queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+360,"VerilatedTesterWrapper Queue_14 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+361,"VerilatedTesterWrapper Queue_14 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+362,"VerilatedTesterWrapper Queue_14 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+364,"VerilatedTesterWrapper Queue_14 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+365,"VerilatedTesterWrapper Queue_14 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+98,"VerilatedTesterWrapper Queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+367,"VerilatedTesterWrapper Queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+368,"VerilatedTesterWrapper Queue_14 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+6216,"VerilatedTesterWrapper Queue_14 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+369,"VerilatedTesterWrapper Queue_14 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+371,"VerilatedTesterWrapper Queue_14 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+6217,"VerilatedTesterWrapper Queue_14 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6218,"VerilatedTesterWrapper Queue_14 io_count", false,-1, 1,0);
        tracep->declBus(c+6218,"VerilatedTesterWrapper Queue_14 T0", false,-1, 1,0);
        tracep->declBit(c+6219,"VerilatedTesterWrapper Queue_14 ptr_diff", false,-1);
        tracep->declBit(c+6220,"VerilatedTesterWrapper Queue_14 R1", false,-1);
        tracep->declBit(c+7017,"VerilatedTesterWrapper Queue_14 T25", false,-1);
        tracep->declBit(c+6221,"VerilatedTesterWrapper Queue_14 T2", false,-1);
        tracep->declBit(c+6222,"VerilatedTesterWrapper Queue_14 T3", false,-1);
        tracep->declBit(c+6223,"VerilatedTesterWrapper Queue_14 do_deq", false,-1);
        tracep->declBit(c+6224,"VerilatedTesterWrapper Queue_14 R4", false,-1);
        tracep->declBit(c+7018,"VerilatedTesterWrapper Queue_14 T26", false,-1);
        tracep->declBit(c+6225,"VerilatedTesterWrapper Queue_14 T5", false,-1);
        tracep->declBit(c+6226,"VerilatedTesterWrapper Queue_14 T6", false,-1);
        tracep->declBit(c+6227,"VerilatedTesterWrapper Queue_14 do_enq", false,-1);
        tracep->declBit(c+6228,"VerilatedTesterWrapper Queue_14 T7", false,-1);
        tracep->declBit(c+6229,"VerilatedTesterWrapper Queue_14 ptr_match", false,-1);
        tracep->declBit(c+6230,"VerilatedTesterWrapper Queue_14 maybe_full", false,-1);
        tracep->declBit(c+7019,"VerilatedTesterWrapper Queue_14 T27", false,-1);
        tracep->declBit(c+6231,"VerilatedTesterWrapper Queue_14 T8", false,-1);
        tracep->declBit(c+6232,"VerilatedTesterWrapper Queue_14 T9", false,-1);
        tracep->declBit(c+6217,"VerilatedTesterWrapper Queue_14 T10", false,-1);
        tracep->declArray(c+6233,"VerilatedTesterWrapper Queue_14 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6236+i*3,"VerilatedTesterWrapper Queue_14 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7269,"VerilatedTesterWrapper Queue_14 T12", false,-1, 89,0);
        tracep->declArray(c+6199,"VerilatedTesterWrapper Queue_14 T13", false,-1, 89,0);
        tracep->declArray(c+6199,"VerilatedTesterWrapper Queue_14 T14", false,-1, 89,0);
        tracep->declQuad(c+6242,"VerilatedTesterWrapper Queue_14 T15", false,-1, 56,0);
        tracep->declBus(c+6244,"VerilatedTesterWrapper Queue_14 T16", false,-1, 8,0);
        tracep->declQuad(c+6245,"VerilatedTesterWrapper Queue_14 T17", false,-1, 32,0);
        tracep->declBus(c+371,"VerilatedTesterWrapper Queue_14 T18", false,-1, 7,0);
        tracep->declQuad(c+369,"VerilatedTesterWrapper Queue_14 T19", false,-1, 47,0);
        tracep->declBit(c+6216,"VerilatedTesterWrapper Queue_14 T20", false,-1);
        tracep->declBus(c+368,"VerilatedTesterWrapper Queue_14 T21", false,-1, 31,0);
        tracep->declBit(c+367,"VerilatedTesterWrapper Queue_14 T22", false,-1);
        tracep->declBit(c+106,"VerilatedTesterWrapper Queue_14 empty", false,-1);
        tracep->declBit(c+6247,"VerilatedTesterWrapper Queue_14 T23", false,-1);
        tracep->declBit(c+366,"VerilatedTesterWrapper Queue_14 T24", false,-1);
        tracep->declBit(c+6248,"VerilatedTesterWrapper Queue_14 full", false,-1);
        tracep->declBus(c+65,"VerilatedTesterWrapper Queue_14 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_15 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_15 reset", false,-1);
        tracep->declBit(c+372,"VerilatedTesterWrapper Queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+475,"VerilatedTesterWrapper Queue_15 io_enq_valid", false,-1);
        tracep->declQuad(c+476,"VerilatedTesterWrapper Queue_15 io_enq_bits", false,-1, 63,0);
        tracep->declBit(c+90,"VerilatedTesterWrapper Queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+373,"VerilatedTesterWrapper Queue_15 io_deq_valid", false,-1);
        tracep->declQuad(c+374,"VerilatedTesterWrapper Queue_15 io_deq_bits", false,-1, 63,0);
        tracep->declBus(c+6249,"VerilatedTesterWrapper Queue_15 io_count", false,-1, 4,0);
        tracep->declBus(c+6249,"VerilatedTesterWrapper Queue_15 T0", false,-1, 4,0);
        tracep->declBus(c+6250,"VerilatedTesterWrapper Queue_15 ptr_diff", false,-1, 3,0);
        tracep->declBus(c+6251,"VerilatedTesterWrapper Queue_15 R1", false,-1, 3,0);
        tracep->declBus(c+7020,"VerilatedTesterWrapper Queue_15 T15", false,-1, 3,0);
        tracep->declBus(c+6252,"VerilatedTesterWrapper Queue_15 T2", false,-1, 3,0);
        tracep->declBus(c+6253,"VerilatedTesterWrapper Queue_15 T3", false,-1, 3,0);
        tracep->declBit(c+6254,"VerilatedTesterWrapper Queue_15 do_deq", false,-1);
        tracep->declBus(c+6255,"VerilatedTesterWrapper Queue_15 R4", false,-1, 3,0);
        tracep->declBus(c+7021,"VerilatedTesterWrapper Queue_15 T16", false,-1, 3,0);
        tracep->declBus(c+6256,"VerilatedTesterWrapper Queue_15 T5", false,-1, 3,0);
        tracep->declBus(c+6257,"VerilatedTesterWrapper Queue_15 T6", false,-1, 3,0);
        tracep->declBit(c+6258,"VerilatedTesterWrapper Queue_15 do_enq", false,-1);
        tracep->declBit(c+6259,"VerilatedTesterWrapper Queue_15 T7", false,-1);
        tracep->declBit(c+6260,"VerilatedTesterWrapper Queue_15 ptr_match", false,-1);
        tracep->declBit(c+6261,"VerilatedTesterWrapper Queue_15 maybe_full", false,-1);
        tracep->declBit(c+7022,"VerilatedTesterWrapper Queue_15 T17", false,-1);
        tracep->declBit(c+6262,"VerilatedTesterWrapper Queue_15 T8", false,-1);
        tracep->declBit(c+6263,"VerilatedTesterWrapper Queue_15 T9", false,-1);
        tracep->declQuad(c+374,"VerilatedTesterWrapper Queue_15 T10", false,-1, 63,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declQuad(c+6264+i*2,"VerilatedTesterWrapper Queue_15 ram", true,(i+0), 63,0);}}
        tracep->declQuad(c+7272,"VerilatedTesterWrapper Queue_15 T11", false,-1, 63,0);
        tracep->declBit(c+373,"VerilatedTesterWrapper Queue_15 T12", false,-1);
        tracep->declBit(c+6296,"VerilatedTesterWrapper Queue_15 empty", false,-1);
        tracep->declBit(c+6297,"VerilatedTesterWrapper Queue_15 T13", false,-1);
        tracep->declBit(c+372,"VerilatedTesterWrapper Queue_15 T14", false,-1);
        tracep->declBit(c+6298,"VerilatedTesterWrapper Queue_15 full", false,-1);
        tracep->declBus(c+66,"VerilatedTesterWrapper Queue_15 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_16 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_16 reset", false,-1);
        tracep->declBit(c+376,"VerilatedTesterWrapper Queue_16 io_enq_ready", false,-1);
        tracep->declBit(c+96,"VerilatedTesterWrapper Queue_16 io_enq_valid", false,-1);
        tracep->declBus(c+94,"VerilatedTesterWrapper Queue_16 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+7121,"VerilatedTesterWrapper Queue_16 io_enq_bits_readData", false,-1, 63,0);
        tracep->declBit(c+7065,"VerilatedTesterWrapper Queue_16 io_enq_bits_isWrite", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper Queue_16 io_enq_bits_isLast", false,-1);
        tracep->declBit(c+7065,"VerilatedTesterWrapper Queue_16 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+7066,"VerilatedTesterWrapper Queue_16 io_deq_ready", false,-1);
        tracep->declBit(c+377,"VerilatedTesterWrapper Queue_16 io_deq_valid", false,-1);
        tracep->declBus(c+378,"VerilatedTesterWrapper Queue_16 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declQuad(c+379,"VerilatedTesterWrapper Queue_16 io_deq_bits_readData", false,-1, 63,0);
        tracep->declBit(c+381,"VerilatedTesterWrapper Queue_16 io_deq_bits_isWrite", false,-1);
        tracep->declBit(c+382,"VerilatedTesterWrapper Queue_16 io_deq_bits_isLast", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper Queue_16 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6299,"VerilatedTesterWrapper Queue_16 io_count", false,-1, 4,0);
        tracep->declBus(c+6299,"VerilatedTesterWrapper Queue_16 T0", false,-1, 4,0);
        tracep->declBus(c+6300,"VerilatedTesterWrapper Queue_16 ptr_diff", false,-1, 3,0);
        tracep->declBus(c+6301,"VerilatedTesterWrapper Queue_16 R1", false,-1, 3,0);
        tracep->declBus(c+7023,"VerilatedTesterWrapper Queue_16 T25", false,-1, 3,0);
        tracep->declBus(c+6302,"VerilatedTesterWrapper Queue_16 T2", false,-1, 3,0);
        tracep->declBus(c+6303,"VerilatedTesterWrapper Queue_16 T3", false,-1, 3,0);
        tracep->declBit(c+377,"VerilatedTesterWrapper Queue_16 do_deq", false,-1);
        tracep->declBus(c+6304,"VerilatedTesterWrapper Queue_16 R4", false,-1, 3,0);
        tracep->declBus(c+7024,"VerilatedTesterWrapper Queue_16 T26", false,-1, 3,0);
        tracep->declBus(c+6305,"VerilatedTesterWrapper Queue_16 T5", false,-1, 3,0);
        tracep->declBus(c+6306,"VerilatedTesterWrapper Queue_16 T6", false,-1, 3,0);
        tracep->declBit(c+6307,"VerilatedTesterWrapper Queue_16 do_enq", false,-1);
        tracep->declBit(c+6308,"VerilatedTesterWrapper Queue_16 T7", false,-1);
        tracep->declBit(c+6309,"VerilatedTesterWrapper Queue_16 ptr_match", false,-1);
        tracep->declBit(c+6310,"VerilatedTesterWrapper Queue_16 maybe_full", false,-1);
        tracep->declBit(c+7025,"VerilatedTesterWrapper Queue_16 T27", false,-1);
        tracep->declBit(c+6311,"VerilatedTesterWrapper Queue_16 T8", false,-1);
        tracep->declBit(c+6312,"VerilatedTesterWrapper Queue_16 T9", false,-1);
        tracep->declBit(c+383,"VerilatedTesterWrapper Queue_16 T10", false,-1);
        tracep->declArray(c+6313,"VerilatedTesterWrapper Queue_16 T11", false,-1, 98,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declArray(c+6317+i*4,"VerilatedTesterWrapper Queue_16 ram", true,(i+0), 98,0);}}
        tracep->declArray(c+7274,"VerilatedTesterWrapper Queue_16 T12", false,-1, 98,0);
        tracep->declArray(c+6381,"VerilatedTesterWrapper Queue_16 T13", false,-1, 98,0);
        tracep->declArray(c+6381,"VerilatedTesterWrapper Queue_16 T14", false,-1, 98,0);
        tracep->declBus(c+7278,"VerilatedTesterWrapper Queue_16 T15", false,-1, 2,0);
        tracep->declBus(c+7088,"VerilatedTesterWrapper Queue_16 T16", false,-1, 1,0);
        tracep->declArray(c+6385,"VerilatedTesterWrapper Queue_16 T17", false,-1, 95,0);
        tracep->declBit(c+382,"VerilatedTesterWrapper Queue_16 T18", false,-1);
        tracep->declBit(c+381,"VerilatedTesterWrapper Queue_16 T19", false,-1);
        tracep->declQuad(c+379,"VerilatedTesterWrapper Queue_16 T20", false,-1, 63,0);
        tracep->declBus(c+378,"VerilatedTesterWrapper Queue_16 T21", false,-1, 31,0);
        tracep->declBit(c+377,"VerilatedTesterWrapper Queue_16 T22", false,-1);
        tracep->declBit(c+6388,"VerilatedTesterWrapper Queue_16 empty", false,-1);
        tracep->declBit(c+6389,"VerilatedTesterWrapper Queue_16 T23", false,-1);
        tracep->declBit(c+376,"VerilatedTesterWrapper Queue_16 T24", false,-1);
        tracep->declBit(c+6390,"VerilatedTesterWrapper Queue_16 full", false,-1);
        tracep->declBus(c+67,"VerilatedTesterWrapper Queue_16 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_17 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_17 reset", false,-1);
        tracep->declBit(c+384,"VerilatedTesterWrapper Queue_17 io_enq_ready", false,-1);
        tracep->declBit(c+468,"VerilatedTesterWrapper Queue_17 io_enq_valid", false,-1);
        tracep->declBus(c+469,"VerilatedTesterWrapper Queue_17 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+470,"VerilatedTesterWrapper Queue_17 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+471,"VerilatedTesterWrapper Queue_17 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+473,"VerilatedTesterWrapper Queue_17 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+474,"VerilatedTesterWrapper Queue_17 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+392,"VerilatedTesterWrapper Queue_17 io_deq_ready", false,-1);
        tracep->declBit(c+385,"VerilatedTesterWrapper Queue_17 io_deq_valid", false,-1);
        tracep->declBus(c+386,"VerilatedTesterWrapper Queue_17 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+387,"VerilatedTesterWrapper Queue_17 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+388,"VerilatedTesterWrapper Queue_17 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+390,"VerilatedTesterWrapper Queue_17 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+391,"VerilatedTesterWrapper Queue_17 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6391,"VerilatedTesterWrapper Queue_17 io_count", false,-1, 1,0);
        tracep->declBus(c+6391,"VerilatedTesterWrapper Queue_17 T0", false,-1, 1,0);
        tracep->declBit(c+6392,"VerilatedTesterWrapper Queue_17 ptr_diff", false,-1);
        tracep->declBit(c+6393,"VerilatedTesterWrapper Queue_17 R1", false,-1);
        tracep->declBit(c+7026,"VerilatedTesterWrapper Queue_17 T25", false,-1);
        tracep->declBit(c+6394,"VerilatedTesterWrapper Queue_17 T2", false,-1);
        tracep->declBit(c+6395,"VerilatedTesterWrapper Queue_17 T3", false,-1);
        tracep->declBit(c+6396,"VerilatedTesterWrapper Queue_17 do_deq", false,-1);
        tracep->declBit(c+6397,"VerilatedTesterWrapper Queue_17 R4", false,-1);
        tracep->declBit(c+7027,"VerilatedTesterWrapper Queue_17 T26", false,-1);
        tracep->declBit(c+6398,"VerilatedTesterWrapper Queue_17 T5", false,-1);
        tracep->declBit(c+6399,"VerilatedTesterWrapper Queue_17 T6", false,-1);
        tracep->declBit(c+6400,"VerilatedTesterWrapper Queue_17 do_enq", false,-1);
        tracep->declBit(c+6401,"VerilatedTesterWrapper Queue_17 T7", false,-1);
        tracep->declBit(c+6402,"VerilatedTesterWrapper Queue_17 ptr_match", false,-1);
        tracep->declBit(c+6403,"VerilatedTesterWrapper Queue_17 maybe_full", false,-1);
        tracep->declBit(c+7028,"VerilatedTesterWrapper Queue_17 T27", false,-1);
        tracep->declBit(c+6404,"VerilatedTesterWrapper Queue_17 T8", false,-1);
        tracep->declBit(c+6405,"VerilatedTesterWrapper Queue_17 T9", false,-1);
        tracep->declBit(c+391,"VerilatedTesterWrapper Queue_17 T10", false,-1);
        tracep->declArray(c+6406,"VerilatedTesterWrapper Queue_17 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6409+i*3,"VerilatedTesterWrapper Queue_17 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7279,"VerilatedTesterWrapper Queue_17 T12", false,-1, 89,0);
        tracep->declArray(c+6415,"VerilatedTesterWrapper Queue_17 T13", false,-1, 89,0);
        tracep->declArray(c+6415,"VerilatedTesterWrapper Queue_17 T14", false,-1, 89,0);
        tracep->declQuad(c+6418,"VerilatedTesterWrapper Queue_17 T15", false,-1, 56,0);
        tracep->declBus(c+6420,"VerilatedTesterWrapper Queue_17 T16", false,-1, 8,0);
        tracep->declQuad(c+6421,"VerilatedTesterWrapper Queue_17 T17", false,-1, 32,0);
        tracep->declBus(c+390,"VerilatedTesterWrapper Queue_17 T18", false,-1, 7,0);
        tracep->declQuad(c+388,"VerilatedTesterWrapper Queue_17 T19", false,-1, 47,0);
        tracep->declBit(c+387,"VerilatedTesterWrapper Queue_17 T20", false,-1);
        tracep->declBus(c+386,"VerilatedTesterWrapper Queue_17 T21", false,-1, 31,0);
        tracep->declBit(c+385,"VerilatedTesterWrapper Queue_17 T22", false,-1);
        tracep->declBit(c+6423,"VerilatedTesterWrapper Queue_17 empty", false,-1);
        tracep->declBit(c+6424,"VerilatedTesterWrapper Queue_17 T23", false,-1);
        tracep->declBit(c+384,"VerilatedTesterWrapper Queue_17 T24", false,-1);
        tracep->declBit(c+6425,"VerilatedTesterWrapper Queue_17 full", false,-1);
        tracep->declBus(c+68,"VerilatedTesterWrapper Queue_17 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_18 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_18 reset", false,-1);
        tracep->declBit(c+392,"VerilatedTesterWrapper Queue_18 io_enq_ready", false,-1);
        tracep->declBit(c+385,"VerilatedTesterWrapper Queue_18 io_enq_valid", false,-1);
        tracep->declBus(c+386,"VerilatedTesterWrapper Queue_18 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+387,"VerilatedTesterWrapper Queue_18 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+388,"VerilatedTesterWrapper Queue_18 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+390,"VerilatedTesterWrapper Queue_18 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+391,"VerilatedTesterWrapper Queue_18 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+400,"VerilatedTesterWrapper Queue_18 io_deq_ready", false,-1);
        tracep->declBit(c+393,"VerilatedTesterWrapper Queue_18 io_deq_valid", false,-1);
        tracep->declBus(c+394,"VerilatedTesterWrapper Queue_18 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+395,"VerilatedTesterWrapper Queue_18 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+396,"VerilatedTesterWrapper Queue_18 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+398,"VerilatedTesterWrapper Queue_18 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+399,"VerilatedTesterWrapper Queue_18 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6426,"VerilatedTesterWrapper Queue_18 io_count", false,-1, 1,0);
        tracep->declBus(c+6426,"VerilatedTesterWrapper Queue_18 T0", false,-1, 1,0);
        tracep->declBit(c+6427,"VerilatedTesterWrapper Queue_18 ptr_diff", false,-1);
        tracep->declBit(c+6428,"VerilatedTesterWrapper Queue_18 R1", false,-1);
        tracep->declBit(c+7029,"VerilatedTesterWrapper Queue_18 T25", false,-1);
        tracep->declBit(c+6429,"VerilatedTesterWrapper Queue_18 T2", false,-1);
        tracep->declBit(c+6430,"VerilatedTesterWrapper Queue_18 T3", false,-1);
        tracep->declBit(c+6431,"VerilatedTesterWrapper Queue_18 do_deq", false,-1);
        tracep->declBit(c+6432,"VerilatedTesterWrapper Queue_18 R4", false,-1);
        tracep->declBit(c+7030,"VerilatedTesterWrapper Queue_18 T26", false,-1);
        tracep->declBit(c+6433,"VerilatedTesterWrapper Queue_18 T5", false,-1);
        tracep->declBit(c+6434,"VerilatedTesterWrapper Queue_18 T6", false,-1);
        tracep->declBit(c+6435,"VerilatedTesterWrapper Queue_18 do_enq", false,-1);
        tracep->declBit(c+6436,"VerilatedTesterWrapper Queue_18 T7", false,-1);
        tracep->declBit(c+6437,"VerilatedTesterWrapper Queue_18 ptr_match", false,-1);
        tracep->declBit(c+6438,"VerilatedTesterWrapper Queue_18 maybe_full", false,-1);
        tracep->declBit(c+7031,"VerilatedTesterWrapper Queue_18 T27", false,-1);
        tracep->declBit(c+6439,"VerilatedTesterWrapper Queue_18 T8", false,-1);
        tracep->declBit(c+6440,"VerilatedTesterWrapper Queue_18 T9", false,-1);
        tracep->declBit(c+399,"VerilatedTesterWrapper Queue_18 T10", false,-1);
        tracep->declArray(c+6441,"VerilatedTesterWrapper Queue_18 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6444+i*3,"VerilatedTesterWrapper Queue_18 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7282,"VerilatedTesterWrapper Queue_18 T12", false,-1, 89,0);
        tracep->declArray(c+6406,"VerilatedTesterWrapper Queue_18 T13", false,-1, 89,0);
        tracep->declArray(c+6406,"VerilatedTesterWrapper Queue_18 T14", false,-1, 89,0);
        tracep->declQuad(c+6450,"VerilatedTesterWrapper Queue_18 T15", false,-1, 56,0);
        tracep->declBus(c+6452,"VerilatedTesterWrapper Queue_18 T16", false,-1, 8,0);
        tracep->declQuad(c+6453,"VerilatedTesterWrapper Queue_18 T17", false,-1, 32,0);
        tracep->declBus(c+398,"VerilatedTesterWrapper Queue_18 T18", false,-1, 7,0);
        tracep->declQuad(c+396,"VerilatedTesterWrapper Queue_18 T19", false,-1, 47,0);
        tracep->declBit(c+395,"VerilatedTesterWrapper Queue_18 T20", false,-1);
        tracep->declBus(c+394,"VerilatedTesterWrapper Queue_18 T21", false,-1, 31,0);
        tracep->declBit(c+393,"VerilatedTesterWrapper Queue_18 T22", false,-1);
        tracep->declBit(c+6455,"VerilatedTesterWrapper Queue_18 empty", false,-1);
        tracep->declBit(c+6456,"VerilatedTesterWrapper Queue_18 T23", false,-1);
        tracep->declBit(c+392,"VerilatedTesterWrapper Queue_18 T24", false,-1);
        tracep->declBit(c+6457,"VerilatedTesterWrapper Queue_18 full", false,-1);
        tracep->declBus(c+69,"VerilatedTesterWrapper Queue_18 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_19 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_19 reset", false,-1);
        tracep->declBit(c+400,"VerilatedTesterWrapper Queue_19 io_enq_ready", false,-1);
        tracep->declBit(c+393,"VerilatedTesterWrapper Queue_19 io_enq_valid", false,-1);
        tracep->declBus(c+394,"VerilatedTesterWrapper Queue_19 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+395,"VerilatedTesterWrapper Queue_19 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+396,"VerilatedTesterWrapper Queue_19 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+398,"VerilatedTesterWrapper Queue_19 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+399,"VerilatedTesterWrapper Queue_19 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+408,"VerilatedTesterWrapper Queue_19 io_deq_ready", false,-1);
        tracep->declBit(c+401,"VerilatedTesterWrapper Queue_19 io_deq_valid", false,-1);
        tracep->declBus(c+402,"VerilatedTesterWrapper Queue_19 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+403,"VerilatedTesterWrapper Queue_19 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+404,"VerilatedTesterWrapper Queue_19 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+406,"VerilatedTesterWrapper Queue_19 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+407,"VerilatedTesterWrapper Queue_19 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6458,"VerilatedTesterWrapper Queue_19 io_count", false,-1, 1,0);
        tracep->declBus(c+6458,"VerilatedTesterWrapper Queue_19 T0", false,-1, 1,0);
        tracep->declBit(c+6459,"VerilatedTesterWrapper Queue_19 ptr_diff", false,-1);
        tracep->declBit(c+6460,"VerilatedTesterWrapper Queue_19 R1", false,-1);
        tracep->declBit(c+7032,"VerilatedTesterWrapper Queue_19 T25", false,-1);
        tracep->declBit(c+6461,"VerilatedTesterWrapper Queue_19 T2", false,-1);
        tracep->declBit(c+6462,"VerilatedTesterWrapper Queue_19 T3", false,-1);
        tracep->declBit(c+6463,"VerilatedTesterWrapper Queue_19 do_deq", false,-1);
        tracep->declBit(c+6464,"VerilatedTesterWrapper Queue_19 R4", false,-1);
        tracep->declBit(c+7033,"VerilatedTesterWrapper Queue_19 T26", false,-1);
        tracep->declBit(c+6465,"VerilatedTesterWrapper Queue_19 T5", false,-1);
        tracep->declBit(c+6466,"VerilatedTesterWrapper Queue_19 T6", false,-1);
        tracep->declBit(c+6467,"VerilatedTesterWrapper Queue_19 do_enq", false,-1);
        tracep->declBit(c+6468,"VerilatedTesterWrapper Queue_19 T7", false,-1);
        tracep->declBit(c+6469,"VerilatedTesterWrapper Queue_19 ptr_match", false,-1);
        tracep->declBit(c+6470,"VerilatedTesterWrapper Queue_19 maybe_full", false,-1);
        tracep->declBit(c+7034,"VerilatedTesterWrapper Queue_19 T27", false,-1);
        tracep->declBit(c+6471,"VerilatedTesterWrapper Queue_19 T8", false,-1);
        tracep->declBit(c+6472,"VerilatedTesterWrapper Queue_19 T9", false,-1);
        tracep->declBit(c+407,"VerilatedTesterWrapper Queue_19 T10", false,-1);
        tracep->declArray(c+6473,"VerilatedTesterWrapper Queue_19 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6476+i*3,"VerilatedTesterWrapper Queue_19 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7285,"VerilatedTesterWrapper Queue_19 T12", false,-1, 89,0);
        tracep->declArray(c+6441,"VerilatedTesterWrapper Queue_19 T13", false,-1, 89,0);
        tracep->declArray(c+6441,"VerilatedTesterWrapper Queue_19 T14", false,-1, 89,0);
        tracep->declQuad(c+6482,"VerilatedTesterWrapper Queue_19 T15", false,-1, 56,0);
        tracep->declBus(c+6484,"VerilatedTesterWrapper Queue_19 T16", false,-1, 8,0);
        tracep->declQuad(c+6485,"VerilatedTesterWrapper Queue_19 T17", false,-1, 32,0);
        tracep->declBus(c+406,"VerilatedTesterWrapper Queue_19 T18", false,-1, 7,0);
        tracep->declQuad(c+404,"VerilatedTesterWrapper Queue_19 T19", false,-1, 47,0);
        tracep->declBit(c+403,"VerilatedTesterWrapper Queue_19 T20", false,-1);
        tracep->declBus(c+402,"VerilatedTesterWrapper Queue_19 T21", false,-1, 31,0);
        tracep->declBit(c+401,"VerilatedTesterWrapper Queue_19 T22", false,-1);
        tracep->declBit(c+6487,"VerilatedTesterWrapper Queue_19 empty", false,-1);
        tracep->declBit(c+6488,"VerilatedTesterWrapper Queue_19 T23", false,-1);
        tracep->declBit(c+400,"VerilatedTesterWrapper Queue_19 T24", false,-1);
        tracep->declBit(c+6489,"VerilatedTesterWrapper Queue_19 full", false,-1);
        tracep->declBus(c+70,"VerilatedTesterWrapper Queue_19 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_20 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_20 reset", false,-1);
        tracep->declBit(c+408,"VerilatedTesterWrapper Queue_20 io_enq_ready", false,-1);
        tracep->declBit(c+401,"VerilatedTesterWrapper Queue_20 io_enq_valid", false,-1);
        tracep->declBus(c+402,"VerilatedTesterWrapper Queue_20 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+403,"VerilatedTesterWrapper Queue_20 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+404,"VerilatedTesterWrapper Queue_20 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+406,"VerilatedTesterWrapper Queue_20 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+407,"VerilatedTesterWrapper Queue_20 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+416,"VerilatedTesterWrapper Queue_20 io_deq_ready", false,-1);
        tracep->declBit(c+409,"VerilatedTesterWrapper Queue_20 io_deq_valid", false,-1);
        tracep->declBus(c+410,"VerilatedTesterWrapper Queue_20 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+411,"VerilatedTesterWrapper Queue_20 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+412,"VerilatedTesterWrapper Queue_20 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+414,"VerilatedTesterWrapper Queue_20 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+415,"VerilatedTesterWrapper Queue_20 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6490,"VerilatedTesterWrapper Queue_20 io_count", false,-1, 1,0);
        tracep->declBus(c+6490,"VerilatedTesterWrapper Queue_20 T0", false,-1, 1,0);
        tracep->declBit(c+6491,"VerilatedTesterWrapper Queue_20 ptr_diff", false,-1);
        tracep->declBit(c+6492,"VerilatedTesterWrapper Queue_20 R1", false,-1);
        tracep->declBit(c+7035,"VerilatedTesterWrapper Queue_20 T25", false,-1);
        tracep->declBit(c+6493,"VerilatedTesterWrapper Queue_20 T2", false,-1);
        tracep->declBit(c+6494,"VerilatedTesterWrapper Queue_20 T3", false,-1);
        tracep->declBit(c+6495,"VerilatedTesterWrapper Queue_20 do_deq", false,-1);
        tracep->declBit(c+6496,"VerilatedTesterWrapper Queue_20 R4", false,-1);
        tracep->declBit(c+7036,"VerilatedTesterWrapper Queue_20 T26", false,-1);
        tracep->declBit(c+6497,"VerilatedTesterWrapper Queue_20 T5", false,-1);
        tracep->declBit(c+6498,"VerilatedTesterWrapper Queue_20 T6", false,-1);
        tracep->declBit(c+6499,"VerilatedTesterWrapper Queue_20 do_enq", false,-1);
        tracep->declBit(c+6500,"VerilatedTesterWrapper Queue_20 T7", false,-1);
        tracep->declBit(c+6501,"VerilatedTesterWrapper Queue_20 ptr_match", false,-1);
        tracep->declBit(c+6502,"VerilatedTesterWrapper Queue_20 maybe_full", false,-1);
        tracep->declBit(c+7037,"VerilatedTesterWrapper Queue_20 T27", false,-1);
        tracep->declBit(c+6503,"VerilatedTesterWrapper Queue_20 T8", false,-1);
        tracep->declBit(c+6504,"VerilatedTesterWrapper Queue_20 T9", false,-1);
        tracep->declBit(c+415,"VerilatedTesterWrapper Queue_20 T10", false,-1);
        tracep->declArray(c+6505,"VerilatedTesterWrapper Queue_20 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6508+i*3,"VerilatedTesterWrapper Queue_20 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7288,"VerilatedTesterWrapper Queue_20 T12", false,-1, 89,0);
        tracep->declArray(c+6473,"VerilatedTesterWrapper Queue_20 T13", false,-1, 89,0);
        tracep->declArray(c+6473,"VerilatedTesterWrapper Queue_20 T14", false,-1, 89,0);
        tracep->declQuad(c+6514,"VerilatedTesterWrapper Queue_20 T15", false,-1, 56,0);
        tracep->declBus(c+6516,"VerilatedTesterWrapper Queue_20 T16", false,-1, 8,0);
        tracep->declQuad(c+6517,"VerilatedTesterWrapper Queue_20 T17", false,-1, 32,0);
        tracep->declBus(c+414,"VerilatedTesterWrapper Queue_20 T18", false,-1, 7,0);
        tracep->declQuad(c+412,"VerilatedTesterWrapper Queue_20 T19", false,-1, 47,0);
        tracep->declBit(c+411,"VerilatedTesterWrapper Queue_20 T20", false,-1);
        tracep->declBus(c+410,"VerilatedTesterWrapper Queue_20 T21", false,-1, 31,0);
        tracep->declBit(c+409,"VerilatedTesterWrapper Queue_20 T22", false,-1);
        tracep->declBit(c+6519,"VerilatedTesterWrapper Queue_20 empty", false,-1);
        tracep->declBit(c+6520,"VerilatedTesterWrapper Queue_20 T23", false,-1);
        tracep->declBit(c+408,"VerilatedTesterWrapper Queue_20 T24", false,-1);
        tracep->declBit(c+6521,"VerilatedTesterWrapper Queue_20 full", false,-1);
        tracep->declBus(c+71,"VerilatedTesterWrapper Queue_20 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_21 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_21 reset", false,-1);
        tracep->declBit(c+416,"VerilatedTesterWrapper Queue_21 io_enq_ready", false,-1);
        tracep->declBit(c+409,"VerilatedTesterWrapper Queue_21 io_enq_valid", false,-1);
        tracep->declBus(c+410,"VerilatedTesterWrapper Queue_21 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+411,"VerilatedTesterWrapper Queue_21 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+412,"VerilatedTesterWrapper Queue_21 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+414,"VerilatedTesterWrapper Queue_21 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+415,"VerilatedTesterWrapper Queue_21 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+424,"VerilatedTesterWrapper Queue_21 io_deq_ready", false,-1);
        tracep->declBit(c+417,"VerilatedTesterWrapper Queue_21 io_deq_valid", false,-1);
        tracep->declBus(c+418,"VerilatedTesterWrapper Queue_21 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+419,"VerilatedTesterWrapper Queue_21 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+420,"VerilatedTesterWrapper Queue_21 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+422,"VerilatedTesterWrapper Queue_21 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+423,"VerilatedTesterWrapper Queue_21 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6522,"VerilatedTesterWrapper Queue_21 io_count", false,-1, 1,0);
        tracep->declBus(c+6522,"VerilatedTesterWrapper Queue_21 T0", false,-1, 1,0);
        tracep->declBit(c+6523,"VerilatedTesterWrapper Queue_21 ptr_diff", false,-1);
        tracep->declBit(c+6524,"VerilatedTesterWrapper Queue_21 R1", false,-1);
        tracep->declBit(c+7038,"VerilatedTesterWrapper Queue_21 T25", false,-1);
        tracep->declBit(c+6525,"VerilatedTesterWrapper Queue_21 T2", false,-1);
        tracep->declBit(c+6526,"VerilatedTesterWrapper Queue_21 T3", false,-1);
        tracep->declBit(c+6527,"VerilatedTesterWrapper Queue_21 do_deq", false,-1);
        tracep->declBit(c+6528,"VerilatedTesterWrapper Queue_21 R4", false,-1);
        tracep->declBit(c+7039,"VerilatedTesterWrapper Queue_21 T26", false,-1);
        tracep->declBit(c+6529,"VerilatedTesterWrapper Queue_21 T5", false,-1);
        tracep->declBit(c+6530,"VerilatedTesterWrapper Queue_21 T6", false,-1);
        tracep->declBit(c+6531,"VerilatedTesterWrapper Queue_21 do_enq", false,-1);
        tracep->declBit(c+6532,"VerilatedTesterWrapper Queue_21 T7", false,-1);
        tracep->declBit(c+6533,"VerilatedTesterWrapper Queue_21 ptr_match", false,-1);
        tracep->declBit(c+6534,"VerilatedTesterWrapper Queue_21 maybe_full", false,-1);
        tracep->declBit(c+7040,"VerilatedTesterWrapper Queue_21 T27", false,-1);
        tracep->declBit(c+6535,"VerilatedTesterWrapper Queue_21 T8", false,-1);
        tracep->declBit(c+6536,"VerilatedTesterWrapper Queue_21 T9", false,-1);
        tracep->declBit(c+423,"VerilatedTesterWrapper Queue_21 T10", false,-1);
        tracep->declArray(c+6537,"VerilatedTesterWrapper Queue_21 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6540+i*3,"VerilatedTesterWrapper Queue_21 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7291,"VerilatedTesterWrapper Queue_21 T12", false,-1, 89,0);
        tracep->declArray(c+6505,"VerilatedTesterWrapper Queue_21 T13", false,-1, 89,0);
        tracep->declArray(c+6505,"VerilatedTesterWrapper Queue_21 T14", false,-1, 89,0);
        tracep->declQuad(c+6546,"VerilatedTesterWrapper Queue_21 T15", false,-1, 56,0);
        tracep->declBus(c+6548,"VerilatedTesterWrapper Queue_21 T16", false,-1, 8,0);
        tracep->declQuad(c+6549,"VerilatedTesterWrapper Queue_21 T17", false,-1, 32,0);
        tracep->declBus(c+422,"VerilatedTesterWrapper Queue_21 T18", false,-1, 7,0);
        tracep->declQuad(c+420,"VerilatedTesterWrapper Queue_21 T19", false,-1, 47,0);
        tracep->declBit(c+419,"VerilatedTesterWrapper Queue_21 T20", false,-1);
        tracep->declBus(c+418,"VerilatedTesterWrapper Queue_21 T21", false,-1, 31,0);
        tracep->declBit(c+417,"VerilatedTesterWrapper Queue_21 T22", false,-1);
        tracep->declBit(c+6551,"VerilatedTesterWrapper Queue_21 empty", false,-1);
        tracep->declBit(c+6552,"VerilatedTesterWrapper Queue_21 T23", false,-1);
        tracep->declBit(c+416,"VerilatedTesterWrapper Queue_21 T24", false,-1);
        tracep->declBit(c+6553,"VerilatedTesterWrapper Queue_21 full", false,-1);
        tracep->declBus(c+72,"VerilatedTesterWrapper Queue_21 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_22 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_22 reset", false,-1);
        tracep->declBit(c+424,"VerilatedTesterWrapper Queue_22 io_enq_ready", false,-1);
        tracep->declBit(c+417,"VerilatedTesterWrapper Queue_22 io_enq_valid", false,-1);
        tracep->declBus(c+418,"VerilatedTesterWrapper Queue_22 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+419,"VerilatedTesterWrapper Queue_22 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+420,"VerilatedTesterWrapper Queue_22 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+422,"VerilatedTesterWrapper Queue_22 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+423,"VerilatedTesterWrapper Queue_22 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+432,"VerilatedTesterWrapper Queue_22 io_deq_ready", false,-1);
        tracep->declBit(c+425,"VerilatedTesterWrapper Queue_22 io_deq_valid", false,-1);
        tracep->declBus(c+426,"VerilatedTesterWrapper Queue_22 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+427,"VerilatedTesterWrapper Queue_22 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+428,"VerilatedTesterWrapper Queue_22 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+430,"VerilatedTesterWrapper Queue_22 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+431,"VerilatedTesterWrapper Queue_22 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6554,"VerilatedTesterWrapper Queue_22 io_count", false,-1, 1,0);
        tracep->declBus(c+6554,"VerilatedTesterWrapper Queue_22 T0", false,-1, 1,0);
        tracep->declBit(c+6555,"VerilatedTesterWrapper Queue_22 ptr_diff", false,-1);
        tracep->declBit(c+6556,"VerilatedTesterWrapper Queue_22 R1", false,-1);
        tracep->declBit(c+7041,"VerilatedTesterWrapper Queue_22 T25", false,-1);
        tracep->declBit(c+6557,"VerilatedTesterWrapper Queue_22 T2", false,-1);
        tracep->declBit(c+6558,"VerilatedTesterWrapper Queue_22 T3", false,-1);
        tracep->declBit(c+6559,"VerilatedTesterWrapper Queue_22 do_deq", false,-1);
        tracep->declBit(c+6560,"VerilatedTesterWrapper Queue_22 R4", false,-1);
        tracep->declBit(c+7042,"VerilatedTesterWrapper Queue_22 T26", false,-1);
        tracep->declBit(c+6561,"VerilatedTesterWrapper Queue_22 T5", false,-1);
        tracep->declBit(c+6562,"VerilatedTesterWrapper Queue_22 T6", false,-1);
        tracep->declBit(c+6563,"VerilatedTesterWrapper Queue_22 do_enq", false,-1);
        tracep->declBit(c+6564,"VerilatedTesterWrapper Queue_22 T7", false,-1);
        tracep->declBit(c+6565,"VerilatedTesterWrapper Queue_22 ptr_match", false,-1);
        tracep->declBit(c+6566,"VerilatedTesterWrapper Queue_22 maybe_full", false,-1);
        tracep->declBit(c+7043,"VerilatedTesterWrapper Queue_22 T27", false,-1);
        tracep->declBit(c+6567,"VerilatedTesterWrapper Queue_22 T8", false,-1);
        tracep->declBit(c+6568,"VerilatedTesterWrapper Queue_22 T9", false,-1);
        tracep->declBit(c+431,"VerilatedTesterWrapper Queue_22 T10", false,-1);
        tracep->declArray(c+6569,"VerilatedTesterWrapper Queue_22 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6572+i*3,"VerilatedTesterWrapper Queue_22 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7294,"VerilatedTesterWrapper Queue_22 T12", false,-1, 89,0);
        tracep->declArray(c+6537,"VerilatedTesterWrapper Queue_22 T13", false,-1, 89,0);
        tracep->declArray(c+6537,"VerilatedTesterWrapper Queue_22 T14", false,-1, 89,0);
        tracep->declQuad(c+6578,"VerilatedTesterWrapper Queue_22 T15", false,-1, 56,0);
        tracep->declBus(c+6580,"VerilatedTesterWrapper Queue_22 T16", false,-1, 8,0);
        tracep->declQuad(c+6581,"VerilatedTesterWrapper Queue_22 T17", false,-1, 32,0);
        tracep->declBus(c+430,"VerilatedTesterWrapper Queue_22 T18", false,-1, 7,0);
        tracep->declQuad(c+428,"VerilatedTesterWrapper Queue_22 T19", false,-1, 47,0);
        tracep->declBit(c+427,"VerilatedTesterWrapper Queue_22 T20", false,-1);
        tracep->declBus(c+426,"VerilatedTesterWrapper Queue_22 T21", false,-1, 31,0);
        tracep->declBit(c+425,"VerilatedTesterWrapper Queue_22 T22", false,-1);
        tracep->declBit(c+6583,"VerilatedTesterWrapper Queue_22 empty", false,-1);
        tracep->declBit(c+6584,"VerilatedTesterWrapper Queue_22 T23", false,-1);
        tracep->declBit(c+424,"VerilatedTesterWrapper Queue_22 T24", false,-1);
        tracep->declBit(c+6585,"VerilatedTesterWrapper Queue_22 full", false,-1);
        tracep->declBus(c+73,"VerilatedTesterWrapper Queue_22 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_23 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_23 reset", false,-1);
        tracep->declBit(c+432,"VerilatedTesterWrapper Queue_23 io_enq_ready", false,-1);
        tracep->declBit(c+425,"VerilatedTesterWrapper Queue_23 io_enq_valid", false,-1);
        tracep->declBus(c+426,"VerilatedTesterWrapper Queue_23 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+427,"VerilatedTesterWrapper Queue_23 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+428,"VerilatedTesterWrapper Queue_23 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+430,"VerilatedTesterWrapper Queue_23 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+431,"VerilatedTesterWrapper Queue_23 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+440,"VerilatedTesterWrapper Queue_23 io_deq_ready", false,-1);
        tracep->declBit(c+433,"VerilatedTesterWrapper Queue_23 io_deq_valid", false,-1);
        tracep->declBus(c+434,"VerilatedTesterWrapper Queue_23 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+435,"VerilatedTesterWrapper Queue_23 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+436,"VerilatedTesterWrapper Queue_23 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+438,"VerilatedTesterWrapper Queue_23 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+439,"VerilatedTesterWrapper Queue_23 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6586,"VerilatedTesterWrapper Queue_23 io_count", false,-1, 1,0);
        tracep->declBus(c+6586,"VerilatedTesterWrapper Queue_23 T0", false,-1, 1,0);
        tracep->declBit(c+6587,"VerilatedTesterWrapper Queue_23 ptr_diff", false,-1);
        tracep->declBit(c+6588,"VerilatedTesterWrapper Queue_23 R1", false,-1);
        tracep->declBit(c+7044,"VerilatedTesterWrapper Queue_23 T25", false,-1);
        tracep->declBit(c+6589,"VerilatedTesterWrapper Queue_23 T2", false,-1);
        tracep->declBit(c+6590,"VerilatedTesterWrapper Queue_23 T3", false,-1);
        tracep->declBit(c+6591,"VerilatedTesterWrapper Queue_23 do_deq", false,-1);
        tracep->declBit(c+6592,"VerilatedTesterWrapper Queue_23 R4", false,-1);
        tracep->declBit(c+7045,"VerilatedTesterWrapper Queue_23 T26", false,-1);
        tracep->declBit(c+6593,"VerilatedTesterWrapper Queue_23 T5", false,-1);
        tracep->declBit(c+6594,"VerilatedTesterWrapper Queue_23 T6", false,-1);
        tracep->declBit(c+6595,"VerilatedTesterWrapper Queue_23 do_enq", false,-1);
        tracep->declBit(c+6596,"VerilatedTesterWrapper Queue_23 T7", false,-1);
        tracep->declBit(c+6597,"VerilatedTesterWrapper Queue_23 ptr_match", false,-1);
        tracep->declBit(c+6598,"VerilatedTesterWrapper Queue_23 maybe_full", false,-1);
        tracep->declBit(c+7046,"VerilatedTesterWrapper Queue_23 T27", false,-1);
        tracep->declBit(c+6599,"VerilatedTesterWrapper Queue_23 T8", false,-1);
        tracep->declBit(c+6600,"VerilatedTesterWrapper Queue_23 T9", false,-1);
        tracep->declBit(c+439,"VerilatedTesterWrapper Queue_23 T10", false,-1);
        tracep->declArray(c+6601,"VerilatedTesterWrapper Queue_23 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6604+i*3,"VerilatedTesterWrapper Queue_23 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7297,"VerilatedTesterWrapper Queue_23 T12", false,-1, 89,0);
        tracep->declArray(c+6569,"VerilatedTesterWrapper Queue_23 T13", false,-1, 89,0);
        tracep->declArray(c+6569,"VerilatedTesterWrapper Queue_23 T14", false,-1, 89,0);
        tracep->declQuad(c+6610,"VerilatedTesterWrapper Queue_23 T15", false,-1, 56,0);
        tracep->declBus(c+6612,"VerilatedTesterWrapper Queue_23 T16", false,-1, 8,0);
        tracep->declQuad(c+6613,"VerilatedTesterWrapper Queue_23 T17", false,-1, 32,0);
        tracep->declBus(c+438,"VerilatedTesterWrapper Queue_23 T18", false,-1, 7,0);
        tracep->declQuad(c+436,"VerilatedTesterWrapper Queue_23 T19", false,-1, 47,0);
        tracep->declBit(c+435,"VerilatedTesterWrapper Queue_23 T20", false,-1);
        tracep->declBus(c+434,"VerilatedTesterWrapper Queue_23 T21", false,-1, 31,0);
        tracep->declBit(c+433,"VerilatedTesterWrapper Queue_23 T22", false,-1);
        tracep->declBit(c+6615,"VerilatedTesterWrapper Queue_23 empty", false,-1);
        tracep->declBit(c+6616,"VerilatedTesterWrapper Queue_23 T23", false,-1);
        tracep->declBit(c+432,"VerilatedTesterWrapper Queue_23 T24", false,-1);
        tracep->declBit(c+6617,"VerilatedTesterWrapper Queue_23 full", false,-1);
        tracep->declBus(c+74,"VerilatedTesterWrapper Queue_23 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_24 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_24 reset", false,-1);
        tracep->declBit(c+440,"VerilatedTesterWrapper Queue_24 io_enq_ready", false,-1);
        tracep->declBit(c+433,"VerilatedTesterWrapper Queue_24 io_enq_valid", false,-1);
        tracep->declBus(c+434,"VerilatedTesterWrapper Queue_24 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+435,"VerilatedTesterWrapper Queue_24 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+436,"VerilatedTesterWrapper Queue_24 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+438,"VerilatedTesterWrapper Queue_24 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+439,"VerilatedTesterWrapper Queue_24 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+448,"VerilatedTesterWrapper Queue_24 io_deq_ready", false,-1);
        tracep->declBit(c+441,"VerilatedTesterWrapper Queue_24 io_deq_valid", false,-1);
        tracep->declBus(c+442,"VerilatedTesterWrapper Queue_24 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+443,"VerilatedTesterWrapper Queue_24 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+444,"VerilatedTesterWrapper Queue_24 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+446,"VerilatedTesterWrapper Queue_24 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+447,"VerilatedTesterWrapper Queue_24 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6618,"VerilatedTesterWrapper Queue_24 io_count", false,-1, 1,0);
        tracep->declBus(c+6618,"VerilatedTesterWrapper Queue_24 T0", false,-1, 1,0);
        tracep->declBit(c+6619,"VerilatedTesterWrapper Queue_24 ptr_diff", false,-1);
        tracep->declBit(c+6620,"VerilatedTesterWrapper Queue_24 R1", false,-1);
        tracep->declBit(c+7047,"VerilatedTesterWrapper Queue_24 T25", false,-1);
        tracep->declBit(c+6621,"VerilatedTesterWrapper Queue_24 T2", false,-1);
        tracep->declBit(c+6622,"VerilatedTesterWrapper Queue_24 T3", false,-1);
        tracep->declBit(c+6623,"VerilatedTesterWrapper Queue_24 do_deq", false,-1);
        tracep->declBit(c+6624,"VerilatedTesterWrapper Queue_24 R4", false,-1);
        tracep->declBit(c+7048,"VerilatedTesterWrapper Queue_24 T26", false,-1);
        tracep->declBit(c+6625,"VerilatedTesterWrapper Queue_24 T5", false,-1);
        tracep->declBit(c+6626,"VerilatedTesterWrapper Queue_24 T6", false,-1);
        tracep->declBit(c+6627,"VerilatedTesterWrapper Queue_24 do_enq", false,-1);
        tracep->declBit(c+6628,"VerilatedTesterWrapper Queue_24 T7", false,-1);
        tracep->declBit(c+6629,"VerilatedTesterWrapper Queue_24 ptr_match", false,-1);
        tracep->declBit(c+6630,"VerilatedTesterWrapper Queue_24 maybe_full", false,-1);
        tracep->declBit(c+7049,"VerilatedTesterWrapper Queue_24 T27", false,-1);
        tracep->declBit(c+6631,"VerilatedTesterWrapper Queue_24 T8", false,-1);
        tracep->declBit(c+6632,"VerilatedTesterWrapper Queue_24 T9", false,-1);
        tracep->declBit(c+447,"VerilatedTesterWrapper Queue_24 T10", false,-1);
        tracep->declArray(c+6633,"VerilatedTesterWrapper Queue_24 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6636+i*3,"VerilatedTesterWrapper Queue_24 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7300,"VerilatedTesterWrapper Queue_24 T12", false,-1, 89,0);
        tracep->declArray(c+6601,"VerilatedTesterWrapper Queue_24 T13", false,-1, 89,0);
        tracep->declArray(c+6601,"VerilatedTesterWrapper Queue_24 T14", false,-1, 89,0);
        tracep->declQuad(c+6642,"VerilatedTesterWrapper Queue_24 T15", false,-1, 56,0);
        tracep->declBus(c+6644,"VerilatedTesterWrapper Queue_24 T16", false,-1, 8,0);
        tracep->declQuad(c+6645,"VerilatedTesterWrapper Queue_24 T17", false,-1, 32,0);
        tracep->declBus(c+446,"VerilatedTesterWrapper Queue_24 T18", false,-1, 7,0);
        tracep->declQuad(c+444,"VerilatedTesterWrapper Queue_24 T19", false,-1, 47,0);
        tracep->declBit(c+443,"VerilatedTesterWrapper Queue_24 T20", false,-1);
        tracep->declBus(c+442,"VerilatedTesterWrapper Queue_24 T21", false,-1, 31,0);
        tracep->declBit(c+441,"VerilatedTesterWrapper Queue_24 T22", false,-1);
        tracep->declBit(c+6647,"VerilatedTesterWrapper Queue_24 empty", false,-1);
        tracep->declBit(c+6648,"VerilatedTesterWrapper Queue_24 T23", false,-1);
        tracep->declBit(c+440,"VerilatedTesterWrapper Queue_24 T24", false,-1);
        tracep->declBit(c+6649,"VerilatedTesterWrapper Queue_24 full", false,-1);
        tracep->declBus(c+75,"VerilatedTesterWrapper Queue_24 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_25 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_25 reset", false,-1);
        tracep->declBit(c+448,"VerilatedTesterWrapper Queue_25 io_enq_ready", false,-1);
        tracep->declBit(c+441,"VerilatedTesterWrapper Queue_25 io_enq_valid", false,-1);
        tracep->declBus(c+442,"VerilatedTesterWrapper Queue_25 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+443,"VerilatedTesterWrapper Queue_25 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+444,"VerilatedTesterWrapper Queue_25 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+446,"VerilatedTesterWrapper Queue_25 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+447,"VerilatedTesterWrapper Queue_25 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+456,"VerilatedTesterWrapper Queue_25 io_deq_ready", false,-1);
        tracep->declBit(c+449,"VerilatedTesterWrapper Queue_25 io_deq_valid", false,-1);
        tracep->declBus(c+450,"VerilatedTesterWrapper Queue_25 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+451,"VerilatedTesterWrapper Queue_25 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+452,"VerilatedTesterWrapper Queue_25 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+454,"VerilatedTesterWrapper Queue_25 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+455,"VerilatedTesterWrapper Queue_25 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6650,"VerilatedTesterWrapper Queue_25 io_count", false,-1, 1,0);
        tracep->declBus(c+6650,"VerilatedTesterWrapper Queue_25 T0", false,-1, 1,0);
        tracep->declBit(c+6651,"VerilatedTesterWrapper Queue_25 ptr_diff", false,-1);
        tracep->declBit(c+6652,"VerilatedTesterWrapper Queue_25 R1", false,-1);
        tracep->declBit(c+7050,"VerilatedTesterWrapper Queue_25 T25", false,-1);
        tracep->declBit(c+6653,"VerilatedTesterWrapper Queue_25 T2", false,-1);
        tracep->declBit(c+6654,"VerilatedTesterWrapper Queue_25 T3", false,-1);
        tracep->declBit(c+6655,"VerilatedTesterWrapper Queue_25 do_deq", false,-1);
        tracep->declBit(c+6656,"VerilatedTesterWrapper Queue_25 R4", false,-1);
        tracep->declBit(c+7051,"VerilatedTesterWrapper Queue_25 T26", false,-1);
        tracep->declBit(c+6657,"VerilatedTesterWrapper Queue_25 T5", false,-1);
        tracep->declBit(c+6658,"VerilatedTesterWrapper Queue_25 T6", false,-1);
        tracep->declBit(c+6659,"VerilatedTesterWrapper Queue_25 do_enq", false,-1);
        tracep->declBit(c+6660,"VerilatedTesterWrapper Queue_25 T7", false,-1);
        tracep->declBit(c+6661,"VerilatedTesterWrapper Queue_25 ptr_match", false,-1);
        tracep->declBit(c+6662,"VerilatedTesterWrapper Queue_25 maybe_full", false,-1);
        tracep->declBit(c+7052,"VerilatedTesterWrapper Queue_25 T27", false,-1);
        tracep->declBit(c+6663,"VerilatedTesterWrapper Queue_25 T8", false,-1);
        tracep->declBit(c+6664,"VerilatedTesterWrapper Queue_25 T9", false,-1);
        tracep->declBit(c+455,"VerilatedTesterWrapper Queue_25 T10", false,-1);
        tracep->declArray(c+6665,"VerilatedTesterWrapper Queue_25 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6668+i*3,"VerilatedTesterWrapper Queue_25 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7303,"VerilatedTesterWrapper Queue_25 T12", false,-1, 89,0);
        tracep->declArray(c+6633,"VerilatedTesterWrapper Queue_25 T13", false,-1, 89,0);
        tracep->declArray(c+6633,"VerilatedTesterWrapper Queue_25 T14", false,-1, 89,0);
        tracep->declQuad(c+6674,"VerilatedTesterWrapper Queue_25 T15", false,-1, 56,0);
        tracep->declBus(c+6676,"VerilatedTesterWrapper Queue_25 T16", false,-1, 8,0);
        tracep->declQuad(c+6677,"VerilatedTesterWrapper Queue_25 T17", false,-1, 32,0);
        tracep->declBus(c+454,"VerilatedTesterWrapper Queue_25 T18", false,-1, 7,0);
        tracep->declQuad(c+452,"VerilatedTesterWrapper Queue_25 T19", false,-1, 47,0);
        tracep->declBit(c+451,"VerilatedTesterWrapper Queue_25 T20", false,-1);
        tracep->declBus(c+450,"VerilatedTesterWrapper Queue_25 T21", false,-1, 31,0);
        tracep->declBit(c+449,"VerilatedTesterWrapper Queue_25 T22", false,-1);
        tracep->declBit(c+6679,"VerilatedTesterWrapper Queue_25 empty", false,-1);
        tracep->declBit(c+6680,"VerilatedTesterWrapper Queue_25 T23", false,-1);
        tracep->declBit(c+448,"VerilatedTesterWrapper Queue_25 T24", false,-1);
        tracep->declBit(c+6681,"VerilatedTesterWrapper Queue_25 full", false,-1);
        tracep->declBus(c+76,"VerilatedTesterWrapper Queue_25 initvar", false,-1, 31,0);
        tracep->declBit(c+6874,"VerilatedTesterWrapper Queue_26 clk", false,-1);
        tracep->declBit(c+6875,"VerilatedTesterWrapper Queue_26 reset", false,-1);
        tracep->declBit(c+456,"VerilatedTesterWrapper Queue_26 io_enq_ready", false,-1);
        tracep->declBit(c+449,"VerilatedTesterWrapper Queue_26 io_enq_valid", false,-1);
        tracep->declBus(c+450,"VerilatedTesterWrapper Queue_26 io_enq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+451,"VerilatedTesterWrapper Queue_26 io_enq_bits_isWrite", false,-1);
        tracep->declQuad(c+452,"VerilatedTesterWrapper Queue_26 io_enq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+454,"VerilatedTesterWrapper Queue_26 io_enq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+455,"VerilatedTesterWrapper Queue_26 io_enq_bits_metaData", false,-1);
        tracep->declBit(c+79,"VerilatedTesterWrapper Queue_26 io_deq_ready", false,-1);
        tracep->declBit(c+457,"VerilatedTesterWrapper Queue_26 io_deq_valid", false,-1);
        tracep->declBus(c+458,"VerilatedTesterWrapper Queue_26 io_deq_bits_channelID", false,-1, 31,0);
        tracep->declBit(c+6682,"VerilatedTesterWrapper Queue_26 io_deq_bits_isWrite", false,-1);
        tracep->declQuad(c+459,"VerilatedTesterWrapper Queue_26 io_deq_bits_addr", false,-1, 47,0);
        tracep->declBus(c+461,"VerilatedTesterWrapper Queue_26 io_deq_bits_numBytes", false,-1, 7,0);
        tracep->declBit(c+6683,"VerilatedTesterWrapper Queue_26 io_deq_bits_metaData", false,-1);
        tracep->declBus(c+6684,"VerilatedTesterWrapper Queue_26 io_count", false,-1, 1,0);
        tracep->declBus(c+6684,"VerilatedTesterWrapper Queue_26 T0", false,-1, 1,0);
        tracep->declBit(c+6685,"VerilatedTesterWrapper Queue_26 ptr_diff", false,-1);
        tracep->declBit(c+6686,"VerilatedTesterWrapper Queue_26 R1", false,-1);
        tracep->declBit(c+7053,"VerilatedTesterWrapper Queue_26 T25", false,-1);
        tracep->declBit(c+6687,"VerilatedTesterWrapper Queue_26 T2", false,-1);
        tracep->declBit(c+6688,"VerilatedTesterWrapper Queue_26 T3", false,-1);
        tracep->declBit(c+6689,"VerilatedTesterWrapper Queue_26 do_deq", false,-1);
        tracep->declBit(c+6690,"VerilatedTesterWrapper Queue_26 R4", false,-1);
        tracep->declBit(c+7054,"VerilatedTesterWrapper Queue_26 T26", false,-1);
        tracep->declBit(c+6691,"VerilatedTesterWrapper Queue_26 T5", false,-1);
        tracep->declBit(c+6692,"VerilatedTesterWrapper Queue_26 T6", false,-1);
        tracep->declBit(c+6693,"VerilatedTesterWrapper Queue_26 do_enq", false,-1);
        tracep->declBit(c+6694,"VerilatedTesterWrapper Queue_26 T7", false,-1);
        tracep->declBit(c+6695,"VerilatedTesterWrapper Queue_26 ptr_match", false,-1);
        tracep->declBit(c+6696,"VerilatedTesterWrapper Queue_26 maybe_full", false,-1);
        tracep->declBit(c+7055,"VerilatedTesterWrapper Queue_26 T27", false,-1);
        tracep->declBit(c+6697,"VerilatedTesterWrapper Queue_26 T8", false,-1);
        tracep->declBit(c+6698,"VerilatedTesterWrapper Queue_26 T9", false,-1);
        tracep->declBit(c+6683,"VerilatedTesterWrapper Queue_26 T10", false,-1);
        tracep->declArray(c+6699,"VerilatedTesterWrapper Queue_26 T11", false,-1, 89,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6702+i*3,"VerilatedTesterWrapper Queue_26 ram", true,(i+0), 89,0);}}
        tracep->declArray(c+7306,"VerilatedTesterWrapper Queue_26 T12", false,-1, 89,0);
        tracep->declArray(c+6665,"VerilatedTesterWrapper Queue_26 T13", false,-1, 89,0);
        tracep->declArray(c+6665,"VerilatedTesterWrapper Queue_26 T14", false,-1, 89,0);
        tracep->declQuad(c+6708,"VerilatedTesterWrapper Queue_26 T15", false,-1, 56,0);
        tracep->declBus(c+6710,"VerilatedTesterWrapper Queue_26 T16", false,-1, 8,0);
        tracep->declQuad(c+6711,"VerilatedTesterWrapper Queue_26 T17", false,-1, 32,0);
        tracep->declBus(c+461,"VerilatedTesterWrapper Queue_26 T18", false,-1, 7,0);
        tracep->declQuad(c+459,"VerilatedTesterWrapper Queue_26 T19", false,-1, 47,0);
        tracep->declBit(c+6682,"VerilatedTesterWrapper Queue_26 T20", false,-1);
        tracep->declBus(c+458,"VerilatedTesterWrapper Queue_26 T21", false,-1, 31,0);
        tracep->declBit(c+457,"VerilatedTesterWrapper Queue_26 T22", false,-1);
        tracep->declBit(c+6713,"VerilatedTesterWrapper Queue_26 empty", false,-1);
        tracep->declBit(c+6714,"VerilatedTesterWrapper Queue_26 T23", false,-1);
        tracep->declBit(c+456,"VerilatedTesterWrapper Queue_26 T24", false,-1);
        tracep->declBit(c+6715,"VerilatedTesterWrapper Queue_26 full", false,-1);
        tracep->declBus(c+77,"VerilatedTesterWrapper Queue_26 initvar", false,-1, 31,0);
    }
}

void VTesterWrapper::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void VTesterWrapper::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    VTesterWrapper__Syms* __restrict vlSymsp = static_cast<VTesterWrapper__Syms*>(userp);
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
        vlTOPp->traceFullSub2(userp, tracep);
    }
}

void VTesterWrapper::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    VTesterWrapper__Syms* __restrict vlSymsp = static_cast<VTesterWrapper__Syms*>(userp);
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*223:0*/ __Vtemp556[7];
    WData/*191:0*/ __Vtemp560[6];
    WData/*159:0*/ __Vtemp563[5];
    WData/*127:0*/ __Vtemp565[4];
    WData/*95:0*/ __Vtemp566[3];
    WData/*95:0*/ __Vtemp567[3];
    WData/*95:0*/ __Vtemp577[3];
    WData/*127:0*/ __Vtemp578[4];
    WData/*127:0*/ __Vtemp579[4];
    WData/*127:0*/ __Vtemp580[4];
    WData/*95:0*/ __Vtemp583[3];
    WData/*223:0*/ __Vtemp584[7];
    WData/*127:0*/ __Vtemp587[4];
    // Body
    {
        tracep->fullIData(oldp+1,(vlTOPp->VerilatedTesterWrapper__DOT__initvar),32);
        tracep->fullQData(oldp+2,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_1_writeData),64);
        tracep->fullQData(oldp+4,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_0_writeData),64);
        tracep->fullQData(oldp+6,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_1_writeData),64);
        tracep->fullQData(oldp+8,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_0_writeData),64);
        tracep->fullIData(oldp+10,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_1_1_writeData),32);
        tracep->fullIData(oldp+11,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_1_0_writeData),32);
        tracep->fullIData(oldp+12,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_0_1_writeData),32);
        tracep->fullIData(oldp+13,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_0_0_writeData),32);
        tracep->fullIData(oldp+14,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__initvar),32);
        tracep->fullIData(oldp+15,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__initvar),32);
        tracep->fullIData(oldp+16,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__initvar),32);
        tracep->fullIData(oldp+17,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__initvar),32);
        tracep->fullIData(oldp+18,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_54_bits),32);
        tracep->fullIData(oldp+19,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_53_bits),32);
        tracep->fullIData(oldp+20,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_51_bits),32);
        tracep->fullIData(oldp+21,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_49_bits),32);
        tracep->fullIData(oldp+22,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_47_bits),32);
        tracep->fullIData(oldp+23,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_45_bits),32);
        tracep->fullIData(oldp+24,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_43_bits),32);
        tracep->fullIData(oldp+25,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_42_bits),32);
        tracep->fullIData(oldp+26,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_41_bits),32);
        tracep->fullIData(oldp+27,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_40_bits),32);
        tracep->fullIData(oldp+28,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_39_bits),32);
        tracep->fullIData(oldp+29,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_27_bits),32);
        tracep->fullIData(oldp+30,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_25_bits),32);
        tracep->fullIData(oldp+31,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_24_bits),32);
        tracep->fullIData(oldp+32,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_23_bits),32);
        tracep->fullIData(oldp+33,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_21_bits),32);
        tracep->fullIData(oldp+34,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_20_bits),32);
        tracep->fullIData(oldp+35,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_19_bits),32);
        tracep->fullIData(oldp+36,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_18_bits),32);
        tracep->fullIData(oldp+37,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_17_bits),32);
        tracep->fullIData(oldp+38,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_16_bits),32);
        tracep->fullIData(oldp+39,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_15_bits),32);
        tracep->fullIData(oldp+40,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_14_bits),32);
        tracep->fullIData(oldp+41,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_12_bits),32);
        tracep->fullIData(oldp+42,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_11_bits),32);
        tracep->fullIData(oldp+43,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_10_bits),32);
        tracep->fullIData(oldp+44,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_9_bits),32);
        tracep->fullIData(oldp+45,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_8_bits),32);
        tracep->fullIData(oldp+46,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_7_bits),32);
        tracep->fullIData(oldp+47,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_6_bits),32);
        tracep->fullIData(oldp+48,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_5_bits),32);
        tracep->fullIData(oldp+49,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_4_bits),32);
        tracep->fullIData(oldp+50,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_2_bits),32);
        tracep->fullIData(oldp+51,(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__initvar),32);
        tracep->fullIData(oldp+52,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__initvar),32);
        tracep->fullIData(oldp+53,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__initvar),32);
        tracep->fullIData(oldp+54,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__initvar),32);
        tracep->fullIData(oldp+55,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__initvar),32);
        tracep->fullIData(oldp+56,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__initvar),32);
        tracep->fullIData(oldp+57,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__initvar),32);
        tracep->fullIData(oldp+58,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__initvar),32);
        tracep->fullIData(oldp+59,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__initvar),32);
        tracep->fullIData(oldp+60,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__initvar),32);
        tracep->fullIData(oldp+61,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__initvar),32);
        tracep->fullIData(oldp+62,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__initvar),32);
        tracep->fullIData(oldp+63,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__initvar),32);
        tracep->fullIData(oldp+64,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__initvar),32);
        tracep->fullIData(oldp+65,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__initvar),32);
        tracep->fullIData(oldp+66,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__initvar),32);
        tracep->fullIData(oldp+67,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__initvar),32);
        tracep->fullIData(oldp+68,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__initvar),32);
        tracep->fullIData(oldp+69,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__initvar),32);
        tracep->fullIData(oldp+70,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__initvar),32);
        tracep->fullIData(oldp+71,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__initvar),32);
        tracep->fullIData(oldp+72,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__initvar),32);
        tracep->fullIData(oldp+73,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__initvar),32);
        tracep->fullIData(oldp+74,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__initvar),32);
        tracep->fullIData(oldp+75,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__initvar),32);
        tracep->fullIData(oldp+76,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__initvar),32);
        tracep->fullIData(oldp+77,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__initvar),32);
        tracep->fullBit(oldp+78,(vlTOPp->VerilatedTesterWrapper__DOT__regWrapperReset));
        tracep->fullBit(oldp+79,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1)))));
        tracep->fullBit(oldp+80,(vlTOPp->VerilatedTesterWrapper__DOT__R1));
        tracep->fullBit(oldp+81,(((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1) 
                                      & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)))) 
                                  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4) 
                                     | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1)))));
        tracep->fullBit(oldp+82,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4) 
                                  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1))));
        tracep->fullBit(oldp+83,(vlTOPp->VerilatedTesterWrapper__DOT__T4));
        tracep->fullBit(oldp+84,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1) 
                                  & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)))));
        tracep->fullBit(oldp+85,((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7))));
        tracep->fullCData(oldp+86,(vlTOPp->VerilatedTesterWrapper__DOT__R7),8);
        tracep->fullCData(oldp+87,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T12)
                                              ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7) 
                                                 - (IData)(8U))
                                              : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4)
                                                  ? 
                                                 ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
                                                   << 0x1fU) 
                                                  | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U] 
                                                     >> 1U))
                                                  : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7))))),8);
        tracep->fullCData(oldp+88,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4)
                                              ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U] 
                                                    >> 1U))
                                              : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)))),8);
        tracep->fullCData(oldp+89,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7) 
                                             - (IData)(8U)))),8);
        tracep->fullBit(oldp+90,(vlTOPp->VerilatedTesterWrapper__DOT__T12));
        tracep->fullBit(oldp+91,((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__full)) 
                                        & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__empty))))));
        tracep->fullBit(oldp+92,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1) 
                                  & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)))));
        tracep->fullBit(oldp+93,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7))));
        tracep->fullIData(oldp+94,(vlTOPp->VerilatedTesterWrapper__DOT__R17),32);
        tracep->fullIData(oldp+95,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4)
                                     ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U] 
                                         << 6U) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
                                                   >> 0x1aU))
                                     : vlTOPp->VerilatedTesterWrapper__DOT__R17)),32);
        tracep->fullBit(oldp+96,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T12) 
                                  & (8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)))));
        tracep->fullBit(oldp+97,((8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7))));
        tracep->fullBit(oldp+98,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T46) 
                                        | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
                                           | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25)))))));
        tracep->fullBit(oldp+99,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
                                        | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25))))));
        tracep->fullBit(oldp+100,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25)))));
        tracep->fullBit(oldp+101,(vlTOPp->VerilatedTesterWrapper__DOT__R25));
        tracep->fullBit(oldp+102,(((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty))) 
                                   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28) 
                                      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25)))));
        tracep->fullBit(oldp+103,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28) 
                                   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25))));
        tracep->fullBit(oldp+104,(vlTOPp->VerilatedTesterWrapper__DOT__T28));
        tracep->fullBit(oldp+105,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty))));
        tracep->fullBit(oldp+106,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty));
        tracep->fullBit(oldp+107,(vlTOPp->VerilatedTesterWrapper__DOT__T31));
        tracep->fullBit(oldp+108,((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33))));
        tracep->fullCData(oldp+109,(vlTOPp->VerilatedTesterWrapper__DOT__R33),8);
        tracep->fullCData(oldp+110,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T44)
                                               ? ((
                                                   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                   << 0x1fU) 
                                                  | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                     >> 1U))
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T41)
                                                   ? 
                                                  ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33) 
                                                   - (IData)(8U))
                                                   : 
                                                  ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                                    ? 
                                                   ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                     << 0x1fU) 
                                                    | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                       >> 1U))
                                                    : 
                                                   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                                     ? 
                                                    ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                      << 0x1fU) 
                                                     | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                        >> 1U))
                                                     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33))))))),8);
        tracep->fullCData(oldp+111,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T41)
                                               ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33) 
                                                  - (IData)(8U))
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                                   ? 
                                                  ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                      >> 1U))
                                                   : 
                                                  ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                                    ? 
                                                   ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                     << 0x1fU) 
                                                    | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                       >> 1U))
                                                    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)))))),8);
        tracep->fullCData(oldp+112,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                               ? ((
                                                   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                   << 0x1fU) 
                                                  | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                     >> 1U))
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                                   ? 
                                                  ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                      >> 1U))
                                                   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33))))),8);
        tracep->fullCData(oldp+113,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                               ? ((
                                                   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                   << 0x1fU) 
                                                  | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                     >> 1U))
                                               : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)))),8);
        tracep->fullBit(oldp+114,(vlTOPp->VerilatedTesterWrapper__DOT__T39));
        tracep->fullCData(oldp+115,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33) 
                                              - (IData)(8U)))),8);
        tracep->fullBit(oldp+116,(vlTOPp->VerilatedTesterWrapper__DOT__T41));
        tracep->fullBit(oldp+117,(vlTOPp->VerilatedTesterWrapper__DOT__T42));
        tracep->fullBit(oldp+118,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33))));
        tracep->fullBit(oldp+119,(vlTOPp->VerilatedTesterWrapper__DOT__T44));
        tracep->fullBit(oldp+120,(vlTOPp->VerilatedTesterWrapper__DOT__T46));
        tracep->fullBit(oldp+121,((8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33))));
        tracep->fullIData(oldp+122,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg),32);
        tracep->fullIData(oldp+123,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))),32);
        tracep->fullIData(oldp+124,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))),32);
        tracep->fullIData(oldp+125,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))),32);
        tracep->fullBit(oldp+126,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2)));
        tracep->fullBit(oldp+127,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11)));
        tracep->fullCData(oldp+128,((0xfU & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6)),4);
        tracep->fullBit(oldp+129,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14)));
        tracep->fullBit(oldp+130,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)));
        tracep->fullBit(oldp+131,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5)));
        tracep->fullBit(oldp+132,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4)));
        tracep->fullCData(oldp+133,((3U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53)),2);
        tracep->fullCData(oldp+134,((3U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49)),2);
        tracep->fullCData(oldp+135,((3U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51)),2);
        tracep->fullBit(oldp+136,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47)));
        __Vtemp556[0U] = vlTOPp->VerilatedTesterWrapper__DOT__T55[0U];
        __Vtemp556[1U] = vlTOPp->VerilatedTesterWrapper__DOT__T55[1U];
        __Vtemp556[2U] = vlTOPp->VerilatedTesterWrapper__DOT__T55[2U];
        __Vtemp556[3U] = vlTOPp->VerilatedTesterWrapper__DOT__T55[3U];
        __Vtemp556[4U] = vlTOPp->VerilatedTesterWrapper__DOT__T55[4U];
        __Vtemp556[5U] = vlTOPp->VerilatedTesterWrapper__DOT__T55[5U];
        __Vtemp556[6U] = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__T55[6U]);
        tracep->fullWData(oldp+137,(__Vtemp556),208);
        tracep->fullWData(oldp+144,(vlTOPp->VerilatedTesterWrapper__DOT__T55),224);
        __Vtemp560[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20;
        __Vtemp560[1U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19;
        __Vtemp560[2U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18;
        __Vtemp560[3U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17;
        __Vtemp560[4U] = (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                   << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))));
        __Vtemp560[5U] = (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))) 
                                  >> 0x20U));
        tracep->fullWData(oldp+151,(__Vtemp560),192);
        __Vtemp563[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19;
        __Vtemp563[1U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18;
        __Vtemp563[2U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17;
        __Vtemp563[3U] = (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                   << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))));
        __Vtemp563[4U] = (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))) 
                                  >> 0x20U));
        tracep->fullWData(oldp+157,(__Vtemp563),160);
        __Vtemp565[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18;
        __Vtemp565[1U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17;
        __Vtemp565[2U] = (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                   << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))));
        __Vtemp565[3U] = (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))) 
                                  >> 0x20U));
        tracep->fullWData(oldp+162,(__Vtemp565),128);
        __Vtemp566[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17;
        __Vtemp566[1U] = (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                   << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))));
        __Vtemp566[2U] = (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))) 
                                  >> 0x20U));
        tracep->fullWData(oldp+166,(__Vtemp566),96);
        tracep->fullQData(oldp+169,((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
                                      << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16)))),64);
        tracep->fullBit(oldp+171,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23)));
        tracep->fullWData(oldp+172,(vlTOPp->VerilatedTesterWrapper__DOT__T62),128);
        __Vtemp567[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42;
        __Vtemp567[1U] = (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)) 
                                   << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41))));
        __Vtemp567[2U] = (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)) 
                                    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41))) 
                                  >> 0x20U));
        tracep->fullWData(oldp+176,(__Vtemp567),96);
        tracep->fullQData(oldp+179,((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)) 
                                      << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41)))),64);
        tracep->fullBit(oldp+181,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45)));
        tracep->fullBit(oldp+182,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)));
        tracep->fullBit(oldp+183,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54)));
        tracep->fullBit(oldp+184,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25)));
        tracep->fullBit(oldp+185,((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27)));
        tracep->fullBit(oldp+186,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
                                   & (8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)))));
        tracep->fullQData(oldp+187,(vlTOPp->VerilatedTesterWrapper__DOT__T72),64);
        tracep->fullIData(oldp+189,((0x3ffffffU & (IData)(
                                                          (0xffffffffffffULL 
                                                           & (vlTOPp->VerilatedTesterWrapper__DOT__R75 
                                                              >> 3U))))),26);
        tracep->fullQData(oldp+190,((0x1fffffffffffULL 
                                     & (vlTOPp->VerilatedTesterWrapper__DOT__R75 
                                        >> 3U))),45);
        tracep->fullQData(oldp+192,(vlTOPp->VerilatedTesterWrapper__DOT__R75),48);
        tracep->fullQData(oldp+194,((0xffffffffffffULL 
                                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T12)
                                         ? (8ULL + vlTOPp->VerilatedTesterWrapper__DOT__R75)
                                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4)
                                             ? (((QData)((IData)(
                                                                 vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U])) 
                                                 << 0x37U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U])) 
                                                    << 0x17U) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U])) 
                                                      >> 9U)))
                                             : vlTOPp->VerilatedTesterWrapper__DOT__R75)))),48);
        tracep->fullQData(oldp+196,((0xffffffffffffULL 
                                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T4)
                                         ? (((QData)((IData)(
                                                             vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U])) 
                                             << 0x37U) 
                                            | (((QData)((IData)(
                                                                vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U])) 
                                                << 0x17U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U])) 
                                                  >> 9U)))
                                         : vlTOPp->VerilatedTesterWrapper__DOT__R75))),48);
        tracep->fullQData(oldp+198,((0xffffffffffffULL 
                                     & (8ULL + vlTOPp->VerilatedTesterWrapper__DOT__R75))),48);
        tracep->fullIData(oldp+200,((0x3ffffffU & (IData)(
                                                          (0xffffffffffffULL 
                                                           & (vlTOPp->VerilatedTesterWrapper__DOT__R82 
                                                              >> 3U))))),26);
        tracep->fullQData(oldp+201,((0x1fffffffffffULL 
                                     & (vlTOPp->VerilatedTesterWrapper__DOT__R82 
                                        >> 3U))),45);
        tracep->fullQData(oldp+203,(vlTOPp->VerilatedTesterWrapper__DOT__R82),48);
        tracep->fullQData(oldp+205,((0xffffffffffffULL 
                                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T44)
                                         ? (((QData)((IData)(
                                                             vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                             << 0x37U) 
                                            | (((QData)((IData)(
                                                                vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                << 0x17U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                  >> 9U)))
                                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T41)
                                             ? (8ULL 
                                                + vlTOPp->VerilatedTesterWrapper__DOT__R82)
                                             : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                                 ? 
                                                (((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                                  << 0x37U) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                     << 0x17U) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                       >> 9U)))
                                                 : 
                                                ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                                  ? 
                                                 (((QData)((IData)(
                                                                   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                                   << 0x37U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                      << 0x17U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                        >> 9U)))
                                                  : vlTOPp->VerilatedTesterWrapper__DOT__R82)))))),48);
        tracep->fullQData(oldp+207,((0xffffffffffffULL 
                                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T41)
                                         ? (8ULL + vlTOPp->VerilatedTesterWrapper__DOT__R82)
                                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                             ? (((QData)((IData)(
                                                                 vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                                 << 0x37U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                    << 0x17U) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                      >> 9U)))
                                             : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                                 ? 
                                                (((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                                  << 0x37U) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                     << 0x17U) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                       >> 9U)))
                                                 : vlTOPp->VerilatedTesterWrapper__DOT__R82))))),48);
        tracep->fullQData(oldp+209,((0xffffffffffffULL 
                                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                         ? (((QData)((IData)(
                                                             vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                             << 0x37U) 
                                            | (((QData)((IData)(
                                                                vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                << 0x17U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                  >> 9U)))
                                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                             ? (((QData)((IData)(
                                                                 vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                                 << 0x37U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                    << 0x17U) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                      >> 9U)))
                                             : vlTOPp->VerilatedTesterWrapper__DOT__R82)))),48);
        tracep->fullQData(oldp+211,((0xffffffffffffULL 
                                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                         ? (((QData)((IData)(
                                                             vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                             << 0x37U) 
                                            | (((QData)((IData)(
                                                                vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                                << 0x17U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                                  >> 9U)))
                                         : vlTOPp->VerilatedTesterWrapper__DOT__R82))),48);
        tracep->fullQData(oldp+213,((0xffffffffffffULL 
                                     & (8ULL + vlTOPp->VerilatedTesterWrapper__DOT__R82))),48);
        tracep->fullIData(oldp+215,(vlTOPp->VerilatedTesterWrapper__DOT__R89),32);
        tracep->fullIData(oldp+216,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T44)
                                      ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                          << 6U) | 
                                         (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                          >> 0x1aU))
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                          ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                              << 6U) 
                                             | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                >> 0x1aU))
                                          : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                              ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                                  << 6U) 
                                                 | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                    >> 0x1aU))
                                              : vlTOPp->VerilatedTesterWrapper__DOT__R89)))),32);
        tracep->fullIData(oldp+217,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T39)
                                      ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                          << 6U) | 
                                         (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                          >> 0x1aU))
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                          ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                              << 6U) 
                                             | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                >> 0x1aU))
                                          : vlTOPp->VerilatedTesterWrapper__DOT__R89))),32);
        tracep->fullIData(oldp+218,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T28)
                                      ? ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                          << 6U) | 
                                         (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                          >> 0x1aU))
                                      : vlTOPp->VerilatedTesterWrapper__DOT__R89)),32);
        tracep->fullBit(oldp+219,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_read))));
        tracep->fullIData(oldp+220,(((0x3cU > (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                      ? ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                          ? ((0x10U 
                                              & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                              ? ((8U 
                                                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                  ? 
                                                 ((2U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59
                                                    : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58)
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57
                                                    : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56))
                                                  : 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48))))
                                              : ((8U 
                                                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                  ? 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)))
                                                  : 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32)))))
                                          : ((0x10U 
                                              & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                              ? ((8U 
                                                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                  ? 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))
                                                  : 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))))
                                              : ((8U 
                                                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                  ? 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8)))
                                                  : 
                                                 ((4U 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
                                                     ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1
                                                     : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0))))))
                                      : 0U)),32);
        tracep->fullIData(oldp+221,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54),32);
        tracep->fullIData(oldp+222,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53),32);
        tracep->fullIData(oldp+223,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51),32);
        tracep->fullIData(oldp+224,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49),32);
        tracep->fullIData(oldp+225,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47),32);
        tracep->fullIData(oldp+226,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45),32);
        tracep->fullIData(oldp+227,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43),32);
        tracep->fullIData(oldp+228,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42),32);
        tracep->fullIData(oldp+229,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41),32);
        tracep->fullIData(oldp+230,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40),32);
        tracep->fullIData(oldp+231,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39),32);
        tracep->fullIData(oldp+232,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27),32);
        tracep->fullIData(oldp+233,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25),32);
        tracep->fullIData(oldp+234,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24),32);
        tracep->fullIData(oldp+235,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23),32);
        tracep->fullIData(oldp+236,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21),32);
        tracep->fullIData(oldp+237,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20),32);
        tracep->fullIData(oldp+238,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19),32);
        tracep->fullIData(oldp+239,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18),32);
        tracep->fullIData(oldp+240,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17),32);
        tracep->fullIData(oldp+241,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16),32);
        tracep->fullIData(oldp+242,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15),32);
        tracep->fullIData(oldp+243,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14),32);
        tracep->fullIData(oldp+244,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12),32);
        tracep->fullIData(oldp+245,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11),32);
        tracep->fullIData(oldp+246,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10),32);
        tracep->fullIData(oldp+247,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9),32);
        tracep->fullIData(oldp+248,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8),32);
        tracep->fullIData(oldp+249,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7),32);
        tracep->fullIData(oldp+250,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6),32);
        tracep->fullIData(oldp+251,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5),32);
        tracep->fullIData(oldp+252,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4),32);
        tracep->fullIData(oldp+253,(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2),32);
        tracep->fullBit(oldp+254,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)))));
        tracep->fullBit(oldp+255,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__empty)))));
        tracep->fullIData(oldp+256,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+257,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+258,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+260,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+261,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[0U])));
        tracep->fullBit(oldp+262,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__full)))));
        tracep->fullBit(oldp+263,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__empty)))));
        tracep->fullIData(oldp+264,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+265,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+266,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+268,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+269,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[0U])));
        tracep->fullBit(oldp+270,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__full)))));
        tracep->fullBit(oldp+271,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__empty)))));
        tracep->fullIData(oldp+272,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+273,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+274,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+276,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+277,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[0U])));
        tracep->fullBit(oldp+278,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__full)))));
        tracep->fullBit(oldp+279,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__empty)))));
        tracep->fullIData(oldp+280,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+281,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+282,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+284,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+285,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[0U])));
        tracep->fullBit(oldp+286,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__full)))));
        tracep->fullBit(oldp+287,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__empty)))));
        tracep->fullIData(oldp+288,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+289,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+290,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+292,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+293,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[0U])));
        tracep->fullBit(oldp+294,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__full)))));
        tracep->fullBit(oldp+295,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__empty)))));
        tracep->fullIData(oldp+296,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+297,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+298,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+300,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+301,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[0U])));
        tracep->fullBit(oldp+302,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__full)))));
        tracep->fullBit(oldp+303,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__empty)))));
        tracep->fullIData(oldp+304,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+305,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+306,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+308,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+309,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[0U])));
        tracep->fullBit(oldp+310,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__full)))));
        tracep->fullBit(oldp+311,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__empty)))));
        tracep->fullIData(oldp+312,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+313,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+314,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+316,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+317,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[0U])));
        tracep->fullBit(oldp+318,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__full)))));
        tracep->fullBit(oldp+319,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__empty)))));
        tracep->fullIData(oldp+320,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+321,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+322,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+324,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+325,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[0U])));
        tracep->fullBit(oldp+326,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__full)))));
        tracep->fullBit(oldp+327,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__empty)))));
        tracep->fullIData(oldp+328,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+329,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+330,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+332,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+333,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[0U])));
        tracep->fullBit(oldp+334,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__full)))));
        tracep->fullBit(oldp+335,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__empty)))));
        tracep->fullIData(oldp+336,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+337,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+338,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+340,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+341,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[0U])));
        tracep->fullBit(oldp+342,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__full)))));
        tracep->fullBit(oldp+343,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__empty)))));
        tracep->fullIData(oldp+344,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+345,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+346,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+348,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+349,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[0U])));
        tracep->fullBit(oldp+350,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__full)))));
        tracep->fullBit(oldp+351,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__empty)))));
        tracep->fullIData(oldp+352,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+353,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+354,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+356,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+357,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[0U])));
        tracep->fullBit(oldp+358,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__full)))));
        tracep->fullBit(oldp+359,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__empty)))));
        tracep->fullIData(oldp+360,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+361,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+362,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+364,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+365,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[0U])));
        tracep->fullBit(oldp+366,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__full)))));
        tracep->fullBit(oldp+367,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty)))));
        tracep->fullIData(oldp+368,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullQData(oldp+369,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+371,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+372,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)))));
        tracep->fullBit(oldp+373,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__empty)))));
        tracep->fullQData(oldp+374,(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram
                                    [vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1]),64);
        tracep->fullBit(oldp+376,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__full)))));
        tracep->fullBit(oldp+377,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty)))));
        tracep->fullIData(oldp+378,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                      [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][3U] 
                                      << 0x1dU) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                                   [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][2U] 
                                                   >> 3U))),32);
        tracep->fullQData(oldp+379,((((QData)((IData)(
                                                      vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                                      [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][2U])) 
                                      << 0x3dU) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                                                    [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][1U])) 
                                                    << 0x1dU) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                                                      [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][0U])) 
                                                      >> 3U)))),64);
        tracep->fullBit(oldp+381,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                         [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][0U] 
                                         >> 2U))));
        tracep->fullBit(oldp+382,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                         [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+383,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                   [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][0U])));
        tracep->fullBit(oldp+384,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)))));
        tracep->fullBit(oldp+385,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__empty)))));
        tracep->fullIData(oldp+386,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+387,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+388,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+390,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+391,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[0U])));
        tracep->fullBit(oldp+392,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__full)))));
        tracep->fullBit(oldp+393,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__empty)))));
        tracep->fullIData(oldp+394,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+395,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+396,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+398,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+399,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[0U])));
        tracep->fullBit(oldp+400,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__full)))));
        tracep->fullBit(oldp+401,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__empty)))));
        tracep->fullIData(oldp+402,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+403,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+404,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+406,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+407,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[0U])));
        tracep->fullBit(oldp+408,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__full)))));
        tracep->fullBit(oldp+409,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__empty)))));
        tracep->fullIData(oldp+410,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+411,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+412,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+414,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+415,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[0U])));
        tracep->fullBit(oldp+416,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__full)))));
        tracep->fullBit(oldp+417,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__empty)))));
        tracep->fullIData(oldp+418,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+419,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+420,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+422,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+423,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[0U])));
        tracep->fullBit(oldp+424,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__full)))));
        tracep->fullBit(oldp+425,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__empty)))));
        tracep->fullIData(oldp+426,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+427,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+428,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+430,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+431,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[0U])));
        tracep->fullBit(oldp+432,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__full)))));
        tracep->fullBit(oldp+433,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__empty)))));
        tracep->fullIData(oldp+434,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+435,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+436,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+438,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+439,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[0U])));
        tracep->fullBit(oldp+440,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__full)))));
        tracep->fullBit(oldp+441,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__empty)))));
        tracep->fullIData(oldp+442,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+443,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+444,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+446,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+447,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[0U])));
        tracep->fullBit(oldp+448,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__full)))));
        tracep->fullBit(oldp+449,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__empty)))));
        tracep->fullIData(oldp+450,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullBit(oldp+451,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U] 
                                         >> 0x19U))));
        tracep->fullQData(oldp+452,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+454,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+455,((1U & vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[0U])));
        tracep->fullBit(oldp+456,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__full)))));
        tracep->fullBit(oldp+457,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__empty)))));
        tracep->fullIData(oldp+458,(((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U] 
                                      << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
                                                >> 0x1aU))),32);
        tracep->fullQData(oldp+459,((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U])) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U])) 
                                            << 0x17U) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U])) 
                                              >> 9U))))),48);
        tracep->fullCData(oldp+461,((0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
                                               << 0x1fU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U] 
                                                 >> 1U)))),8);
        tracep->fullBit(oldp+462,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
                                    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))));
        tracep->fullIData(oldp+463,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? 1U : 0U)),32);
        tracep->fullQData(oldp+464,((QData)((IData)(
                                                    ((1U 
                                                      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                      ? (IData)(
                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                 >> 0x20U))
                                                      : (IData)(
                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                 >> 0x20U)))))),48);
        tracep->fullCData(oldp+466,((0xffU & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                               ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)
                                               : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))),8);
        tracep->fullBit(oldp+467,((1U & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                          ? (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))
                                          : (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))))));
        tracep->fullBit(oldp+468,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
                                    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))));
        tracep->fullIData(oldp+469,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? (0x3fU & (IData)(
                                                         (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                          >> 0x2aU)))
                                      : 0U)),32);
        tracep->fullBit(oldp+470,((1U & ((~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
                                         | (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                    >> 0x29U))))));
        tracep->fullQData(oldp+471,((QData)((IData)(
                                                    ((1U 
                                                      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                      ? (IData)(
                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                 >> 9U))
                                                      : (IData)(
                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                 >> 0x20U)))))),48);
        tracep->fullCData(oldp+473,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? 8U : (0xffU 
                                              & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))),8);
        tracep->fullBit(oldp+474,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
                                         & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))));
        tracep->fullBit(oldp+475,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
                                    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))));
        tracep->fullQData(oldp+476,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)),64);
        tracep->fullBit(oldp+478,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+479,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullIData(oldp+480,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T33),32);
        tracep->fullIData(oldp+481,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T33),32);
        tracep->fullIData(oldp+482,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T27),32);
        tracep->fullIData(oldp+483,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC),32);
        tracep->fullIData(oldp+484,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T0),32);
        tracep->fullIData(oldp+485,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T0),32);
        tracep->fullIData(oldp+486,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T0),32);
        tracep->fullIData(oldp+487,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl_count),32);
        tracep->fullIData(oldp+488,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl_count),32);
        tracep->fullIData(oldp+489,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl_count),32);
        tracep->fullIData(oldp+490,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl_count),32);
        tracep->fullBit(oldp+491,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+492,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullIData(oldp+493,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),32);
        tracep->fullCData(oldp+494,((0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                               [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][3U] 
                                               << 0x1dU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                                 [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][2U] 
                                                 >> 3U)))),6);
        tracep->fullCData(oldp+495,((0x3fU & vlTOPp->VerilatedTesterWrapper__DOT__R89)),6);
        tracep->fullIData(oldp+496,((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                             >> 9U))),32);
        tracep->fullCData(oldp+497,((0x3fU & (IData)(
                                                     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                      >> 0x2aU)))),6);
        tracep->fullIData(oldp+498,((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                             >> 0x20U))),32);
        tracep->fullBit(oldp+499,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T0));
        tracep->fullBit(oldp+500,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2)))));
        tracep->fullBit(oldp+501,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2));
        tracep->fullBit(oldp+502,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3));
        tracep->fullBit(oldp+503,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T4));
        tracep->fullBit(oldp+504,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5));
        tracep->fullBit(oldp+505,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7)))));
        tracep->fullBit(oldp+506,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7));
        tracep->fullBit(oldp+507,((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)) 
                                         & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))));
        tracep->fullBit(oldp+508,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
                                   & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)));
        tracep->fullIData(oldp+509,((0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                               [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][3U] 
                                               << 0x1dU) 
                                              | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram
                                                 [vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1][2U] 
                                                 >> 3U)))),32);
        tracep->fullIData(oldp+510,((0x3fU & vlTOPp->VerilatedTesterWrapper__DOT__R89)),32);
        tracep->fullBit(oldp+511,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
                                         & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12))))));
        tracep->fullBit(oldp+512,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12)))));
        tracep->fullBit(oldp+513,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12));
        tracep->fullBit(oldp+514,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
                                         & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15))))));
        tracep->fullBit(oldp+515,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15)))));
        tracep->fullBit(oldp+516,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15));
        tracep->fullBit(oldp+517,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T16));
        tracep->fullBit(oldp+518,((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
                                          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
                                         >> 1U))));
        tracep->fullBit(oldp+519,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18));
        tracep->fullBit(oldp+520,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20)))));
        tracep->fullBit(oldp+521,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20));
        tracep->fullBit(oldp+522,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T22));
        tracep->fullBit(oldp+523,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T25));
        tracep->fullBit(oldp+524,((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
                                          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
                                         >> 1U))));
        tracep->fullBit(oldp+525,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T28));
        tracep->fullBit(oldp+526,((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
                                          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
                                         >> 1U))));
        tracep->fullBit(oldp+527,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30));
        tracep->fullBit(oldp+528,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32)))));
        tracep->fullBit(oldp+529,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32));
        tracep->fullCData(oldp+530,((3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[0U])),2);
        tracep->fullBit(oldp+531,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[0U] 
                                         >> 2U))));
        tracep->fullQData(oldp+532,((0x7ffffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[2U])) 
                                         << 0x3dU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[1U])) 
                                            << 0x1dU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[0U])) 
                                              >> 3U))))),59);
        tracep->fullBit(oldp+534,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[1U] 
                                         >> 0x1eU))));
        tracep->fullBit(oldp+535,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[1U] 
                                         >> 0x1fU))));
        tracep->fullIData(oldp+536,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[2U]),32);
        tracep->fullSData(oldp+537,((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[3U])),16);
        tracep->fullSData(oldp+538,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[3U] 
                                                >> 0x10U))),16);
        tracep->fullCData(oldp+539,((3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[0U])),2);
        tracep->fullBit(oldp+540,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[0U] 
                                         >> 2U))));
        __Vtemp577[0U] = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[1U] 
                           << 0x1dU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[0U] 
                                        >> 3U));
        __Vtemp577[1U] = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U] 
                           << 0x1dU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[1U] 
                                        >> 3U));
        __Vtemp577[2U] = (0xfU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                   << 0x1dU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U] 
                                                >> 3U)));
        tracep->fullWData(oldp+541,(__Vtemp577),68);
        tracep->fullSData(oldp+544,((0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                                 << 0x19U) 
                                                | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U] 
                                                   >> 7U)))),16);
        tracep->fullSData(oldp+545,((0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                                 << 9U) 
                                                | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U] 
                                                   >> 0x17U)))),16);
        tracep->fullSData(oldp+546,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                                >> 7U))),16);
        tracep->fullBit(oldp+547,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                         >> 0x17U))));
        tracep->fullBit(oldp+548,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                         >> 0x18U))));
        tracep->fullBit(oldp+549,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                         >> 0x19U))));
        tracep->fullBit(oldp+550,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                         >> 0x1aU))));
        tracep->fullBit(oldp+551,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
                                         >> 0x1bU))));
        tracep->fullCData(oldp+552,((3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U])),2);
        tracep->fullBit(oldp+553,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U] 
                                         >> 2U))));
        tracep->fullCData(oldp+554,((7U & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U] 
                                            << 0x1dU) 
                                           | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U] 
                                              >> 3U)))),3);
        tracep->fullSData(oldp+555,((0x1ffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U] 
                                                << 0x1aU) 
                                               | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U] 
                                                  >> 6U)))),9);
        tracep->fullBit(oldp+556,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U] 
                                         >> 0xfU))));
        tracep->fullSData(oldp+557,((0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U] 
                                                 << 0x10U) 
                                                | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U] 
                                                   >> 0x10U)))),16);
        tracep->fullIData(oldp+558,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U]),32);
        tracep->fullSData(oldp+559,((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[2U])),16);
        tracep->fullIData(oldp+560,((0xffffffU & ((
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[3U] 
                                                   << 0x10U) 
                                                  | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[2U] 
                                                     >> 0x10U)))),24);
        tracep->fullCData(oldp+561,((0xffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[3U] 
                                              >> 8U))),8);
        tracep->fullSData(oldp+562,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[3U] 
                                                >> 0x10U))),16);
        tracep->fullIData(oldp+563,((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)) 
                                      & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
                                         & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev)))
                                      ? ((IData)(1U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)
                                          ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC))),32);
        tracep->fullIData(oldp+564,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)
                                      ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC)),32);
        tracep->fullBit(oldp+565,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65));
        tracep->fullBit(oldp+566,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev)))));
        tracep->fullBit(oldp+567,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev));
        tracep->fullIData(oldp+568,(((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC)),32);
        tracep->fullBit(oldp+569,(((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)) 
                                   & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev)))));
        tracep->fullBit(oldp+570,((vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev))));
        tracep->fullBit(oldp+571,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)))));
        tracep->fullBit(oldp+572,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
                                         >> 1U))));
        tracep->fullBit(oldp+573,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state))));
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd) {
            __Vtemp578[0U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[0U];
            __Vtemp578[1U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[1U];
            __Vtemp578[2U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[2U];
            __Vtemp578[3U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[3U];
        } else {
            __Vtemp578[0U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[0U];
            __Vtemp578[1U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[1U];
            __Vtemp578[2U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[2U];
            __Vtemp578[3U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[3U];
        }
        tracep->fullWData(oldp+574,(__Vtemp578),128);
        tracep->fullBit(oldp+578,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
                                         >> 1U))));
        tracep->fullBit(oldp+579,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state))));
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd) {
            __Vtemp579[0U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[0U];
            __Vtemp579[1U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[1U];
            __Vtemp579[2U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[2U];
            __Vtemp579[3U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[3U];
        } else {
            __Vtemp579[0U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[0U];
            __Vtemp579[1U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[1U];
            __Vtemp579[2U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[2U];
            __Vtemp579[3U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[3U];
        }
        tracep->fullWData(oldp+580,(__Vtemp579),128);
        tracep->fullBit(oldp+584,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state) 
                                         >> 1U))));
        tracep->fullBit(oldp+585,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state))));
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd) {
            __Vtemp580[0U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[0U];
            __Vtemp580[1U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[1U];
            __Vtemp580[2U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[2U];
            __Vtemp580[3U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[3U];
        } else {
            __Vtemp580[0U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[0U];
            __Vtemp580[1U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[1U];
            __Vtemp580[2U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[2U];
            __Vtemp580[3U] = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[3U];
        }
        tracep->fullWData(oldp+586,(__Vtemp580),128);
        tracep->fullBit(oldp+590,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T5));
        tracep->fullBit(oldp+591,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T3));
        tracep->fullBit(oldp+592,((1U & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
                                          ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state)
                                          : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)))));
        tracep->fullWData(oldp+593,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0),128);
        tracep->fullBit(oldp+597,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T5));
        tracep->fullBit(oldp+598,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T3));
        tracep->fullBit(oldp+599,((1U & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
                                          ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state)
                                          : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)))));
        tracep->fullWData(oldp+600,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0),128);
        tracep->fullBit(oldp+604,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T5));
        tracep->fullBit(oldp+605,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T3));
        tracep->fullBit(oldp+606,((1U & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
                                          ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state)
                                          : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)))));
        tracep->fullWData(oldp+607,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0),128);
        tracep->fullBit(oldp+611,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+612,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__Arbiter__DOT__T2));
        tracep->fullBit(oldp+613,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+614,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__Arbiter_1__DOT__T2));
        tracep->fullBit(oldp+615,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_3__DOT__T9));
        tracep->fullBit(oldp+616,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_3__DOT__T7));
        tracep->fullCData(oldp+617,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? 1U : 0U)),6);
        tracep->fullIData(oldp+618,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                 >> 0x20U))
                                      : (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                 >> 0x20U)))),32);
        tracep->fullBit(oldp+619,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T9));
        tracep->fullBit(oldp+620,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7));
        tracep->fullCData(oldp+621,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? (0x3fU & (IData)(
                                                         (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                          >> 0x2aU)))
                                      : 0U)),6);
        tracep->fullIData(oldp+622,(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                      ? (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                 >> 9U))
                                      : (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                 >> 0x20U)))),32);
        tracep->fullBit(oldp+623,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_5__DOT__T5));
        tracep->fullBit(oldp+624,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_5__DOT__T3));
        tracep->fullBit(oldp+625,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T2));
        tracep->fullBit(oldp+626,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0));
        tracep->fullBit(oldp+627,((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty)) 
                                         & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))));
        tracep->fullBit(oldp+628,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux_1__DOT__T0));
        tracep->fullBit(oldp+629,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T66));
        tracep->fullBit(oldp+630,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25));
        tracep->fullSData(oldp+631,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                >> 0x10U))),16);
        tracep->fullCData(oldp+632,((0xffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                              >> 8U))),8);
        tracep->fullIData(oldp+633,((0xffffffU & ((
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                   << 0x10U) 
                                                  | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                     >> 0x10U)))),24);
        tracep->fullSData(oldp+634,((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U])),16);
        tracep->fullIData(oldp+635,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U]),32);
        tracep->fullSData(oldp+636,((0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                                 << 0x10U) 
                                                | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                                   >> 0x10U)))),16);
        tracep->fullBit(oldp+637,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                         >> 0xfU))));
        tracep->fullSData(oldp+638,((0x1ffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                                << 0x1aU) 
                                               | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                                  >> 6U)))),9);
        tracep->fullBit(oldp+639,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T62));
        tracep->fullBit(oldp+640,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T57));
        tracep->fullBit(oldp+641,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T72));
        tracep->fullBit(oldp+642,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25));
        tracep->fullBit(oldp+643,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                         >> 0x1bU))));
        tracep->fullBit(oldp+644,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                         >> 0x1aU))));
        tracep->fullBit(oldp+645,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                         >> 0x19U))));
        tracep->fullBit(oldp+646,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                         >> 0x18U))));
        tracep->fullBit(oldp+647,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                         >> 0x17U))));
        tracep->fullSData(oldp+648,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                >> 7U))),16);
        tracep->fullSData(oldp+649,((0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                 << 9U) 
                                                | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                   >> 0x17U)))),16);
        tracep->fullSData(oldp+650,((0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                 << 0x19U) 
                                                | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                   >> 7U)))),16);
        tracep->fullBit(oldp+651,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T70));
        tracep->fullBit(oldp+652,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T67));
        tracep->fullBit(oldp+653,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T65));
        tracep->fullBit(oldp+654,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62));
        tracep->fullBit(oldp+655,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T42));
        tracep->fullBit(oldp+656,((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState))));
        tracep->fullSData(oldp+657,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                >> 0x10U))),16);
        tracep->fullSData(oldp+658,((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U])),16);
        tracep->fullIData(oldp+659,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]),32);
        tracep->fullBit(oldp+660,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                         >> 0x1fU))));
        tracep->fullBit(oldp+661,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                         >> 0x1eU))));
        tracep->fullBit(oldp+662,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T38));
        tracep->fullBit(oldp+663,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33));
        tracep->fullIData(oldp+664,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem
                                    [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R5]),32);
        tracep->fullIData(oldp+665,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem
                                    [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5]),32);
        tracep->fullIData(oldp+666,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem
                                    [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R5]),32);
        tracep->fullIData(oldp+667,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem
                                    [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5]),32);
        tracep->fullQData(oldp+668,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7),64);
        tracep->fullQData(oldp+670,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7),64);
        tracep->fullQData(oldp+672,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7),64);
        tracep->fullQData(oldp+674,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7),64);
        tracep->fullBit(oldp+676,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
                                         >> 1U))));
        tracep->fullBit(oldp+677,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R32));
        tracep->fullSData(oldp+678,((0x3ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out))),10);
        tracep->fullSData(oldp+679,((0x3ffU & (IData)(
                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
                                                       >> 0x10U)))),10);
        tracep->fullBit(oldp+680,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
                                                 >> 0x29U)))));
        tracep->fullIData(oldp+681,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc),32);
        tracep->fullBit(oldp+682,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
                                                 >> 0x28U)))));
        tracep->fullIData(oldp+683,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc),32);
        tracep->fullIData(oldp+684,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc),32);
        tracep->fullIData(oldp+685,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc),32);
        tracep->fullBit(oldp+686,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullBit(oldp+687,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo));
        tracep->fullCData(oldp+688,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl_count),4);
        tracep->fullBit(oldp+689,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+690,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullBit(oldp+691,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo));
        tracep->fullCData(oldp+692,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl_count),4);
        tracep->fullBit(oldp+693,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullBit(oldp+694,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo));
        tracep->fullCData(oldp+695,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl_count),4);
        tracep->fullBit(oldp+696,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+697,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullBit(oldp+698,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo));
        tracep->fullCData(oldp+699,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl_count),4);
        tracep->fullBit(oldp+700,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullWData(oldp+701,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),208);
        tracep->fullBit(oldp+708,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullIData(oldp+709,(((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] 
                                      << 0x1bU) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
                                                   >> 5U))),32);
        tracep->fullIData(oldp+710,(((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
                                      << 0x1bU) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                   >> 5U))),32);
        tracep->fullIData(oldp+711,(((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                      << 0x1bU) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                   >> 5U))),32);
        tracep->fullIData(oldp+712,(((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+713,((0xfU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+714,(((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+715,((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])));
        tracep->fullBit(oldp+716,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+717,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullWData(oldp+718,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),128);
        tracep->fullBit(oldp+722,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullWData(oldp+723,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),128);
        tracep->fullBit(oldp+727,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullWData(oldp+728,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),128);
        tracep->fullBit(oldp+732,((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))));
        tracep->fullBit(oldp+733,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30));
        tracep->fullSData(oldp+734,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_addr),10);
        tracep->fullQData(oldp+735,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_data),64);
        tracep->fullBit(oldp+737,(((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1))));
        tracep->fullSData(oldp+738,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_addr),10);
        tracep->fullQData(oldp+739,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_data),64);
        tracep->fullBit(oldp+741,(((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0))));
        tracep->fullSData(oldp+742,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_addr),10);
        tracep->fullQData(oldp+743,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_data),64);
        tracep->fullBit(oldp+745,(((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_3))));
        tracep->fullSData(oldp+746,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_addr),10);
        tracep->fullQData(oldp+747,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_data),64);
        tracep->fullBit(oldp+749,(((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2))));
        tracep->fullBit(oldp+750,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullIData(oldp+751,((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                             >> 0x20U))),32);
        tracep->fullCData(oldp+752,((0xffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo))),8);
        tracep->fullBit(oldp+753,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+754,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)))));
        tracep->fullBit(oldp+755,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullCData(oldp+756,((7U & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                            << 0x1dU) 
                                           | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                              >> 3U)))),3);
        tracep->fullBit(oldp+757,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                         >> 2U))));
        tracep->fullCData(oldp+758,((3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])),2);
        tracep->fullSData(oldp+759,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T33),10);
        tracep->fullBit(oldp+760,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)))));
        tracep->fullBit(oldp+761,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        __Vtemp583[0U] = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                           << 0x1dU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                        >> 3U));
        __Vtemp583[1U] = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                           << 0x1dU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                        >> 3U));
        __Vtemp583[2U] = (0xfU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                   << 0x1dU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                >> 3U)));
        tracep->fullWData(oldp+762,(__Vtemp583),68);
        tracep->fullBit(oldp+765,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                         >> 2U))));
        tracep->fullCData(oldp+766,((3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])),2);
        tracep->fullSData(oldp+767,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T33),10);
        tracep->fullBit(oldp+768,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)))));
        tracep->fullBit(oldp+769,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullQData(oldp+770,((0x7ffffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U])) 
                                         << 0x3dU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U])) 
                                            << 0x1dU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
                                              >> 3U))))),59);
        tracep->fullBit(oldp+772,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                         >> 2U))));
        tracep->fullCData(oldp+773,((3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])),2);
        tracep->fullSData(oldp+774,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T27),10);
        tracep->fullBit(oldp+775,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullQData(oldp+776,((QData)((IData)(
                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                     >> 0x20U)))),48);
        tracep->fullCData(oldp+778,((0xffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo))),8);
        tracep->fullBit(oldp+779,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+780,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullIData(oldp+781,((0x3fU & (IData)(
                                                     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                      >> 0x2aU)))),32);
        tracep->fullBit(oldp+782,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                 >> 0x29U)))));
        tracep->fullQData(oldp+783,((QData)((IData)(
                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                     >> 9U)))),48);
        tracep->fullBit(oldp+785,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo))));
        tracep->fullBit(oldp+786,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullQData(oldp+787,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),64);
        tracep->fullBit(oldp+789,((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))));
        tracep->fullBit(oldp+790,((4U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))));
        tracep->fullIData(oldp+791,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount),32);
        tracep->fullBit(oldp+792,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31));
        tracep->fullBit(oldp+793,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullIData(oldp+794,((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                             >> 0x20U))),32);
        tracep->fullCData(oldp+795,((0xffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo))),8);
        tracep->fullBit(oldp+796,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullQData(oldp+797,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),64);
        tracep->fullIData(oldp+799,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles),32);
        tracep->fullCData(oldp+800,((3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange))),2);
        tracep->fullSData(oldp+801,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange),9);
        tracep->fullSData(oldp+802,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__lhs_range),9);
        tracep->fullSData(oldp+803,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__rhs_range),9);
        tracep->fullBit(oldp+804,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range));
        tracep->fullBit(oldp+805,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                          ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                             >> 0xfU)
                                          : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range)))));
        tracep->fullBit(oldp+806,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1));
        tracep->fullCData(oldp+807,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState),2);
        tracep->fullCData(oldp+808,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30)
                                      ? 0U : (((2U 
                                                == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
                                               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10))
                                               ? 3U
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                   ? 2U
                                                   : 
                                                  ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                    ? 1U
                                                    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)))))),2);
        tracep->fullCData(oldp+809,((((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10))
                                      ? 3U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                               ? 2U
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                   ? 1U
                                                   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))))),2);
        tracep->fullCData(oldp+810,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                      ? 2U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                               ? 1U
                                               : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)))),2);
        tracep->fullCData(oldp+811,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                      ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))),2);
        tracep->fullBit(oldp+812,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7));
        tracep->fullBit(oldp+813,((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))));
        tracep->fullBit(oldp+814,(((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10))));
        tracep->fullBit(oldp+815,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10));
        tracep->fullIData(oldp+816,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count),32);
        tracep->fullCData(oldp+817,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count),8);
        tracep->fullCData(oldp+818,((0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                               ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                  >> 8U)
                                               : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count)))),8);
        tracep->fullIData(oldp+819,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived),32);
        tracep->fullIData(oldp+820,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15)
                                      ? ((IData)(1U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                          ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived))),32);
        tracep->fullIData(oldp+821,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                      ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived)),32);
        tracep->fullIData(oldp+822,(((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived)),32);
        tracep->fullBit(oldp+823,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15));
        tracep->fullBit(oldp+824,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16));
        tracep->fullIData(oldp+825,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished),32);
        tracep->fullIData(oldp+826,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                      ? (0xffffU & 
                                         (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                          - (IData)(8U)))
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished)),32);
        tracep->fullIData(oldp+827,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                - (IData)(8U)))),32);
        tracep->fullSData(oldp+828,((0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                - (IData)(8U)))),16);
        tracep->fullIData(oldp+829,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived),32);
        tracep->fullIData(oldp+830,((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25) 
                                      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16)))
                                      ? ((IData)(8U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15)
                                          ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                   ? 0U
                                                   : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived)))),32);
        tracep->fullIData(oldp+831,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15)
                                      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                               ? 0U
                                               : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived))),32);
        tracep->fullIData(oldp+832,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                      ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived)),32);
        tracep->fullIData(oldp+833,(((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived)),32);
        tracep->fullBit(oldp+834,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25) 
                                   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16)))));
        tracep->fullBit(oldp+835,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16)))));
        tracep->fullBit(oldp+836,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25));
        tracep->fullBit(oldp+837,(((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0))));
        tracep->fullBit(oldp+838,(((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
                                   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10)))));
        tracep->fullBit(oldp+839,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10)))));
        tracep->fullBit(oldp+840,((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))));
        tracep->fullBit(oldp+841,((5U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect))));
        tracep->fullCData(oldp+842,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect),8);
        tracep->fullCData(oldp+843,((0xffU & (((3U 
                                                == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
                                               & (5U 
                                                  != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)))
                                               ? ((IData)(1U) 
                                                  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect))
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                   ? 0U
                                                   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect))))),8);
        tracep->fullCData(oldp+844,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                      ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect))),8);
        tracep->fullCData(oldp+845,((0xffU & ((IData)(1U) 
                                              + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)))),8);
        tracep->fullBit(oldp+846,(((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
                                   & (5U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)))));
        tracep->fullBit(oldp+847,((5U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect))));
        tracep->fullBit(oldp+848,((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))));
        tracep->fullCData(oldp+849,((3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start))),2);
        tracep->fullSData(oldp+850,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start),9);
        tracep->fullSData(oldp+851,((0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                ? (
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                                    << 0x1aU) 
                                                   | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                                      >> 6U))
                                                : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start)))),9);
        tracep->fullSData(oldp+852,((0x3ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base))),10);
        tracep->fullSData(oldp+853,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base),16);
        tracep->fullSData(oldp+854,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                 ? 
                                                ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                                    >> 0x10U))
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base)))),16);
        tracep->fullSData(oldp+855,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row),16);
        tracep->fullSData(oldp+856,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                 ? 
                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                 >> 0x10U)
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row)))),16);
        tracep->fullIData(oldp+857,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes),32);
        tracep->fullIData(oldp+858,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes),24);
        tracep->fullIData(oldp+859,((0xffffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                   ? 
                                                  ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                                      >> 0x10U))
                                                   : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes))),24);
        tracep->fullIData(oldp+860,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base),32);
        tracep->fullIData(oldp+861,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U]
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base)),32);
        tracep->fullIData(oldp+862,((0x1fffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                                                >> 3U))),32);
        tracep->fullSData(oldp+863,((0x1fffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                                                >> 3U))),13);
        tracep->fullSData(oldp+864,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes),16);
        tracep->fullSData(oldp+865,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1)
                                                 ? 
                                                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes)))),16);
        tracep->fullIData(oldp+866,(((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))
                                      ? ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))
                                          ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles)
                                      : ((IData)(1U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles))),32);
        tracep->fullIData(oldp+867,(((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))
                                      ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles)),32);
        tracep->fullIData(oldp+868,(((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles)),32);
        tracep->fullBit(oldp+869,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))));
        tracep->fullCData(oldp+870,((3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart) 
                                           + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))),2);
        tracep->fullSData(oldp+871,((0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
                                               + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr)))),10);
        tracep->fullBit(oldp+872,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullQData(oldp+873,((((QData)((IData)(
                                                      vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U])) 
                                      << 0x34U) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U])) 
                                                    << 0x14U) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
                                                      >> 0xcU)))),64);
        tracep->fullCData(oldp+875,((3U & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                            << 0x16U) 
                                           | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                              >> 0xaU)))),2);
        tracep->fullSData(oldp+876,((0x3ffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])),10);
        tracep->fullBit(oldp+877,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)))));
        tracep->fullBit(oldp+878,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16));
        tracep->fullIData(oldp+879,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem),32);
        tracep->fullBit(oldp+880,((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))));
        tracep->fullBit(oldp+881,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T35));
        tracep->fullIData(oldp+882,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem),32);
        tracep->fullIData(oldp+883,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep),32);
        tracep->fullBit(oldp+884,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullBit(oldp+885,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
        tracep->fullIData(oldp+886,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),32);
        tracep->fullBit(oldp+887,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))));
        tracep->fullIData(oldp+888,((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)),32);
        tracep->fullIData(oldp+889,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2)
                                          ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base
                                          : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem))),32);
        tracep->fullIData(oldp+890,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem)),32);
        tracep->fullBit(oldp+891,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2));
        tracep->fullBit(oldp+892,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState));
        tracep->fullBit(oldp+893,(((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7))) 
                                   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) 
                                      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)))));
        tracep->fullBit(oldp+894,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) 
                                   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState))));
        tracep->fullBit(oldp+895,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7))));
        tracep->fullBit(oldp+896,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7));
        tracep->fullIData(oldp+897,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount),32);
        tracep->fullIData(oldp+898,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2)
                                      ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count)
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount)),32);
        tracep->fullIData(oldp+899,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter),32);
        tracep->fullIData(oldp+900,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15)
                                      ? ((IData)(1U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2)
                                          ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter))),32);
        tracep->fullIData(oldp+901,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2)
                                      ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter)),32);
        tracep->fullIData(oldp+902,(((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter)),32);
        tracep->fullIData(oldp+903,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13),32);
        tracep->fullIData(oldp+904,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep),32);
        tracep->fullIData(oldp+905,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep)),32);
        tracep->fullBit(oldp+906,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15));
        tracep->fullBit(oldp+907,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7)))));
        tracep->fullIData(oldp+908,((IData)(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
                                              ? (QData)((IData)(
                                                                (0x1fffffffU 
                                                                 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
                                                                    >> 3U))))
                                              : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                                  ? 0x40ULL
                                                  : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)))))),32);
        tracep->fullQData(oldp+909,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
                                      ? (QData)((IData)(
                                                        (0x1fffffffU 
                                                         & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
                                                            >> 3U))))
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                          ? 0x40ULL
                                          : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep))))),35);
        tracep->fullQData(oldp+911,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                      ? 0x40ULL : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)))),35);
        tracep->fullQData(oldp+913,((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep))),35);
        tracep->fullBit(oldp+915,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3));
        tracep->fullCData(oldp+916,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState),2);
        tracep->fullCData(oldp+917,((((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9))
                                      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
                                               ? 2U
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                                   ? 1U
                                                   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))))),2);
        tracep->fullCData(oldp+918,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
                                      ? 2U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                               ? 1U
                                               : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))),2);
        tracep->fullCData(oldp+919,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                      ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))),2);
        tracep->fullBit(oldp+920,(((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9))));
        tracep->fullBit(oldp+921,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
        tracep->fullIData(oldp+922,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount),32);
        tracep->fullIData(oldp+923,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                      ? (0x1fffU & 
                                         ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                                          >> 3U)) : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount)),32);
        tracep->fullIData(oldp+924,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter),32);
        tracep->fullIData(oldp+925,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24)
                                      ? ((IData)(1U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15)
                                          ? ((IData)(8U) 
                                             + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)
                                          : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                              ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)))),32);
        tracep->fullIData(oldp+926,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15)
                                      ? ((IData)(8U) 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                          ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter))),32);
        tracep->fullIData(oldp+927,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                      ? 0U : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)),32);
        tracep->fullIData(oldp+928,(((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)),32);
        tracep->fullBit(oldp+929,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15));
        tracep->fullBit(oldp+930,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16));
        tracep->fullBit(oldp+931,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)))));
        tracep->fullBit(oldp+932,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
        tracep->fullIData(oldp+933,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst),32);
        tracep->fullIData(oldp+934,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                      ? (0x1ff8U & 
                                         ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                                          >> 3U)) : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst)),32);
        tracep->fullIData(oldp+935,((0x1ff8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                                                >> 3U))),32);
        tracep->fullIData(oldp+936,((0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                                               >> 6U))),29);
        tracep->fullBit(oldp+937,((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))));
        tracep->fullIData(oldp+938,(((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter)),32);
        tracep->fullBit(oldp+939,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24));
        tracep->fullBit(oldp+940,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25));
        tracep->fullBit(oldp+941,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)))));
        tracep->fullBit(oldp+942,((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))));
        tracep->fullQData(oldp+943,((QData)((IData)(
                                                    (0x1fffffffU 
                                                     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
                                                        >> 3U))))),35);
        tracep->fullIData(oldp+945,((0x1fffffffU & 
                                     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
                                      >> 3U))),29);
        tracep->fullBit(oldp+946,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29));
        tracep->fullIData(oldp+947,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15)
                                          ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
                                             + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)
                                          : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                              ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo
                                              : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)))),32);
        tracep->fullIData(oldp+948,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15)
                                      ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
                                         + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)
                                      : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                          ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo
                                          : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem))),32);
        tracep->fullIData(oldp+949,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
                                      ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo
                                      : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)),32);
        tracep->fullIData(oldp+950,((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
                                     + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)),32);
        tracep->fullIData(oldp+951,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34),32);
        tracep->fullCData(oldp+952,((3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                                            ? ((IData)(2U) 
                                               + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
                                            : ((1U 
                                                == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                                                ? 1U
                                                : 0U)))),2);
        tracep->fullBit(oldp+953,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))));
        tracep->fullBit(oldp+954,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg));
        tracep->fullBit(oldp+955,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr));
        tracep->fullBit(oldp+956,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_));
        tracep->fullBit(oldp+957,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_));
        tracep->fullBit(oldp+958,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_));
        tracep->fullIData(oldp+959,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0]),32);
        tracep->fullBit(oldp+960,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_));
        tracep->fullIData(oldp+961,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_),32);
        tracep->fullCData(oldp+962,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state),2);
        tracep->fullCData(oldp+963,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_),2);
        tracep->fullBit(oldp+964,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_));
        tracep->fullBit(oldp+965,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full));
        tracep->fullBit(oldp+966,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)))));
        tracep->fullBit(oldp+967,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_))));
        tracep->fullCData(oldp+968,((3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                                            ? ((IData)(2U) 
                                               + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
                                            : ((1U 
                                                == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                                                ? 1U
                                                : 0U)))),2);
        tracep->fullBit(oldp+969,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_3__DOT__T7)))));
        tracep->fullQData(oldp+970,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2),64);
        tracep->fullBit(oldp+972,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg));
        tracep->fullQData(oldp+973,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),64);
        tracep->fullBit(oldp+975,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr));
        tracep->fullBit(oldp+976,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_));
        tracep->fullBit(oldp+977,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_));
        tracep->fullBit(oldp+978,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_));
        tracep->fullQData(oldp+979,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0]),64);
        tracep->fullBit(oldp+981,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_));
        tracep->fullQData(oldp+982,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_),64);
        tracep->fullCData(oldp+984,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state),2);
        tracep->fullCData(oldp+985,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_),2);
        tracep->fullBit(oldp+986,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_));
        tracep->fullBit(oldp+987,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full));
        tracep->fullBit(oldp+988,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)))));
        tracep->fullBit(oldp+989,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_))));
        tracep->fullSData(oldp+990,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr),10);
        tracep->fullSData(oldp+991,((0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8)
                                                ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
                                                    ? 0U
                                                    : 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr)))
                                                : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                    ? 0U
                                                    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr))))),10);
        tracep->fullSData(oldp+992,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                      ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr))),10);
        tracep->fullSData(oldp+993,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
                                      ? 0U : (0x3ffU 
                                              & ((IData)(1U) 
                                                 + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr))))),10);
        tracep->fullSData(oldp+994,((0x3ffU & ((IData)(1U) 
                                               + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr)))),10);
        tracep->fullBit(oldp+995,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5));
        tracep->fullSData(oldp+996,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne),16);
        tracep->fullSData(oldp+997,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                 ? 
                                                ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row) 
                                                 - (IData)(1U))
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne)))),16);
        tracep->fullSData(oldp+998,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row) 
                                                - (IData)(1U)))),16);
        tracep->fullSData(oldp+999,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr),16);
        tracep->fullBit(oldp+1000,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8));
        tracep->fullSData(oldp+1001,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase),10);
        tracep->fullSData(oldp+1002,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8)
                                                  ? 
                                                 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
                                                  + 
                                                  (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15) 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5))
                                                    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow)
                                                    : 0U))
                                                  : 
                                                 (0x3ffU 
                                                  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                      ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base)
                                                      : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase)))))),16);
        tracep->fullSData(oldp+1003,((0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base)
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase)))),16);
        tracep->fullSData(oldp+1004,((0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base)
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase)))),10);
        tracep->fullSData(oldp+1005,((0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
                                                 + 
                                                 (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15) 
                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5))
                                                   ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow)
                                                   : 0U)))),16);
        tracep->fullSData(oldp+1006,((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15) 
                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5))
                                       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow)
                                       : 0U)),16);
        tracep->fullSData(oldp+1007,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow),16);
        tracep->fullSData(oldp+1008,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row)
                                       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow))),16);
        tracep->fullBit(oldp+1009,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15) 
                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5))));
        tracep->fullBit(oldp+1010,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15));
        tracep->fullCData(oldp+1011,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange),2);
        tracep->fullCData(oldp+1012,((3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                             ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange)
                                             : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange)))),2);
        tracep->fullCData(oldp+1013,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget),2);
        tracep->fullCData(oldp+1014,((3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8)
                                             ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
                                                 ? 
                                                ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15)
                                                  ? 0U
                                                  : 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget))
                                             : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                                 ? 0U
                                                 : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget))))),2);
        tracep->fullCData(oldp+1015,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                       ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget))),2);
        tracep->fullCData(oldp+1016,((3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
                                             ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15)
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))
                                             : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))),2);
        tracep->fullCData(oldp+1017,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15)
                                       ? 0U : (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget))))),2);
        tracep->fullCData(oldp+1018,((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))),2);
        tracep->fullSData(oldp+1019,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase),16);
        tracep->fullCData(oldp+1020,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart),2);
        tracep->fullCData(oldp+1021,((3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
                                             ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start)
                                             : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart)))),2);
        tracep->fullBit(oldp+1022,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0));
        tracep->fullBit(oldp+1023,((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id))));
        tracep->fullCData(oldp+1024,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id),2);
        tracep->fullBit(oldp+1025,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1));
        tracep->fullBit(oldp+1026,((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id))));
        tracep->fullCData(oldp+1027,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id),2);
        tracep->fullBit(oldp+1028,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2));
        tracep->fullBit(oldp+1029,((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id))));
        tracep->fullCData(oldp+1030,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id),2);
        tracep->fullBit(oldp+1031,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_3));
        tracep->fullBit(oldp+1032,((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id))));
        tracep->fullCData(oldp+1033,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id),2);
        tracep->fullCData(oldp+1034,((3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                                             ? ((IData)(2U) 
                                                + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
                                             : ((1U 
                                                 == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                                                 ? 1U
                                                 : 0U)))),2);
        tracep->fullWData(oldp+1035,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2),76);
        tracep->fullSData(oldp+1038,(((0xc00U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart) 
                                                  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)) 
                                                 << 0xaU)) 
                                      | (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
                                                   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr))))),12);
        tracep->fullBit(oldp+1039,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg));
        tracep->fullWData(oldp+1040,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo),76);
        tracep->fullBit(oldp+1043,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr));
        tracep->fullBit(oldp+1044,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_));
        tracep->fullBit(oldp+1045,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_));
        tracep->fullBit(oldp+1046,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_));
        tracep->fullWData(oldp+1047,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0]),76);
        tracep->fullBit(oldp+1050,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_));
        tracep->fullWData(oldp+1051,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_),76);
        tracep->fullCData(oldp+1054,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state),2);
        tracep->fullCData(oldp+1055,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_),2);
        tracep->fullBit(oldp+1056,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_));
        tracep->fullBit(oldp+1057,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full));
        tracep->fullBit(oldp+1058,((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)))));
        tracep->fullBit(oldp+1059,((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_))));
        VL_EXTEND_WW(208,124, __Vtemp584, vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2);
        tracep->fullWData(oldp+1060,(__Vtemp584),208);
        tracep->fullWData(oldp+1067,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2),124);
        __Vtemp587[0U] = 5U;
        __Vtemp587[1U] = 0U;
        __Vtemp587[2U] = (0xffffff80U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
        __Vtemp587[3U] = ((0x7fff80U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]) 
                          | (0x7fU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]));
        tracep->fullWData(oldp+1071,(__Vtemp587),119);
        tracep->fullQData(oldp+1075,((0xffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U])) 
                                            >> 7U)))),48);
        tracep->fullIData(oldp+1077,(((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                       << 0x19U) | 
                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                       >> 7U))),32);
        tracep->fullCData(oldp+1078,((0x1fU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                               >> 0x17U))),5);
        tracep->fullCData(oldp+1079,((7U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                            >> 0x17U))),3);
        tracep->fullCData(oldp+1080,((3U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                            >> 0x17U))),2);
        tracep->fullCData(oldp+1081,((3U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                            >> 0x1aU))),2);
        tracep->fullBit(oldp+1082,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
                                                  >> 0x21U)))));
        tracep->fullQData(oldp+1083,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw),42);
        tracep->fullQData(oldp+1085,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R13),42);
        tracep->fullQData(oldp+1087,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R14),42);
        tracep->fullBit(oldp+1089,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
                                                  >> 0x22U)))));
        tracep->fullBit(oldp+1090,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
                                                  >> 0x23U)))));
        tracep->fullCData(oldp+1091,((0x1fU & (IData)(
                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
                                                       >> 0x23U)))),5);
        tracep->fullBit(oldp+1092,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete));
        tracep->fullBit(oldp+1093,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R17));
        tracep->fullBit(oldp+1094,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R18));
        tracep->fullQData(oldp+1095,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw),42);
        tracep->fullQData(oldp+1097,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20),42);
        tracep->fullQData(oldp+1099,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R21),42);
        tracep->fullQData(oldp+1101,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R22),42);
        tracep->fullQData(oldp+1103,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R23),42);
        tracep->fullQData(oldp+1105,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R24),42);
        tracep->fullQData(oldp+1107,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R25),42);
        tracep->fullQData(oldp+1109,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R26),42);
        tracep->fullQData(oldp+1111,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R27),42);
        tracep->fullQData(oldp+1113,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R28),42);
        tracep->fullSData(oldp+1115,((0xffffU & (IData)(
                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
                                                         >> 0x10U)))),16);
        tracep->fullSData(oldp+1116,((0xffffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out))),16);
        tracep->fullBit(oldp+1117,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R33));
        tracep->fullBit(oldp+1118,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R34));
        tracep->fullBit(oldp+1119,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R35));
        tracep->fullBit(oldp+1120,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R36));
        tracep->fullBit(oldp+1121,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R37));
        tracep->fullBit(oldp+1122,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R38));
        tracep->fullBit(oldp+1123,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R39));
        tracep->fullBit(oldp+1124,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R40));
        tracep->fullBit(oldp+1125,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R41));
        tracep->fullBit(oldp+1126,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
                                          & (IData)(
                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
                                                     >> 0x20U))))));
        tracep->fullBit(oldp+1127,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
                                                  >> 0x20U)))));
        tracep->fullBit(oldp+1128,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state))));
        tracep->fullQData(oldp+1129,((0x3ffffffffffULL 
                                      & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out)),42);
        tracep->fullBit(oldp+1131,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R0));
        tracep->fullBit(oldp+1132,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R1));
        tracep->fullBit(oldp+1133,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R2));
        tracep->fullQData(oldp+1134,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R3),64);
        tracep->fullQData(oldp+1136,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R4),64);
        tracep->fullBit(oldp+1138,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R5));
        tracep->fullBit(oldp+1139,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R6));
        tracep->fullBit(oldp+1140,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R7));
        tracep->fullBit(oldp+1141,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R8));
        tracep->fullQData(oldp+1142,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R9),64);
        tracep->fullQData(oldp+1144,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R10),64);
        tracep->fullBit(oldp+1146,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R11));
        tracep->fullBit(oldp+1147,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R12));
        tracep->fullBit(oldp+1148,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R13));
        tracep->fullBit(oldp+1149,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R14));
        tracep->fullQData(oldp+1150,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R15),64);
        tracep->fullQData(oldp+1152,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R16),64);
        tracep->fullBit(oldp+1154,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R17));
        tracep->fullBit(oldp+1155,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R18));
        tracep->fullBit(oldp+1156,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R19));
        tracep->fullBit(oldp+1157,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R20));
        tracep->fullQData(oldp+1158,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R21),64);
        tracep->fullQData(oldp+1160,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R22),64);
        tracep->fullBit(oldp+1162,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R23));
        tracep->fullQData(oldp+1163,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R0),64);
        tracep->fullQData(oldp+1165,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R1),64);
        tracep->fullIData(oldp+1167,((IData)((0x1ffffffffULL 
                                              & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v)
                                                  ? 
                                                 (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear)
                                                    ? 0ULL
                                                    : 
                                                   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
                                                     ? 
                                                    ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                                     << 1U)
                                                     : 
                                                    (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                                          >> 0x1fU)))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))) 
                                                  + 
                                                  (((QData)((IData)(
                                                                    ((0x80U 
                                                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
                                                                      ? 0x1ffffffU
                                                                      : 0U))) 
                                                    << 8U) 
                                                   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))))
                                                  : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)))))),32);
        tracep->fullQData(oldp+1168,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v)
                                          ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear)
                                               ? 0ULL
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
                                                   ? 
                                                  ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                                   << 1U)
                                                   : 
                                                  (((QData)((IData)(
                                                                    (1U 
                                                                     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                                        >> 0x1fU)))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))) 
                                             + (((QData)((IData)(
                                                                 ((0x80U 
                                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
                                                                   ? 0x1ffffffU
                                                                   : 0U))) 
                                                 << 8U) 
                                                | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))))
                                          : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))),33);
        tracep->fullQData(oldp+1170,((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))),33);
        tracep->fullQData(oldp+1172,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear)
                                           ? 0ULL : 
                                          ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
                                            ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                               << 1U)
                                            : (((QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                                    >> 0x1fU)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))) 
                                         + (((QData)((IData)(
                                                             ((0x80U 
                                                               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
                                                               ? 0x1ffffffU
                                                               : 0U))) 
                                             << 8U) 
                                            | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4)))))),33);
        tracep->fullQData(oldp+1174,((((QData)((IData)(
                                                       ((0x80U 
                                                         & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
                                                         ? 0x1ffffffU
                                                         : 0U))) 
                                       << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4)))),33);
        tracep->fullCData(oldp+1176,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4),8);
        tracep->fullCData(oldp+1177,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult),8);
        tracep->fullCData(oldp+1178,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult),7);
        tracep->fullCData(oldp+1179,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R0),7);
        tracep->fullCData(oldp+1180,((0xffU & (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult)))),8);
        tracep->fullBit(oldp+1181,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_neg));
        tracep->fullBit(oldp+1182,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R8));
        tracep->fullBit(oldp+1183,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9));
        tracep->fullBit(oldp+1184,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R10));
        tracep->fullBit(oldp+1185,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R11));
        tracep->fullIData(oldp+1186,(((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
                                       ? 0x1ffffffU
                                       : 0U)),25);
        tracep->fullBit(oldp+1187,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4) 
                                          >> 7U))));
        tracep->fullQData(oldp+1188,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear)
                                       ? 0ULL : (0x1ffffffffULL 
                                                 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
                                                     ? 
                                                    ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                                     << 1U)
                                                     : 
                                                    (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                                          >> 0x1fU)))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))))),33);
        tracep->fullQData(oldp+1190,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
                                          ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                             << 1U)
                                          : (((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                                  >> 0x1fU)))) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)))))),33);
        tracep->fullQData(oldp+1192,((((QData)((IData)(
                                                       (1U 
                                                        & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                           >> 0x1fU)))) 
                                       << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)))),33);
        tracep->fullBit(oldp+1194,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                          >> 0x1fU))));
        tracep->fullQData(oldp+1195,((0x1ffffffffULL 
                                      & ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                         << 1U))),33);
        tracep->fullBit(oldp+1197,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift));
        tracep->fullBit(oldp+1198,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R16));
        tracep->fullBit(oldp+1199,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17));
        tracep->fullBit(oldp+1200,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R18));
        tracep->fullBit(oldp+1201,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R19));
        tracep->fullBit(oldp+1202,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear));
        tracep->fullBit(oldp+1203,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R20));
        tracep->fullBit(oldp+1204,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21));
        tracep->fullBit(oldp+1205,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R22));
        tracep->fullBit(oldp+1206,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R23));
        tracep->fullBit(oldp+1207,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v));
        tracep->fullBit(oldp+1208,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R24));
        tracep->fullBit(oldp+1209,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25));
        tracep->fullBit(oldp+1210,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R26));
        tracep->fullBit(oldp+1211,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R27));
        tracep->fullCData(oldp+1212,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1),7);
        tracep->fullCData(oldp+1213,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R2),7);
        tracep->fullCData(oldp+1214,((0x7fU & ((0x3fU 
                                                & ((0x1fU 
                                                    & ((0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 1U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 2U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 3U))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 4U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 5U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 6U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 7U))))))))) 
                                                       + 
                                                       (0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 8U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 9U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0xaU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0xbU))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0xcU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0xdU))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0xeU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0xfU))))))))))) 
                                                   + 
                                                   (0x1fU 
                                                    & ((0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x10U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x11U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x12U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x13U))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x14U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x15U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x16U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x17U))))))))) 
                                                       + 
                                                       (0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x18U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x19U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x1aU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x1bU))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x1cU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x1dU))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x1eU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                               >> 0x1fU))))))))))))) 
                                               + (0x3fU 
                                                  & ((0x1fU 
                                                      & ((0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x20U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x21U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x22U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x23U))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x24U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x25U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x26U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x27U))))))))) 
                                                         + 
                                                         (0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x28U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x29U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x2aU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x2bU))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x2cU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x2dU))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x2eU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x2fU))))))))))) 
                                                     + 
                                                     (0x1fU 
                                                      & ((0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x30U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x31U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x32U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x33U))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x34U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x35U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x36U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x37U))))))))) 
                                                         + 
                                                         (0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x38U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x39U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x3aU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x3bU))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x3cU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x3dU))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x3eU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                                >> 0x3fU)))))))))))))))),7);
        tracep->fullCData(oldp+1215,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x20U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x21U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x22U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x23U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x24U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x25U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x26U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x27U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x28U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x29U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2aU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2bU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2cU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2dU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2eU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2fU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x30U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x31U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x32U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x33U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x34U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x35U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x36U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x37U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x38U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x39U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3fU)))))))))))))),7);
        tracep->fullCData(oldp+1216,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x20U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x21U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x22U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x23U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x24U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x25U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x26U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x27U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x28U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x29U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2aU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2bU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2cU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2dU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2eU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0x2fU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x30U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x31U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x32U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x33U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x34U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x35U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x36U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x37U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x38U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x39U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x3fU)))))))))))))),6);
        tracep->fullCData(oldp+1217,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x30U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x31U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x32U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x33U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x34U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x35U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x36U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x37U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x38U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x39U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3fU)))))))))))),6);
        tracep->fullCData(oldp+1218,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x30U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x31U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x32U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x33U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x34U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x35U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x36U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x37U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x38U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x39U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x3fU)))))))))))),5);
        tracep->fullCData(oldp+1219,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x38U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x39U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x3aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x3bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3fU)))))))))),5);
        tracep->fullCData(oldp+1220,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x38U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x39U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x3aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x3bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x3fU)))))))))),4);
        tracep->fullCData(oldp+1221,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x3cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x3dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x3eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x3fU)))))))),4);
        tracep->fullCData(oldp+1222,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x3cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x3dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x3eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x3fU)))))))),3);
        tracep->fullCData(oldp+1223,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x3eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x3fU)))))),3);
        tracep->fullCData(oldp+1224,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x3eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x3fU)))))),2);
        tracep->fullCData(oldp+1225,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x3fU)))),2);
        tracep->fullBit(oldp+1226,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x3fU)))));
        tracep->fullQData(oldp+1227,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16),64);
        tracep->fullCData(oldp+1229,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x3eU)))),2);
        tracep->fullBit(oldp+1230,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x3eU)))));
        tracep->fullCData(oldp+1231,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x3cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x3dU)))))),3);
        tracep->fullCData(oldp+1232,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x3cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x3dU)))))),2);
        tracep->fullCData(oldp+1233,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x3dU)))),2);
        tracep->fullBit(oldp+1234,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x3dU)))));
        tracep->fullCData(oldp+1235,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x3cU)))),2);
        tracep->fullBit(oldp+1236,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x3cU)))));
        tracep->fullCData(oldp+1237,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x38U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x39U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x3aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x3bU)))))))),4);
        tracep->fullCData(oldp+1238,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x38U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x39U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x3aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x3bU)))))))),3);
        tracep->fullCData(oldp+1239,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x3aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x3bU)))))),3);
        tracep->fullCData(oldp+1240,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x3aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x3bU)))))),2);
        tracep->fullCData(oldp+1241,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x3bU)))),2);
        tracep->fullBit(oldp+1242,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x3bU)))));
        tracep->fullCData(oldp+1243,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x3aU)))),2);
        tracep->fullBit(oldp+1244,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x3aU)))));
        tracep->fullCData(oldp+1245,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x38U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x39U)))))),3);
        tracep->fullCData(oldp+1246,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x38U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x39U)))))),2);
        tracep->fullCData(oldp+1247,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x39U)))),2);
        tracep->fullBit(oldp+1248,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x39U)))));
        tracep->fullCData(oldp+1249,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x38U)))),2);
        tracep->fullBit(oldp+1250,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x38U)))));
        tracep->fullCData(oldp+1251,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x30U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x31U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x32U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x33U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x34U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x35U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x36U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x37U)))))))))),5);
        tracep->fullCData(oldp+1252,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x30U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x31U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x32U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x33U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x34U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x35U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x36U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x37U)))))))))),4);
        tracep->fullCData(oldp+1253,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x34U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x35U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x36U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x37U)))))))),4);
        tracep->fullCData(oldp+1254,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x34U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x35U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x36U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x37U)))))))),3);
        tracep->fullCData(oldp+1255,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x36U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x37U)))))),3);
        tracep->fullCData(oldp+1256,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x36U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x37U)))))),2);
        tracep->fullCData(oldp+1257,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x37U)))),2);
        tracep->fullBit(oldp+1258,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x37U)))));
        tracep->fullCData(oldp+1259,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x36U)))),2);
        tracep->fullBit(oldp+1260,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x36U)))));
        tracep->fullCData(oldp+1261,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x34U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x35U)))))),3);
        tracep->fullCData(oldp+1262,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x34U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x35U)))))),2);
        tracep->fullCData(oldp+1263,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x35U)))),2);
        tracep->fullBit(oldp+1264,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x35U)))));
        tracep->fullCData(oldp+1265,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x34U)))),2);
        tracep->fullBit(oldp+1266,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x34U)))));
        tracep->fullCData(oldp+1267,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x30U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x31U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x32U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x33U)))))))),4);
        tracep->fullCData(oldp+1268,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x30U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x31U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x32U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x33U)))))))),3);
        tracep->fullCData(oldp+1269,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x32U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x33U)))))),3);
        tracep->fullCData(oldp+1270,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x32U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x33U)))))),2);
        tracep->fullCData(oldp+1271,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x33U)))),2);
        tracep->fullBit(oldp+1272,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1273,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x32U)))),2);
        tracep->fullBit(oldp+1274,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x32U)))));
        tracep->fullCData(oldp+1275,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x30U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x31U)))))),3);
        tracep->fullCData(oldp+1276,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x30U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x31U)))))),2);
        tracep->fullCData(oldp+1277,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x31U)))),2);
        tracep->fullBit(oldp+1278,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x31U)))));
        tracep->fullCData(oldp+1279,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x30U)))),2);
        tracep->fullBit(oldp+1280,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x30U)))));
        tracep->fullCData(oldp+1281,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x20U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x21U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x22U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x23U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x24U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x25U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x26U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x27U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x28U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x29U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2fU)))))))))))),6);
        tracep->fullCData(oldp+1282,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x20U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x21U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x22U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x23U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x24U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x25U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x26U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x27U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x28U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x29U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x2fU)))))))))))),5);
        tracep->fullCData(oldp+1283,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x28U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x29U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x2aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x2bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2fU)))))))))),5);
        tracep->fullCData(oldp+1284,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x28U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x29U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x2aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x2bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x2fU)))))))))),4);
        tracep->fullCData(oldp+1285,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x2cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x2dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x2eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x2fU)))))))),4);
        tracep->fullCData(oldp+1286,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x2cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x2dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x2eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x2fU)))))))),3);
        tracep->fullCData(oldp+1287,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x2eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x2fU)))))),3);
        tracep->fullCData(oldp+1288,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x2eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x2fU)))))),2);
        tracep->fullCData(oldp+1289,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x2fU)))),2);
        tracep->fullBit(oldp+1290,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x2fU)))));
        tracep->fullCData(oldp+1291,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x2eU)))),2);
        tracep->fullBit(oldp+1292,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x2eU)))));
        tracep->fullCData(oldp+1293,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x2cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x2dU)))))),3);
        tracep->fullCData(oldp+1294,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x2cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x2dU)))))),2);
        tracep->fullCData(oldp+1295,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x2dU)))),2);
        tracep->fullBit(oldp+1296,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x2dU)))));
        tracep->fullCData(oldp+1297,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x2cU)))),2);
        tracep->fullBit(oldp+1298,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x2cU)))));
        tracep->fullCData(oldp+1299,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x28U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x29U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x2aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x2bU)))))))),4);
        tracep->fullCData(oldp+1300,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x28U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x29U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x2aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x2bU)))))))),3);
        tracep->fullCData(oldp+1301,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x2aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x2bU)))))),3);
        tracep->fullCData(oldp+1302,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x2aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x2bU)))))),2);
        tracep->fullCData(oldp+1303,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x2bU)))),2);
        tracep->fullBit(oldp+1304,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x2bU)))));
        tracep->fullCData(oldp+1305,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x2aU)))),2);
        tracep->fullBit(oldp+1306,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x2aU)))));
        tracep->fullCData(oldp+1307,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x28U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x29U)))))),3);
        tracep->fullCData(oldp+1308,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x28U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x29U)))))),2);
        tracep->fullCData(oldp+1309,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x29U)))),2);
        tracep->fullBit(oldp+1310,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x29U)))));
        tracep->fullCData(oldp+1311,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x28U)))),2);
        tracep->fullBit(oldp+1312,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x28U)))));
        tracep->fullCData(oldp+1313,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x20U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x21U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x22U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x23U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x24U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x25U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x26U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x27U)))))))))),5);
        tracep->fullCData(oldp+1314,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x20U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x21U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x22U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x23U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x24U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x25U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x26U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x27U)))))))))),4);
        tracep->fullCData(oldp+1315,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x24U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x25U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x26U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x27U)))))))),4);
        tracep->fullCData(oldp+1316,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x24U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x25U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x26U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x27U)))))))),3);
        tracep->fullCData(oldp+1317,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x26U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x27U)))))),3);
        tracep->fullCData(oldp+1318,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x26U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x27U)))))),2);
        tracep->fullCData(oldp+1319,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x27U)))),2);
        tracep->fullBit(oldp+1320,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x27U)))));
        tracep->fullCData(oldp+1321,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x26U)))),2);
        tracep->fullBit(oldp+1322,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x26U)))));
        tracep->fullCData(oldp+1323,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x24U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x25U)))))),3);
        tracep->fullCData(oldp+1324,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x24U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x25U)))))),2);
        tracep->fullCData(oldp+1325,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x25U)))),2);
        tracep->fullBit(oldp+1326,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x25U)))));
        tracep->fullCData(oldp+1327,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x24U)))),2);
        tracep->fullBit(oldp+1328,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x24U)))));
        tracep->fullCData(oldp+1329,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x20U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x21U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x22U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x23U)))))))),4);
        tracep->fullCData(oldp+1330,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x20U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x21U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x22U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x23U)))))))),3);
        tracep->fullCData(oldp+1331,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x22U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x23U)))))),3);
        tracep->fullCData(oldp+1332,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x22U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x23U)))))),2);
        tracep->fullCData(oldp+1333,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x23U)))),2);
        tracep->fullBit(oldp+1334,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x23U)))));
        tracep->fullCData(oldp+1335,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x22U)))),2);
        tracep->fullBit(oldp+1336,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x22U)))));
        tracep->fullCData(oldp+1337,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x20U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x21U)))))),3);
        tracep->fullCData(oldp+1338,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x20U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x21U)))))),2);
        tracep->fullCData(oldp+1339,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x21U)))),2);
        tracep->fullBit(oldp+1340,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x21U)))));
        tracep->fullCData(oldp+1341,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x20U)))),2);
        tracep->fullBit(oldp+1342,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x20U)))));
        tracep->fullCData(oldp+1343,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 1U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 2U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 3U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 4U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 5U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 6U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 7U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 8U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 9U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xaU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xbU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xcU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xdU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xeU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xfU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x10U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x11U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x12U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x13U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x14U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x15U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x16U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x17U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x18U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x19U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1fU)))))))))))))),7);
        tracep->fullCData(oldp+1344,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 1U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 2U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 3U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 4U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 5U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 6U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 7U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 8U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 9U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xaU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xbU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xcU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xdU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xeU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                           >> 0xfU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x10U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x11U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x12U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x13U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x14U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x15U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x16U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x17U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x18U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x19U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                             >> 0x1fU)))))))))))))),6);
        tracep->fullCData(oldp+1345,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x10U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x11U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x12U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x13U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x14U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x15U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x16U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x17U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x18U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x19U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1fU)))))))))))),6);
        tracep->fullCData(oldp+1346,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x10U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x11U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x12U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x13U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x14U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x15U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x16U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 0x17U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x18U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x19U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0x1fU)))))))))))),5);
        tracep->fullCData(oldp+1347,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x18U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x19U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x1aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x1bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1fU)))))))))),5);
        tracep->fullCData(oldp+1348,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x18U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x19U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x1aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x1bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x1fU)))))))))),4);
        tracep->fullCData(oldp+1349,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x1cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x1dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x1eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x1fU)))))))),4);
        tracep->fullCData(oldp+1350,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x1cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x1dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x1eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x1fU)))))))),3);
        tracep->fullCData(oldp+1351,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x1eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x1fU)))))),3);
        tracep->fullCData(oldp+1352,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x1eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x1fU)))))),2);
        tracep->fullCData(oldp+1353,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x1fU)))),2);
        tracep->fullBit(oldp+1354,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x1fU)))));
        tracep->fullCData(oldp+1355,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x1eU)))),2);
        tracep->fullBit(oldp+1356,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x1eU)))));
        tracep->fullCData(oldp+1357,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x1cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x1dU)))))),3);
        tracep->fullCData(oldp+1358,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x1cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x1dU)))))),2);
        tracep->fullCData(oldp+1359,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x1dU)))),2);
        tracep->fullBit(oldp+1360,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x1dU)))));
        tracep->fullCData(oldp+1361,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x1cU)))),2);
        tracep->fullBit(oldp+1362,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x1cU)))));
        tracep->fullCData(oldp+1363,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x18U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x19U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x1aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x1bU)))))))),4);
        tracep->fullCData(oldp+1364,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x18U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x19U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x1aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x1bU)))))))),3);
        tracep->fullCData(oldp+1365,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x1aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x1bU)))))),3);
        tracep->fullCData(oldp+1366,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x1aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x1bU)))))),2);
        tracep->fullCData(oldp+1367,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x1bU)))),2);
        tracep->fullBit(oldp+1368,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x1bU)))));
        tracep->fullCData(oldp+1369,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x1aU)))),2);
        tracep->fullBit(oldp+1370,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x1aU)))));
        tracep->fullCData(oldp+1371,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x18U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x19U)))))),3);
        tracep->fullCData(oldp+1372,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x18U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x19U)))))),2);
        tracep->fullCData(oldp+1373,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x19U)))),2);
        tracep->fullBit(oldp+1374,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x19U)))));
        tracep->fullCData(oldp+1375,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x18U)))),2);
        tracep->fullBit(oldp+1376,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x18U)))));
        tracep->fullCData(oldp+1377,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x10U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x11U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x12U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x13U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x14U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x15U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x16U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x17U)))))))))),5);
        tracep->fullCData(oldp+1378,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x10U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 0x11U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x12U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0x13U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x14U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x15U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x16U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0x17U)))))))))),4);
        tracep->fullCData(oldp+1379,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x14U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x15U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x16U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x17U)))))))),4);
        tracep->fullCData(oldp+1380,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x14U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x15U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x16U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x17U)))))))),3);
        tracep->fullCData(oldp+1381,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x16U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x17U)))))),3);
        tracep->fullCData(oldp+1382,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x16U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x17U)))))),2);
        tracep->fullCData(oldp+1383,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x17U)))),2);
        tracep->fullBit(oldp+1384,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x17U)))));
        tracep->fullCData(oldp+1385,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x16U)))),2);
        tracep->fullBit(oldp+1386,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x16U)))));
        tracep->fullCData(oldp+1387,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x14U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x15U)))))),3);
        tracep->fullCData(oldp+1388,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x14U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x15U)))))),2);
        tracep->fullCData(oldp+1389,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x15U)))),2);
        tracep->fullBit(oldp+1390,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x15U)))));
        tracep->fullCData(oldp+1391,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x14U)))),2);
        tracep->fullBit(oldp+1392,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x14U)))));
        tracep->fullCData(oldp+1393,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x10U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x11U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x12U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x13U)))))))),4);
        tracep->fullCData(oldp+1394,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x10U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0x11U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0x12U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0x13U)))))))),3);
        tracep->fullCData(oldp+1395,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x12U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x13U)))))),3);
        tracep->fullCData(oldp+1396,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x12U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x13U)))))),2);
        tracep->fullCData(oldp+1397,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x13U)))),2);
        tracep->fullBit(oldp+1398,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x13U)))));
        tracep->fullCData(oldp+1399,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x12U)))),2);
        tracep->fullBit(oldp+1400,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x12U)))));
        tracep->fullCData(oldp+1401,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x10U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x11U)))))),3);
        tracep->fullCData(oldp+1402,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0x10U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0x11U)))))),2);
        tracep->fullCData(oldp+1403,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x11U)))),2);
        tracep->fullBit(oldp+1404,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x11U)))));
        tracep->fullCData(oldp+1405,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0x10U)))),2);
        tracep->fullBit(oldp+1406,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0x10U)))));
        tracep->fullCData(oldp+1407,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 1U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 2U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 3U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 4U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 5U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 6U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 7U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 8U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 9U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xaU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xbU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xcU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xdU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xeU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xfU)))))))))))),6);
        tracep->fullCData(oldp+1408,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 1U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 2U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 3U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 4U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 5U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 6U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                       >> 7U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 8U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 9U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xaU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xbU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xcU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xdU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xeU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                         >> 0xfU)))))))))))),5);
        tracep->fullCData(oldp+1409,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 8U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 9U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0xaU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0xbU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xcU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xdU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xeU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xfU)))))))))),5);
        tracep->fullCData(oldp+1410,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 8U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 9U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0xaU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 0xbU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xcU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xdU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xeU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 0xfU)))))))))),4);
        tracep->fullCData(oldp+1411,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0xcU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0xdU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0xeU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0xfU)))))))),4);
        tracep->fullCData(oldp+1412,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0xcU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 0xdU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0xeU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0xfU)))))))),3);
        tracep->fullCData(oldp+1413,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0xeU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0xfU)))))),3);
        tracep->fullCData(oldp+1414,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0xeU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0xfU)))))),2);
        tracep->fullCData(oldp+1415,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0xfU)))),2);
        tracep->fullBit(oldp+1416,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0xfU)))));
        tracep->fullCData(oldp+1417,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0xeU)))),2);
        tracep->fullBit(oldp+1418,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0xeU)))));
        tracep->fullCData(oldp+1419,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0xcU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0xdU)))))),3);
        tracep->fullCData(oldp+1420,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0xcU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0xdU)))))),2);
        tracep->fullCData(oldp+1421,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0xdU)))),2);
        tracep->fullBit(oldp+1422,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0xdU)))));
        tracep->fullCData(oldp+1423,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0xcU)))),2);
        tracep->fullBit(oldp+1424,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0xcU)))));
        tracep->fullCData(oldp+1425,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 8U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 9U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0xaU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0xbU)))))))),4);
        tracep->fullCData(oldp+1426,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 8U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 9U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 0xaU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 0xbU)))))))),3);
        tracep->fullCData(oldp+1427,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0xaU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0xbU)))))),3);
        tracep->fullCData(oldp+1428,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 0xaU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 0xbU)))))),2);
        tracep->fullCData(oldp+1429,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0xbU)))),2);
        tracep->fullBit(oldp+1430,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0xbU)))));
        tracep->fullCData(oldp+1431,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 0xaU)))),2);
        tracep->fullBit(oldp+1432,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 0xaU)))));
        tracep->fullCData(oldp+1433,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 8U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 9U)))))),3);
        tracep->fullCData(oldp+1434,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 8U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 9U)))))),2);
        tracep->fullCData(oldp+1435,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 9U)))),2);
        tracep->fullBit(oldp+1436,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 9U)))));
        tracep->fullCData(oldp+1437,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 8U)))),2);
        tracep->fullBit(oldp+1438,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 8U)))));
        tracep->fullCData(oldp+1439,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 1U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 2U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 3U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 4U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 5U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 6U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 7U)))))))))),5);
        tracep->fullCData(oldp+1440,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                >> 1U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 2U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                  >> 3U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 4U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 5U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 6U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                                    >> 7U)))))))))),4);
        tracep->fullCData(oldp+1441,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 4U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 5U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 6U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 7U)))))))),4);
        tracep->fullCData(oldp+1442,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 4U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 5U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 6U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 7U)))))))),3);
        tracep->fullCData(oldp+1443,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 6U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 7U)))))),3);
        tracep->fullCData(oldp+1444,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 6U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 7U)))))),2);
        tracep->fullCData(oldp+1445,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 7U)))),2);
        tracep->fullBit(oldp+1446,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 7U)))));
        tracep->fullCData(oldp+1447,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 6U)))),2);
        tracep->fullBit(oldp+1448,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 6U)))));
        tracep->fullCData(oldp+1449,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 4U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 5U)))))),3);
        tracep->fullCData(oldp+1450,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 4U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 5U)))))),2);
        tracep->fullCData(oldp+1451,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 5U)))),2);
        tracep->fullBit(oldp+1452,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 5U)))));
        tracep->fullCData(oldp+1453,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 4U)))),2);
        tracep->fullBit(oldp+1454,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 4U)))));
        tracep->fullCData(oldp+1455,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 1U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 2U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 3U)))))))),4);
        tracep->fullCData(oldp+1456,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                               >> 1U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                            >> 2U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                              >> 3U)))))))),3);
        tracep->fullCData(oldp+1457,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 2U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 3U)))))),3);
        tracep->fullCData(oldp+1458,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                           >> 2U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 3U)))))),2);
        tracep->fullCData(oldp+1459,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 3U)))),2);
        tracep->fullBit(oldp+1460,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 3U)))));
        tracep->fullCData(oldp+1461,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 2U)))),2);
        tracep->fullBit(oldp+1462,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 2U)))));
        tracep->fullCData(oldp+1463,((3U & ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 1U)))))),3);
        tracep->fullCData(oldp+1464,((3U & ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                             >> 1U)))))),2);
        tracep->fullCData(oldp+1465,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+1466,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
                                                  >> 1U)))));
        tracep->fullCData(oldp+1467,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16))),2);
        tracep->fullBit(oldp+1468,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16))));
        tracep->fullQData(oldp+1469,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R0),64);
        tracep->fullQData(oldp+1471,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R1),64);
        tracep->fullIData(oldp+1473,((IData)((0x1ffffffffULL 
                                              & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v)
                                                  ? 
                                                 (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear)
                                                    ? 0ULL
                                                    : 
                                                   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
                                                     ? 
                                                    ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                                     << 1U)
                                                     : 
                                                    (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                                          >> 0x1fU)))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))) 
                                                  + 
                                                  (((QData)((IData)(
                                                                    ((0x80U 
                                                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
                                                                      ? 0x1ffffffU
                                                                      : 0U))) 
                                                    << 8U) 
                                                   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))))
                                                  : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)))))),32);
        tracep->fullQData(oldp+1474,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v)
                                          ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear)
                                               ? 0ULL
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
                                                   ? 
                                                  ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                                   << 1U)
                                                   : 
                                                  (((QData)((IData)(
                                                                    (1U 
                                                                     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                                        >> 0x1fU)))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))) 
                                             + (((QData)((IData)(
                                                                 ((0x80U 
                                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
                                                                   ? 0x1ffffffU
                                                                   : 0U))) 
                                                 << 8U) 
                                                | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))))
                                          : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))),33);
        tracep->fullQData(oldp+1476,((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))),33);
        tracep->fullQData(oldp+1478,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear)
                                           ? 0ULL : 
                                          ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
                                            ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                               << 1U)
                                            : (((QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                                    >> 0x1fU)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))) 
                                         + (((QData)((IData)(
                                                             ((0x80U 
                                                               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
                                                               ? 0x1ffffffU
                                                               : 0U))) 
                                             << 8U) 
                                            | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4)))))),33);
        tracep->fullQData(oldp+1480,((((QData)((IData)(
                                                       ((0x80U 
                                                         & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
                                                         ? 0x1ffffffU
                                                         : 0U))) 
                                       << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4)))),33);
        tracep->fullCData(oldp+1482,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4),8);
        tracep->fullCData(oldp+1483,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult),8);
        tracep->fullCData(oldp+1484,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult),7);
        tracep->fullCData(oldp+1485,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R0),7);
        tracep->fullCData(oldp+1486,((0xffU & (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult)))),8);
        tracep->fullBit(oldp+1487,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_neg));
        tracep->fullBit(oldp+1488,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R8));
        tracep->fullBit(oldp+1489,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9));
        tracep->fullBit(oldp+1490,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R10));
        tracep->fullBit(oldp+1491,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R11));
        tracep->fullIData(oldp+1492,(((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
                                       ? 0x1ffffffU
                                       : 0U)),25);
        tracep->fullBit(oldp+1493,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4) 
                                          >> 7U))));
        tracep->fullQData(oldp+1494,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear)
                                       ? 0ULL : (0x1ffffffffULL 
                                                 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
                                                     ? 
                                                    ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                                     << 1U)
                                                     : 
                                                    (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                                          >> 0x1fU)))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))))),33);
        tracep->fullQData(oldp+1496,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
                                          ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                             << 1U)
                                          : (((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                                  >> 0x1fU)))) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)))))),33);
        tracep->fullQData(oldp+1498,((((QData)((IData)(
                                                       (1U 
                                                        & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                           >> 0x1fU)))) 
                                       << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)))),33);
        tracep->fullBit(oldp+1500,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                          >> 0x1fU))));
        tracep->fullQData(oldp+1501,((0x1ffffffffULL 
                                      & ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                         << 1U))),33);
        tracep->fullBit(oldp+1503,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift));
        tracep->fullBit(oldp+1504,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R16));
        tracep->fullBit(oldp+1505,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17));
        tracep->fullBit(oldp+1506,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R18));
        tracep->fullBit(oldp+1507,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R19));
        tracep->fullBit(oldp+1508,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear));
        tracep->fullBit(oldp+1509,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R20));
        tracep->fullBit(oldp+1510,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21));
        tracep->fullBit(oldp+1511,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R22));
        tracep->fullBit(oldp+1512,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R23));
        tracep->fullBit(oldp+1513,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v));
        tracep->fullBit(oldp+1514,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R24));
        tracep->fullBit(oldp+1515,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25));
        tracep->fullBit(oldp+1516,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R26));
        tracep->fullBit(oldp+1517,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R27));
        tracep->fullCData(oldp+1518,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1),7);
        tracep->fullCData(oldp+1519,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R2),7);
        tracep->fullCData(oldp+1520,((0x7fU & ((0x3fU 
                                                & ((0x1fU 
                                                    & ((0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 1U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 2U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 3U))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 4U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 5U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 6U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 7U))))))))) 
                                                       + 
                                                       (0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 8U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 9U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0xaU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0xbU))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0xcU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0xdU))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0xeU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0xfU))))))))))) 
                                                   + 
                                                   (0x1fU 
                                                    & ((0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x10U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x11U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x12U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x13U))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x14U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x15U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x16U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x17U))))))))) 
                                                       + 
                                                       (0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x18U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x19U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x1aU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x1bU))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x1cU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x1dU))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x1eU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                               >> 0x1fU))))))))))))) 
                                               + (0x3fU 
                                                  & ((0x1fU 
                                                      & ((0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x20U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x21U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x22U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x23U))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x24U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x25U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x26U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x27U))))))))) 
                                                         + 
                                                         (0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x28U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x29U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x2aU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x2bU))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x2cU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x2dU))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x2eU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x2fU))))))))))) 
                                                     + 
                                                     (0x1fU 
                                                      & ((0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x30U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x31U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x32U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x33U))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x34U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x35U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x36U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x37U))))))))) 
                                                         + 
                                                         (0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x38U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x39U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x3aU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x3bU))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x3cU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x3dU))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x3eU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                                >> 0x3fU)))))))))))))))),7);
        tracep->fullCData(oldp+1521,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x20U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x21U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x22U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x23U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x24U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x25U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x26U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x27U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x28U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x29U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2aU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2bU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2cU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2dU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2eU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2fU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x30U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x31U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x32U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x33U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x34U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x35U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x36U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x37U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x38U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x39U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3fU)))))))))))))),7);
        tracep->fullCData(oldp+1522,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x20U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x21U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x22U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x23U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x24U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x25U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x26U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x27U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x28U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x29U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2aU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2bU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2cU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2dU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2eU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0x2fU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x30U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x31U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x32U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x33U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x34U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x35U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x36U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x37U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x38U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x39U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x3fU)))))))))))))),6);
        tracep->fullCData(oldp+1523,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x30U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x31U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x32U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x33U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x34U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x35U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x36U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x37U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x38U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x39U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3fU)))))))))))),6);
        tracep->fullCData(oldp+1524,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x30U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x31U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x32U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x33U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x34U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x35U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x36U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x37U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x38U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x39U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x3fU)))))))))))),5);
        tracep->fullCData(oldp+1525,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x38U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x39U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x3aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x3bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3fU)))))))))),5);
        tracep->fullCData(oldp+1526,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x38U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x39U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x3aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x3bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x3fU)))))))))),4);
        tracep->fullCData(oldp+1527,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x3cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x3dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x3eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x3fU)))))))),4);
        tracep->fullCData(oldp+1528,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x3cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x3dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x3eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x3fU)))))))),3);
        tracep->fullCData(oldp+1529,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x3eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x3fU)))))),3);
        tracep->fullCData(oldp+1530,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x3eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x3fU)))))),2);
        tracep->fullCData(oldp+1531,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x3fU)))),2);
        tracep->fullBit(oldp+1532,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x3fU)))));
        tracep->fullQData(oldp+1533,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16),64);
        tracep->fullCData(oldp+1535,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x3eU)))),2);
        tracep->fullBit(oldp+1536,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x3eU)))));
        tracep->fullCData(oldp+1537,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x3cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x3dU)))))),3);
        tracep->fullCData(oldp+1538,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x3cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x3dU)))))),2);
        tracep->fullCData(oldp+1539,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x3dU)))),2);
        tracep->fullBit(oldp+1540,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x3dU)))));
        tracep->fullCData(oldp+1541,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x3cU)))),2);
        tracep->fullBit(oldp+1542,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x3cU)))));
        tracep->fullCData(oldp+1543,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x38U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x39U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x3aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x3bU)))))))),4);
        tracep->fullCData(oldp+1544,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x38U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x39U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x3aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x3bU)))))))),3);
        tracep->fullCData(oldp+1545,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x3aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x3bU)))))),3);
        tracep->fullCData(oldp+1546,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x3aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x3bU)))))),2);
        tracep->fullCData(oldp+1547,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x3bU)))),2);
        tracep->fullBit(oldp+1548,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x3bU)))));
        tracep->fullCData(oldp+1549,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x3aU)))),2);
        tracep->fullBit(oldp+1550,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x3aU)))));
        tracep->fullCData(oldp+1551,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x38U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x39U)))))),3);
        tracep->fullCData(oldp+1552,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x38U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x39U)))))),2);
        tracep->fullCData(oldp+1553,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x39U)))),2);
        tracep->fullBit(oldp+1554,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x39U)))));
        tracep->fullCData(oldp+1555,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x38U)))),2);
        tracep->fullBit(oldp+1556,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x38U)))));
        tracep->fullCData(oldp+1557,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x30U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x31U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x32U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x33U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x34U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x35U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x36U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x37U)))))))))),5);
        tracep->fullCData(oldp+1558,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x30U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x31U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x32U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x33U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x34U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x35U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x36U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x37U)))))))))),4);
        tracep->fullCData(oldp+1559,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x34U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x35U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x36U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x37U)))))))),4);
        tracep->fullCData(oldp+1560,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x34U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x35U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x36U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x37U)))))))),3);
        tracep->fullCData(oldp+1561,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x36U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x37U)))))),3);
        tracep->fullCData(oldp+1562,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x36U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x37U)))))),2);
        tracep->fullCData(oldp+1563,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x37U)))),2);
        tracep->fullBit(oldp+1564,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x37U)))));
        tracep->fullCData(oldp+1565,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x36U)))),2);
        tracep->fullBit(oldp+1566,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x36U)))));
        tracep->fullCData(oldp+1567,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x34U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x35U)))))),3);
        tracep->fullCData(oldp+1568,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x34U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x35U)))))),2);
        tracep->fullCData(oldp+1569,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x35U)))),2);
        tracep->fullBit(oldp+1570,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x35U)))));
        tracep->fullCData(oldp+1571,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x34U)))),2);
        tracep->fullBit(oldp+1572,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x34U)))));
        tracep->fullCData(oldp+1573,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x30U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x31U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x32U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x33U)))))))),4);
        tracep->fullCData(oldp+1574,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x30U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x31U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x32U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x33U)))))))),3);
        tracep->fullCData(oldp+1575,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x32U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x33U)))))),3);
        tracep->fullCData(oldp+1576,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x32U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x33U)))))),2);
        tracep->fullCData(oldp+1577,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x33U)))),2);
        tracep->fullBit(oldp+1578,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1579,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x32U)))),2);
        tracep->fullBit(oldp+1580,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x32U)))));
        tracep->fullCData(oldp+1581,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x30U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x31U)))))),3);
        tracep->fullCData(oldp+1582,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x30U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x31U)))))),2);
        tracep->fullCData(oldp+1583,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x31U)))),2);
        tracep->fullBit(oldp+1584,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x31U)))));
        tracep->fullCData(oldp+1585,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x30U)))),2);
        tracep->fullBit(oldp+1586,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x30U)))));
        tracep->fullCData(oldp+1587,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x20U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x21U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x22U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x23U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x24U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x25U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x26U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x27U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x28U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x29U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2fU)))))))))))),6);
        tracep->fullCData(oldp+1588,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x20U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x21U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x22U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x23U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x24U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x25U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x26U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x27U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x28U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x29U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x2fU)))))))))))),5);
        tracep->fullCData(oldp+1589,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x28U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x29U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x2aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x2bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2fU)))))))))),5);
        tracep->fullCData(oldp+1590,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x28U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x29U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x2aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x2bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x2fU)))))))))),4);
        tracep->fullCData(oldp+1591,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x2cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x2dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x2eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x2fU)))))))),4);
        tracep->fullCData(oldp+1592,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x2cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x2dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x2eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x2fU)))))))),3);
        tracep->fullCData(oldp+1593,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x2eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x2fU)))))),3);
        tracep->fullCData(oldp+1594,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x2eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x2fU)))))),2);
        tracep->fullCData(oldp+1595,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x2fU)))),2);
        tracep->fullBit(oldp+1596,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x2fU)))));
        tracep->fullCData(oldp+1597,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x2eU)))),2);
        tracep->fullBit(oldp+1598,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x2eU)))));
        tracep->fullCData(oldp+1599,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x2cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x2dU)))))),3);
        tracep->fullCData(oldp+1600,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x2cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x2dU)))))),2);
        tracep->fullCData(oldp+1601,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x2dU)))),2);
        tracep->fullBit(oldp+1602,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x2dU)))));
        tracep->fullCData(oldp+1603,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x2cU)))),2);
        tracep->fullBit(oldp+1604,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x2cU)))));
        tracep->fullCData(oldp+1605,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x28U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x29U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x2aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x2bU)))))))),4);
        tracep->fullCData(oldp+1606,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x28U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x29U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x2aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x2bU)))))))),3);
        tracep->fullCData(oldp+1607,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x2aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x2bU)))))),3);
        tracep->fullCData(oldp+1608,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x2aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x2bU)))))),2);
        tracep->fullCData(oldp+1609,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x2bU)))),2);
        tracep->fullBit(oldp+1610,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x2bU)))));
        tracep->fullCData(oldp+1611,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x2aU)))),2);
        tracep->fullBit(oldp+1612,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x2aU)))));
        tracep->fullCData(oldp+1613,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x28U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x29U)))))),3);
        tracep->fullCData(oldp+1614,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x28U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x29U)))))),2);
        tracep->fullCData(oldp+1615,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x29U)))),2);
        tracep->fullBit(oldp+1616,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x29U)))));
        tracep->fullCData(oldp+1617,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x28U)))),2);
        tracep->fullBit(oldp+1618,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x28U)))));
        tracep->fullCData(oldp+1619,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x20U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x21U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x22U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x23U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x24U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x25U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x26U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x27U)))))))))),5);
        tracep->fullCData(oldp+1620,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x20U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x21U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x22U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x23U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x24U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x25U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x26U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x27U)))))))))),4);
        tracep->fullCData(oldp+1621,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x24U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x25U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x26U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x27U)))))))),4);
        tracep->fullCData(oldp+1622,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x24U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x25U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x26U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x27U)))))))),3);
        tracep->fullCData(oldp+1623,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x26U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x27U)))))),3);
        tracep->fullCData(oldp+1624,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x26U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x27U)))))),2);
        tracep->fullCData(oldp+1625,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x27U)))),2);
        tracep->fullBit(oldp+1626,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x27U)))));
        tracep->fullCData(oldp+1627,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x26U)))),2);
        tracep->fullBit(oldp+1628,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x26U)))));
        tracep->fullCData(oldp+1629,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x24U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x25U)))))),3);
        tracep->fullCData(oldp+1630,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x24U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x25U)))))),2);
        tracep->fullCData(oldp+1631,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x25U)))),2);
        tracep->fullBit(oldp+1632,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x25U)))));
        tracep->fullCData(oldp+1633,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x24U)))),2);
        tracep->fullBit(oldp+1634,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x24U)))));
        tracep->fullCData(oldp+1635,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x20U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x21U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x22U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x23U)))))))),4);
        tracep->fullCData(oldp+1636,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x20U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x21U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x22U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x23U)))))))),3);
        tracep->fullCData(oldp+1637,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x22U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x23U)))))),3);
        tracep->fullCData(oldp+1638,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x22U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x23U)))))),2);
        tracep->fullCData(oldp+1639,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x23U)))),2);
        tracep->fullBit(oldp+1640,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x23U)))));
        tracep->fullCData(oldp+1641,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x22U)))),2);
        tracep->fullBit(oldp+1642,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x22U)))));
        tracep->fullCData(oldp+1643,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x20U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x21U)))))),3);
        tracep->fullCData(oldp+1644,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x20U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x21U)))))),2);
        tracep->fullCData(oldp+1645,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x21U)))),2);
        tracep->fullBit(oldp+1646,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x21U)))));
        tracep->fullCData(oldp+1647,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x20U)))),2);
        tracep->fullBit(oldp+1648,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x20U)))));
        tracep->fullCData(oldp+1649,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 1U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 2U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 3U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 4U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 5U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 6U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 7U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 8U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 9U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xaU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xbU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xcU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xdU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xeU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xfU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x10U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x11U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x12U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x13U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x14U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x15U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x16U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x17U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x18U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x19U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1fU)))))))))))))),7);
        tracep->fullCData(oldp+1650,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 1U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 2U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 3U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 4U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 5U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 6U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 7U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 8U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 9U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xaU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xbU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xcU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xdU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xeU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                           >> 0xfU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x10U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x11U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x12U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x13U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x14U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x15U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x16U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x17U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x18U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x19U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                             >> 0x1fU)))))))))))))),6);
        tracep->fullCData(oldp+1651,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x10U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x11U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x12U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x13U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x14U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x15U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x16U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x17U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x18U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x19U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1fU)))))))))))),6);
        tracep->fullCData(oldp+1652,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x10U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x11U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x12U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x13U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x14U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x15U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x16U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 0x17U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x18U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x19U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0x1fU)))))))))))),5);
        tracep->fullCData(oldp+1653,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x18U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x19U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x1aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x1bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1fU)))))))))),5);
        tracep->fullCData(oldp+1654,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x18U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x19U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x1aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x1bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x1fU)))))))))),4);
        tracep->fullCData(oldp+1655,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x1cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x1dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x1eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x1fU)))))))),4);
        tracep->fullCData(oldp+1656,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x1cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x1dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x1eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x1fU)))))))),3);
        tracep->fullCData(oldp+1657,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x1eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x1fU)))))),3);
        tracep->fullCData(oldp+1658,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x1eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x1fU)))))),2);
        tracep->fullCData(oldp+1659,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x1fU)))),2);
        tracep->fullBit(oldp+1660,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x1fU)))));
        tracep->fullCData(oldp+1661,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x1eU)))),2);
        tracep->fullBit(oldp+1662,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x1eU)))));
        tracep->fullCData(oldp+1663,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x1cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x1dU)))))),3);
        tracep->fullCData(oldp+1664,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x1cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x1dU)))))),2);
        tracep->fullCData(oldp+1665,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x1dU)))),2);
        tracep->fullBit(oldp+1666,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x1dU)))));
        tracep->fullCData(oldp+1667,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x1cU)))),2);
        tracep->fullBit(oldp+1668,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x1cU)))));
        tracep->fullCData(oldp+1669,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x18U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x19U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x1aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x1bU)))))))),4);
        tracep->fullCData(oldp+1670,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x18U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x19U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x1aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x1bU)))))))),3);
        tracep->fullCData(oldp+1671,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x1aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x1bU)))))),3);
        tracep->fullCData(oldp+1672,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x1aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x1bU)))))),2);
        tracep->fullCData(oldp+1673,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x1bU)))),2);
        tracep->fullBit(oldp+1674,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x1bU)))));
        tracep->fullCData(oldp+1675,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x1aU)))),2);
        tracep->fullBit(oldp+1676,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x1aU)))));
        tracep->fullCData(oldp+1677,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x18U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x19U)))))),3);
        tracep->fullCData(oldp+1678,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x18U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x19U)))))),2);
        tracep->fullCData(oldp+1679,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x19U)))),2);
        tracep->fullBit(oldp+1680,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x19U)))));
        tracep->fullCData(oldp+1681,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x18U)))),2);
        tracep->fullBit(oldp+1682,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x18U)))));
        tracep->fullCData(oldp+1683,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x10U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x11U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x12U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x13U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x14U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x15U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x16U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x17U)))))))))),5);
        tracep->fullCData(oldp+1684,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x10U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 0x11U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x12U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0x13U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x14U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x15U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x16U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0x17U)))))))))),4);
        tracep->fullCData(oldp+1685,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x14U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x15U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x16U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x17U)))))))),4);
        tracep->fullCData(oldp+1686,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x14U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x15U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x16U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x17U)))))))),3);
        tracep->fullCData(oldp+1687,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x16U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x17U)))))),3);
        tracep->fullCData(oldp+1688,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x16U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x17U)))))),2);
        tracep->fullCData(oldp+1689,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x17U)))),2);
        tracep->fullBit(oldp+1690,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x17U)))));
        tracep->fullCData(oldp+1691,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x16U)))),2);
        tracep->fullBit(oldp+1692,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x16U)))));
        tracep->fullCData(oldp+1693,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x14U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x15U)))))),3);
        tracep->fullCData(oldp+1694,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x14U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x15U)))))),2);
        tracep->fullCData(oldp+1695,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x15U)))),2);
        tracep->fullBit(oldp+1696,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x15U)))));
        tracep->fullCData(oldp+1697,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x14U)))),2);
        tracep->fullBit(oldp+1698,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x14U)))));
        tracep->fullCData(oldp+1699,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x10U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x11U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x12U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x13U)))))))),4);
        tracep->fullCData(oldp+1700,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x10U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0x11U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0x12U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0x13U)))))))),3);
        tracep->fullCData(oldp+1701,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x12U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x13U)))))),3);
        tracep->fullCData(oldp+1702,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x12U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x13U)))))),2);
        tracep->fullCData(oldp+1703,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x13U)))),2);
        tracep->fullBit(oldp+1704,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x13U)))));
        tracep->fullCData(oldp+1705,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x12U)))),2);
        tracep->fullBit(oldp+1706,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x12U)))));
        tracep->fullCData(oldp+1707,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x10U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x11U)))))),3);
        tracep->fullCData(oldp+1708,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0x10U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0x11U)))))),2);
        tracep->fullCData(oldp+1709,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x11U)))),2);
        tracep->fullBit(oldp+1710,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x11U)))));
        tracep->fullCData(oldp+1711,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0x10U)))),2);
        tracep->fullBit(oldp+1712,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0x10U)))));
        tracep->fullCData(oldp+1713,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 1U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 2U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 3U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 4U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 5U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 6U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 7U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 8U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 9U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xaU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xbU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xcU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xdU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xeU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xfU)))))))))))),6);
        tracep->fullCData(oldp+1714,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 1U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 2U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 3U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 4U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 5U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 6U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                       >> 7U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 8U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 9U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xaU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xbU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xcU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xdU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xeU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                         >> 0xfU)))))))))))),5);
        tracep->fullCData(oldp+1715,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 8U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 9U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0xaU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0xbU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xcU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xdU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xeU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xfU)))))))))),5);
        tracep->fullCData(oldp+1716,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 8U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 9U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0xaU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 0xbU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xcU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xdU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xeU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 0xfU)))))))))),4);
        tracep->fullCData(oldp+1717,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0xcU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0xdU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0xeU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0xfU)))))))),4);
        tracep->fullCData(oldp+1718,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0xcU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 0xdU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0xeU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0xfU)))))))),3);
        tracep->fullCData(oldp+1719,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0xeU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0xfU)))))),3);
        tracep->fullCData(oldp+1720,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0xeU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0xfU)))))),2);
        tracep->fullCData(oldp+1721,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0xfU)))),2);
        tracep->fullBit(oldp+1722,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0xfU)))));
        tracep->fullCData(oldp+1723,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0xeU)))),2);
        tracep->fullBit(oldp+1724,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0xeU)))));
        tracep->fullCData(oldp+1725,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0xcU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0xdU)))))),3);
        tracep->fullCData(oldp+1726,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0xcU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0xdU)))))),2);
        tracep->fullCData(oldp+1727,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0xdU)))),2);
        tracep->fullBit(oldp+1728,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0xdU)))));
        tracep->fullCData(oldp+1729,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0xcU)))),2);
        tracep->fullBit(oldp+1730,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0xcU)))));
        tracep->fullCData(oldp+1731,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 8U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 9U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0xaU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0xbU)))))))),4);
        tracep->fullCData(oldp+1732,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 8U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 9U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 0xaU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 0xbU)))))))),3);
        tracep->fullCData(oldp+1733,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0xaU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0xbU)))))),3);
        tracep->fullCData(oldp+1734,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 0xaU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 0xbU)))))),2);
        tracep->fullCData(oldp+1735,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0xbU)))),2);
        tracep->fullBit(oldp+1736,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0xbU)))));
        tracep->fullCData(oldp+1737,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 0xaU)))),2);
        tracep->fullBit(oldp+1738,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 0xaU)))));
        tracep->fullCData(oldp+1739,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 8U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 9U)))))),3);
        tracep->fullCData(oldp+1740,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 8U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 9U)))))),2);
        tracep->fullCData(oldp+1741,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 9U)))),2);
        tracep->fullBit(oldp+1742,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 9U)))));
        tracep->fullCData(oldp+1743,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 8U)))),2);
        tracep->fullBit(oldp+1744,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 8U)))));
        tracep->fullCData(oldp+1745,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 1U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 2U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 3U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 4U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 5U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 6U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 7U)))))))))),5);
        tracep->fullCData(oldp+1746,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                >> 1U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 2U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                  >> 3U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 4U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 5U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 6U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                                    >> 7U)))))))))),4);
        tracep->fullCData(oldp+1747,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 4U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 5U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 6U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 7U)))))))),4);
        tracep->fullCData(oldp+1748,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 4U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 5U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 6U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 7U)))))))),3);
        tracep->fullCData(oldp+1749,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 6U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 7U)))))),3);
        tracep->fullCData(oldp+1750,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 6U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 7U)))))),2);
        tracep->fullCData(oldp+1751,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 7U)))),2);
        tracep->fullBit(oldp+1752,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 7U)))));
        tracep->fullCData(oldp+1753,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 6U)))),2);
        tracep->fullBit(oldp+1754,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 6U)))));
        tracep->fullCData(oldp+1755,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 4U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 5U)))))),3);
        tracep->fullCData(oldp+1756,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 4U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 5U)))))),2);
        tracep->fullCData(oldp+1757,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 5U)))),2);
        tracep->fullBit(oldp+1758,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 5U)))));
        tracep->fullCData(oldp+1759,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 4U)))),2);
        tracep->fullBit(oldp+1760,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 4U)))));
        tracep->fullCData(oldp+1761,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 1U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 2U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 3U)))))))),4);
        tracep->fullCData(oldp+1762,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                               >> 1U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                            >> 2U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                              >> 3U)))))))),3);
        tracep->fullCData(oldp+1763,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 2U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 3U)))))),3);
        tracep->fullCData(oldp+1764,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                           >> 2U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 3U)))))),2);
        tracep->fullCData(oldp+1765,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 3U)))),2);
        tracep->fullBit(oldp+1766,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 3U)))));
        tracep->fullCData(oldp+1767,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 2U)))),2);
        tracep->fullBit(oldp+1768,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 2U)))));
        tracep->fullCData(oldp+1769,((3U & ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 1U)))))),3);
        tracep->fullCData(oldp+1770,((3U & ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                             >> 1U)))))),2);
        tracep->fullCData(oldp+1771,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+1772,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
                                                  >> 1U)))));
        tracep->fullCData(oldp+1773,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16))),2);
        tracep->fullBit(oldp+1774,((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16))));
        tracep->fullQData(oldp+1775,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R0),64);
        tracep->fullQData(oldp+1777,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R1),64);
        tracep->fullIData(oldp+1779,((IData)((0x1ffffffffULL 
                                              & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v)
                                                  ? 
                                                 (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear)
                                                    ? 0ULL
                                                    : 
                                                   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
                                                     ? 
                                                    ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                                     << 1U)
                                                     : 
                                                    (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                                          >> 0x1fU)))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))) 
                                                  + 
                                                  (((QData)((IData)(
                                                                    ((0x80U 
                                                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
                                                                      ? 0x1ffffffU
                                                                      : 0U))) 
                                                    << 8U) 
                                                   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))))
                                                  : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)))))),32);
        tracep->fullQData(oldp+1780,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v)
                                          ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear)
                                               ? 0ULL
                                               : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
                                                   ? 
                                                  ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                                   << 1U)
                                                   : 
                                                  (((QData)((IData)(
                                                                    (1U 
                                                                     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                                        >> 0x1fU)))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))) 
                                             + (((QData)((IData)(
                                                                 ((0x80U 
                                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
                                                                   ? 0x1ffffffU
                                                                   : 0U))) 
                                                 << 8U) 
                                                | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))))
                                          : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))),33);
        tracep->fullQData(oldp+1782,((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))),33);
        tracep->fullQData(oldp+1784,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear)
                                           ? 0ULL : 
                                          ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
                                            ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                               << 1U)
                                            : (((QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                                    >> 0x1fU)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))) 
                                         + (((QData)((IData)(
                                                             ((0x80U 
                                                               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
                                                               ? 0x1ffffffU
                                                               : 0U))) 
                                             << 8U) 
                                            | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4)))))),33);
        tracep->fullQData(oldp+1786,((((QData)((IData)(
                                                       ((0x80U 
                                                         & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
                                                         ? 0x1ffffffU
                                                         : 0U))) 
                                       << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4)))),33);
        tracep->fullCData(oldp+1788,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4),8);
        tracep->fullCData(oldp+1789,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult),8);
        tracep->fullCData(oldp+1790,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult),7);
        tracep->fullCData(oldp+1791,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R0),7);
        tracep->fullCData(oldp+1792,((0xffU & (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult)))),8);
        tracep->fullBit(oldp+1793,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_neg));
        tracep->fullBit(oldp+1794,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R8));
        tracep->fullBit(oldp+1795,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9));
        tracep->fullBit(oldp+1796,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R10));
        tracep->fullBit(oldp+1797,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R11));
        tracep->fullIData(oldp+1798,(((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
                                       ? 0x1ffffffU
                                       : 0U)),25);
        tracep->fullBit(oldp+1799,((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4) 
                                          >> 7U))));
        tracep->fullQData(oldp+1800,(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear)
                                       ? 0ULL : (0x1ffffffffULL 
                                                 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
                                                     ? 
                                                    ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                                     << 1U)
                                                     : 
                                                    (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                                          >> 0x1fU)))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))))),33);
        tracep->fullQData(oldp+1802,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
                                          ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                             << 1U)
                                          : (((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                                  >> 0x1fU)))) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)))))),33);
        tracep->fullQData(oldp+1804,((((QData)((IData)(
                                                       (1U 
                                                        & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                           >> 0x1fU)))) 
                                       << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)))),33);
        tracep->fullBit(oldp+1806,((1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                          >> 0x1fU))));
        tracep->fullQData(oldp+1807,((0x1ffffffffULL 
                                      & ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                         << 1U))),33);
        tracep->fullBit(oldp+1809,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift));
        tracep->fullBit(oldp+1810,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R16));
        tracep->fullBit(oldp+1811,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17));
        tracep->fullBit(oldp+1812,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R18));
        tracep->fullBit(oldp+1813,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R19));
        tracep->fullBit(oldp+1814,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear));
        tracep->fullBit(oldp+1815,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R20));
        tracep->fullBit(oldp+1816,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21));
        tracep->fullBit(oldp+1817,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R22));
        tracep->fullBit(oldp+1818,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R23));
        tracep->fullBit(oldp+1819,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v));
        tracep->fullBit(oldp+1820,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R24));
        tracep->fullBit(oldp+1821,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25));
        tracep->fullBit(oldp+1822,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R26));
        tracep->fullBit(oldp+1823,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R27));
        tracep->fullCData(oldp+1824,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1),7);
        tracep->fullCData(oldp+1825,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R2),7);
        tracep->fullCData(oldp+1826,((0x7fU & ((0x3fU 
                                                & ((0x1fU 
                                                    & ((0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16)) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 1U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 2U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 3U))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 4U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 5U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 6U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 7U))))))))) 
                                                       + 
                                                       (0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 8U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 9U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0xaU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0xbU))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0xcU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0xdU))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0xeU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0xfU))))))))))) 
                                                   + 
                                                   (0x1fU 
                                                    & ((0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x10U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x11U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x12U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x13U))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x14U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x15U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x16U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x17U))))))))) 
                                                       + 
                                                       (0xfU 
                                                        & ((7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x18U))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x19U))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x1aU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x1bU))))))) 
                                                           + 
                                                           (7U 
                                                            & ((3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x1cU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x1dU))))) 
                                                               + 
                                                               (3U 
                                                                & ((1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x1eU))) 
                                                                   + 
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                               >> 0x1fU))))))))))))) 
                                               + (0x3fU 
                                                  & ((0x1fU 
                                                      & ((0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x20U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x21U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x22U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x23U))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x24U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x25U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x26U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x27U))))))))) 
                                                         + 
                                                         (0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x28U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x29U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x2aU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x2bU))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x2cU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x2dU))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x2eU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x2fU))))))))))) 
                                                     + 
                                                     (0x1fU 
                                                      & ((0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x30U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x31U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x32U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x33U))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x34U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x35U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x36U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x37U))))))))) 
                                                         + 
                                                         (0xfU 
                                                          & ((7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x38U))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x39U))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x3aU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x3bU))))))) 
                                                             + 
                                                             (7U 
                                                              & ((3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x3cU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x3dU))))) 
                                                                 + 
                                                                 (3U 
                                                                  & ((1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x3eU))) 
                                                                     + 
                                                                     (1U 
                                                                      & (IData)(
                                                                                (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                                >> 0x3fU)))))))))))))))),7);
        tracep->fullCData(oldp+1827,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x20U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x21U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x22U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x23U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x24U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x25U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x26U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x27U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x28U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x29U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2aU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2bU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2cU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2dU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2eU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2fU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x30U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x31U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x32U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x33U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x34U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x35U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x36U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x37U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x38U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x39U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3fU)))))))))))))),7);
        tracep->fullCData(oldp+1828,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x20U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x21U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x22U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x23U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x24U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x25U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x26U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x27U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x28U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x29U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2aU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2bU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2cU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2dU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2eU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0x2fU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x30U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x31U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x32U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x33U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x34U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x35U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x36U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x37U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x38U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x39U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x3fU)))))))))))))),6);
        tracep->fullCData(oldp+1829,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x30U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x31U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x32U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x33U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x34U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x35U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x36U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x37U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x38U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x39U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3fU)))))))))))),6);
        tracep->fullCData(oldp+1830,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x30U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x31U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x32U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x33U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x34U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x35U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x36U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x37U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x38U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x39U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x3fU)))))))))))),5);
        tracep->fullCData(oldp+1831,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x38U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x39U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x3aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x3bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3fU)))))))))),5);
        tracep->fullCData(oldp+1832,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x38U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x39U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x3aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x3bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x3fU)))))))))),4);
        tracep->fullCData(oldp+1833,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x3cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x3dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x3eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x3fU)))))))),4);
        tracep->fullCData(oldp+1834,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x3cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x3dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x3eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x3fU)))))))),3);
        tracep->fullCData(oldp+1835,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x3eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x3fU)))))),3);
        tracep->fullCData(oldp+1836,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x3eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x3fU)))))),2);
        tracep->fullCData(oldp+1837,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x3fU)))),2);
        tracep->fullBit(oldp+1838,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x3fU)))));
        tracep->fullQData(oldp+1839,(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16),64);
        tracep->fullCData(oldp+1841,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x3eU)))),2);
        tracep->fullBit(oldp+1842,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x3eU)))));
        tracep->fullCData(oldp+1843,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x3cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x3dU)))))),3);
        tracep->fullCData(oldp+1844,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x3cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x3dU)))))),2);
        tracep->fullCData(oldp+1845,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x3dU)))),2);
        tracep->fullBit(oldp+1846,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x3dU)))));
        tracep->fullCData(oldp+1847,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x3cU)))),2);
        tracep->fullBit(oldp+1848,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x3cU)))));
        tracep->fullCData(oldp+1849,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x38U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x39U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x3aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x3bU)))))))),4);
        tracep->fullCData(oldp+1850,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x38U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x39U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x3aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x3bU)))))))),3);
        tracep->fullCData(oldp+1851,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x3aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x3bU)))))),3);
        tracep->fullCData(oldp+1852,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x3aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x3bU)))))),2);
        tracep->fullCData(oldp+1853,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x3bU)))),2);
        tracep->fullBit(oldp+1854,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x3bU)))));
        tracep->fullCData(oldp+1855,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x3aU)))),2);
        tracep->fullBit(oldp+1856,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x3aU)))));
        tracep->fullCData(oldp+1857,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x38U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x39U)))))),3);
        tracep->fullCData(oldp+1858,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x38U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x39U)))))),2);
        tracep->fullCData(oldp+1859,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x39U)))),2);
        tracep->fullBit(oldp+1860,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x39U)))));
        tracep->fullCData(oldp+1861,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x38U)))),2);
        tracep->fullBit(oldp+1862,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x38U)))));
        tracep->fullCData(oldp+1863,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x30U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x31U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x32U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x33U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x34U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x35U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x36U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x37U)))))))))),5);
        tracep->fullCData(oldp+1864,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x30U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x31U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x32U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x33U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x34U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x35U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x36U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x37U)))))))))),4);
        tracep->fullCData(oldp+1865,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x34U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x35U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x36U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x37U)))))))),4);
        tracep->fullCData(oldp+1866,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x34U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x35U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x36U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x37U)))))))),3);
        tracep->fullCData(oldp+1867,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x36U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x37U)))))),3);
        tracep->fullCData(oldp+1868,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x36U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x37U)))))),2);
        tracep->fullCData(oldp+1869,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x37U)))),2);
        tracep->fullBit(oldp+1870,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x37U)))));
        tracep->fullCData(oldp+1871,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x36U)))),2);
        tracep->fullBit(oldp+1872,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x36U)))));
        tracep->fullCData(oldp+1873,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x34U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x35U)))))),3);
        tracep->fullCData(oldp+1874,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x34U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x35U)))))),2);
        tracep->fullCData(oldp+1875,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x35U)))),2);
        tracep->fullBit(oldp+1876,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x35U)))));
        tracep->fullCData(oldp+1877,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x34U)))),2);
        tracep->fullBit(oldp+1878,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x34U)))));
        tracep->fullCData(oldp+1879,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x30U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x31U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x32U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x33U)))))))),4);
        tracep->fullCData(oldp+1880,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x30U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x31U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x32U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x33U)))))))),3);
        tracep->fullCData(oldp+1881,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x32U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x33U)))))),3);
        tracep->fullCData(oldp+1882,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x32U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x33U)))))),2);
        tracep->fullCData(oldp+1883,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x33U)))),2);
        tracep->fullBit(oldp+1884,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1885,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x32U)))),2);
        tracep->fullBit(oldp+1886,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x32U)))));
        tracep->fullCData(oldp+1887,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x30U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x31U)))))),3);
        tracep->fullCData(oldp+1888,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x30U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x31U)))))),2);
        tracep->fullCData(oldp+1889,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x31U)))),2);
        tracep->fullBit(oldp+1890,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x31U)))));
        tracep->fullCData(oldp+1891,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x30U)))),2);
        tracep->fullBit(oldp+1892,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x30U)))));
        tracep->fullCData(oldp+1893,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x20U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x21U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x22U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x23U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x24U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x25U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x26U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x27U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x28U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x29U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2fU)))))))))))),6);
        tracep->fullCData(oldp+1894,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x20U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x21U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x22U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x23U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x24U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x25U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x26U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x27U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x28U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x29U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x2fU)))))))))))),5);
        tracep->fullCData(oldp+1895,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x28U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x29U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x2aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x2bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2fU)))))))))),5);
        tracep->fullCData(oldp+1896,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x28U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x29U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x2aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x2bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x2fU)))))))))),4);
        tracep->fullCData(oldp+1897,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x2cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x2dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x2eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x2fU)))))))),4);
        tracep->fullCData(oldp+1898,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x2cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x2dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x2eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x2fU)))))))),3);
        tracep->fullCData(oldp+1899,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x2eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x2fU)))))),3);
        tracep->fullCData(oldp+1900,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x2eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x2fU)))))),2);
        tracep->fullCData(oldp+1901,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x2fU)))),2);
        tracep->fullBit(oldp+1902,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x2fU)))));
        tracep->fullCData(oldp+1903,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x2eU)))),2);
        tracep->fullBit(oldp+1904,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x2eU)))));
        tracep->fullCData(oldp+1905,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x2cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x2dU)))))),3);
        tracep->fullCData(oldp+1906,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x2cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x2dU)))))),2);
        tracep->fullCData(oldp+1907,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x2dU)))),2);
        tracep->fullBit(oldp+1908,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x2dU)))));
        tracep->fullCData(oldp+1909,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x2cU)))),2);
        tracep->fullBit(oldp+1910,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x2cU)))));
        tracep->fullCData(oldp+1911,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x28U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x29U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x2aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x2bU)))))))),4);
        tracep->fullCData(oldp+1912,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x28U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x29U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x2aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x2bU)))))))),3);
        tracep->fullCData(oldp+1913,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x2aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x2bU)))))),3);
        tracep->fullCData(oldp+1914,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x2aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x2bU)))))),2);
        tracep->fullCData(oldp+1915,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x2bU)))),2);
        tracep->fullBit(oldp+1916,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x2bU)))));
        tracep->fullCData(oldp+1917,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x2aU)))),2);
        tracep->fullBit(oldp+1918,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x2aU)))));
        tracep->fullCData(oldp+1919,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x28U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x29U)))))),3);
        tracep->fullCData(oldp+1920,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x28U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x29U)))))),2);
        tracep->fullCData(oldp+1921,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x29U)))),2);
        tracep->fullBit(oldp+1922,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x29U)))));
        tracep->fullCData(oldp+1923,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x28U)))),2);
        tracep->fullBit(oldp+1924,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x28U)))));
        tracep->fullCData(oldp+1925,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x20U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x21U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x22U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x23U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x24U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x25U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x26U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x27U)))))))))),5);
        tracep->fullCData(oldp+1926,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x20U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x21U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x22U))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x23U))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x24U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x25U))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x26U))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x27U)))))))))),4);
        tracep->fullCData(oldp+1927,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x24U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x25U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x26U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x27U)))))))),4);
        tracep->fullCData(oldp+1928,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x24U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x25U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x26U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x27U)))))))),3);
        tracep->fullCData(oldp+1929,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x26U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x27U)))))),3);
        tracep->fullCData(oldp+1930,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x26U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x27U)))))),2);
        tracep->fullCData(oldp+1931,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x27U)))),2);
        tracep->fullBit(oldp+1932,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x27U)))));
        tracep->fullCData(oldp+1933,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x26U)))),2);
        tracep->fullBit(oldp+1934,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x26U)))));
        tracep->fullCData(oldp+1935,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x24U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x25U)))))),3);
        tracep->fullCData(oldp+1936,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x24U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x25U)))))),2);
        tracep->fullCData(oldp+1937,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x25U)))),2);
        tracep->fullBit(oldp+1938,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x25U)))));
        tracep->fullCData(oldp+1939,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x24U)))),2);
        tracep->fullBit(oldp+1940,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x24U)))));
        tracep->fullCData(oldp+1941,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x20U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x21U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x22U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x23U)))))))),4);
        tracep->fullCData(oldp+1942,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x20U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x21U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x22U))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x23U)))))))),3);
        tracep->fullCData(oldp+1943,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x22U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x23U)))))),3);
        tracep->fullCData(oldp+1944,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x22U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x23U)))))),2);
        tracep->fullCData(oldp+1945,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x23U)))),2);
        tracep->fullBit(oldp+1946,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x23U)))));
        tracep->fullCData(oldp+1947,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x22U)))),2);
        tracep->fullBit(oldp+1948,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x22U)))));
        tracep->fullCData(oldp+1949,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x20U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x21U)))))),3);
        tracep->fullCData(oldp+1950,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x20U))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x21U)))))),2);
        tracep->fullCData(oldp+1951,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x21U)))),2);
        tracep->fullBit(oldp+1952,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x21U)))));
        tracep->fullCData(oldp+1953,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x20U)))),2);
        tracep->fullBit(oldp+1954,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x20U)))));
        tracep->fullCData(oldp+1955,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16)) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 1U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 2U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 3U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 4U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 5U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 6U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 7U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 8U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 9U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xaU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xbU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xcU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xdU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xeU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xfU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x10U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x11U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x12U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x13U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x14U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x15U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x16U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x17U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x18U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x19U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1fU)))))))))))))),7);
        tracep->fullCData(oldp+1956,((0x3fU & ((0x1fU 
                                                & ((0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16)) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 1U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 2U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 3U))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 4U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 5U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 6U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 7U))))))))) 
                                                   + 
                                                   (0xfU 
                                                    & ((7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 8U))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 9U))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xaU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xbU))))))) 
                                                       + 
                                                       (7U 
                                                        & ((3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xcU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xdU))))) 
                                                           + 
                                                           (3U 
                                                            & ((1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xeU))) 
                                                               + 
                                                               (1U 
                                                                & (IData)(
                                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                           >> 0xfU))))))))))) 
                                               + (0x1fU 
                                                  & ((0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x10U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x11U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x12U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x13U))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x14U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x15U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x16U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x17U))))))))) 
                                                     + 
                                                     (0xfU 
                                                      & ((7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x18U))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x19U))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1aU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1bU))))))) 
                                                         + 
                                                         (7U 
                                                          & ((3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1cU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1dU))))) 
                                                             + 
                                                             (3U 
                                                              & ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1eU))) 
                                                                 + 
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                             >> 0x1fU)))))))))))))),6);
        tracep->fullCData(oldp+1957,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x10U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x11U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x12U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x13U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x14U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x15U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x16U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x17U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x18U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x19U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1fU)))))))))))),6);
        tracep->fullCData(oldp+1958,((0x1fU & ((0xfU 
                                                & ((7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x10U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x11U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x12U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x13U))))))) 
                                                   + 
                                                   (7U 
                                                    & ((3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x14U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x15U))))) 
                                                       + 
                                                       (3U 
                                                        & ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x16U))) 
                                                           + 
                                                           (1U 
                                                            & (IData)(
                                                                      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                       >> 0x17U))))))))) 
                                               + (0xfU 
                                                  & ((7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x18U))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x19U))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1aU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1bU))))))) 
                                                     + 
                                                     (7U 
                                                      & ((3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1cU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1dU))))) 
                                                         + 
                                                         (3U 
                                                          & ((1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1eU))) 
                                                             + 
                                                             (1U 
                                                              & (IData)(
                                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                         >> 0x1fU)))))))))))),5);
        tracep->fullCData(oldp+1959,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x18U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x19U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x1aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x1bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1fU)))))))))),5);
        tracep->fullCData(oldp+1960,((0xfU & ((7U & 
                                               ((3U 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x18U))) 
                                                    + 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                >> 0x19U))))) 
                                                + (3U 
                                                   & ((1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x1aU))) 
                                                      + 
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                  >> 0x1bU))))))) 
                                              + (7U 
                                                 & ((3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1cU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1dU))))) 
                                                    + 
                                                    (3U 
                                                     & ((1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1eU))) 
                                                        + 
                                                        (1U 
                                                         & (IData)(
                                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                                    >> 0x1fU)))))))))),4);
        tracep->fullCData(oldp+1961,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x1cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x1dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x1eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x1fU)))))))),4);
        tracep->fullCData(oldp+1962,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x1cU))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x1dU))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x1eU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x1fU)))))))),3);
        tracep->fullCData(oldp+1963,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x1eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x1fU)))))),3);
        tracep->fullCData(oldp+1964,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x1eU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x1fU)))))),2);
        tracep->fullCData(oldp+1965,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x1fU)))),2);
        tracep->fullBit(oldp+1966,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x1fU)))));
        tracep->fullCData(oldp+1967,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x1eU)))),2);
        tracep->fullBit(oldp+1968,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x1eU)))));
        tracep->fullCData(oldp+1969,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x1cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x1dU)))))),3);
        tracep->fullCData(oldp+1970,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x1cU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x1dU)))))),2);
        tracep->fullCData(oldp+1971,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x1dU)))),2);
        tracep->fullBit(oldp+1972,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x1dU)))));
        tracep->fullCData(oldp+1973,((1U & (IData)(
                                                   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                    >> 0x1cU)))),2);
        tracep->fullBit(oldp+1974,((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                  >> 0x1cU)))));
        tracep->fullCData(oldp+1975,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x18U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x19U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x1aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x1bU)))))))),4);
        tracep->fullCData(oldp+1976,((7U & ((3U & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x18U))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                               >> 0x19U))))) 
                                            + (3U & 
                                               ((1U 
                                                 & (IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                            >> 0x1aU))) 
                                                + (1U 
                                                   & (IData)(
                                                             (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                              >> 0x1bU)))))))),3);
        tracep->fullCData(oldp+1977,((3U & ((1U & (IData)(
                                                          (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                           >> 0x1aU))) 
                                            + (1U & (IData)(
                                                            (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
                                                             >> 0x1bU)))))),3);
    }
}
