Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/aes/base/clock_period.txt
Setting clock period to 0.82
1. Executing Liberty frontend: ./objects/nangate45/aes/base/lib/NangateOpenCellLibrary_typical.lib
2. Executing Liberty frontend: ./objects/nangate45/aes/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/aes_cipher_top.v
4. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/aes_inv_cipher_top.v
5. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/aes_inv_sbox.v
6. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/aes_key_expand_128.v
7. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/aes_rcon.v
8. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/aes_sbox.v
9. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/aes/timescale.v
10. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/nangate45/cells_clkgate.v
11. Executing HIERARCHY pass (managing design hierarchy).
12. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_cipher_top'.
12.1. Analyzing design hierarchy..
12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_sbox'.
12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_key_expand_128'.
Warning: Replacing memory \w with list of registers. See /OpenROAD-flow-scripts/flow/designs/src/aes/aes_key_expand_128.v:73
12.4. Analyzing design hierarchy..
12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_rcon'.
12.6. Analyzing design hierarchy..
12.7. Analyzing design hierarchy..
13. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module aes_cipher_top because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_rcon because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_key_expand_128 because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_sbox because it contains processes (run 'proc' command first).
14. Executing RTLIL backend.
Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 1dd4d7a57d, CPU: user 1.30s system 0.06s, MEM: 30.94 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 81% 4x read_liberty (1 sec), 7% 1x hierarchy (0 sec), ...
Elapsed time: 0:01.73[h:]min:sec. CPU time: user 1.51 sys 0.08 (92%). Peak memory: 32748KB.
