// Seed: 2824911147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign module_1.id_20 = 0;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_25 = 32'd40
) (
    output supply0 id_0,
    input wor id_1
    , id_34#(
        .id_35(-1 - 1),
        .id_36(1),
        .id_37(1),
        .id_38(1),
        .id_39(1),
        .id_40(""),
        .id_41(1),
        .id_42(1'b0)
    ),
    input supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output logic id_5,
    output wor id_6,
    input tri1 id_7,
    input tri0 id_8
    , id_43,
    input wor id_9,
    input uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    input wor id_13,
    input wor id_14,
    input supply1 id_15,
    input wor id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    output tri id_21,
    output supply1 id_22,
    input wor id_23,
    output uwire id_24,
    input supply1 _id_25,
    input wor id_26,
    input tri1 id_27,
    input uwire id_28,
    input tri id_29,
    input supply1 id_30,
    output supply0 id_31
    , id_44,
    output uwire id_32
);
  final begin : LABEL_0
    id_39[id_25] <= -1;
    id_5 <= -1'h0;
  end
  module_0 modCall_1 (
      id_43,
      id_44,
      id_44,
      id_34,
      id_44,
      id_43,
      id_43,
      id_43,
      id_43,
      id_43,
      id_34,
      id_44,
      id_44,
      id_43,
      id_43
  );
endmodule
