{:input (genetic.crossover/dumb-crossover 1747461364 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire:missing_edge , wire2_36, wire3_15, wire4_36, wire21_11, \\wire19_:missing , wire22_38, wire23_36);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire \\wire11_:missing ;\n  wire wire16_18;\n  input \\wire19_:missing ;\n  wire \\wire19_:missing ;\n  input wire21_11;\n  wire wire21_11;\n  wire wire21_14;\n  wire wire21_15;\n  wire wire21_33;\n  wire wire21_36;\n  wire wire21_37;\n  wire \\wire21_40_42_:missing ;\n  wire wire21_9_10_12;\n  wire \\wire21_9_10_:missing ;\n  input wire22_38;\n  wire wire22_38;\n  output wire23_36;\n  wire wire23_36;\n  wire \\wire25_41_43_:missing ;\n  wire wire28_36;\n  wire \\wire28_:missing ;\n  wire \\wire29_33_:missing ;\n  wire wire29_39;\n  output wire2_36;\n  wire wire2_36;\n  wire wire30_36;\n  wire \\wire30_:missing ;\n  wire wire31_36;\n  wire \\wire31_:missing ;\n  wire wire32_36_45;\n  wire wire32_44;\n  wire \\wire34_35_:missing_37 ;\n  wire \\wire34_:missing ;\n  wire wire39;\n  output wire3_15;\n  wire wire3_15;\n  wire wire42;\n  wire wire43;\n  output wire4_36;\n  wire wire4_36;\n  wire \\wire5_:missing_17 ;\n  wire wire6_11;\n  wire wire6_36;\n  wire wire7_16;\n  wire \\wire7_:missing ;\n  wire \\wire8_36_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_13_15 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_36_18 ;\n  wire \\wire:missing_36_33 ;\n  wire \\wire:missing_45 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> wire6_36;\n  assign \\wire:missing_edge  = 2'hx >> \\wire5_:missing_17 ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire28_:missing  = 2'h1 >> wire28_36;\n  assign wire29_39 = 2'h1 >> \\wire29_33_:missing ;\n  assign \\wire30_:missing  = 2'h1 >> wire30_36;\n  assign \\wire31_:missing  = 2'h1 >> wire31_36;\n  assign wire32_44 = 2'h1 >> wire32_36_45;\n  assign \\wire7_:missing  = 2'h1 >> wire7_16;\n  assign \\wire:missing_33  = 4'h8 >> { wire21_33, wire21_33 };\n  assign \\wire34_:missing  = 4'h2 >> { \\wire:missing_edge , \\wire34_35_:missing_37  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire34_35_:missing_37  };\n  assign wire6_36 = 4'h8 >> { \\wire:missing_36_33 , wire21_36 };\n  assign \\wire8_:missing  = 2'h1 >> \\wire8_36_:missing ;\n  assign \\wire9_:missing  = 4'h6 >> { wire21_9_10_12, \\wire21_9_10_:missing  };\n  assign \\wire:missing_10  = 4'h8 >> { wire21_9_10_12, \\wire21_9_10_:missing  };\n  assign \\wire11_:missing  = 4'h8 >> { wire6_11, wire21_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire0_:missing_12 , wire21_9_10_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_13_15 , \\wire:missing_13_15  };\n  assign \\wire5_:missing_17  = 1'h1;\n  assign \\wire25_41_43_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_45  = wire32_36_45;\n  assign \\wire:missing_edge  = wire32_44;\n  assign wire43 = \\wire25_41_43_:missing ;\n  assign wire42 = \\wire21_40_42_:missing ;\n  assign \\wire:missing_edge  = \\wire25_41_43_:missing ;\n  assign \\wire:missing_edge  = \\wire21_40_42_:missing ;\n  assign wire39 = wire29_39;\n  assign \\wire:missing_edge  = wire22_38;\n  assign \\wire34_35_:missing_37  = wire21_37;\n  assign wire16_18 = \\wire:missing_36_18 ;\n  assign wire7_16 = wire16_18;\n  assign \\wire:missing_13_15  = wire21_15;\n  assign \\wire:missing_edge  = wire21_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:3.1-101.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire:missing_edge , wire2_36, wire3_15, wire4_36, wire21_11, \\wire19_:missing , wire22_38, wire23_36);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:9.9-9.25\" *)\n  input \\wire19_:missing ;\n  wire \\wire19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:11.9-11.18\" *)\n  input wire21_11;\n  wire wire21_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:13.8-13.17\" *)\n  wire wire21_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:18.8-18.30\" *)\n  wire \\wire21_40_42_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:21.9-21.18\" *)\n  input wire22_38;\n  wire wire22_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:23.10-23.19\" *)\n  output wire23_36;\n  wire wire23_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:25.8-25.30\" *)\n  wire \\wire25_41_43_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:30.10-30.18\" *)\n  output wire2_36;\n  wire wire2_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:37.8-37.17\" *)\n  wire wire32_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:41.10-41.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:43.8-43.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:44.8-44.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:45.10-45.18\" *)\n  output wire4_36;\n  wire wire4_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:47.8-47.26\" *)\n  wire \\wire5_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:63.9-63.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire21_14 = 1'h1;\n  assign \\wire21_40_42_:missing  = 1'h1;\n  assign wire22_38 = 1'h1;\n  assign wire23_36 = 1'hx;\n  assign \\wire25_41_43_:missing  = 1'h1;\n  assign wire2_36 = 1'hx;\n  assign wire32_44 = 1'h1;\n  assign wire3_15 = 1'hx;\n  assign wire42 = 1'h1;\n  assign wire43 = 1'h1;\n  assign wire4_36 = 1'hx;\n  assign \\wire5_:missing_17  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:34:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at/src/top.v'.\nSBY  3:34:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] Copy '/tmp/fuzzmount2DDF5D8C/CDD17C9C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at/src/CDD17C9C.v'.\nSBY  3:34:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] Copy '/tmp/fuzzmount2DDF5D8C/CDD17C9C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at/src/CDD17C9C.post.v'.\nSBY  3:34:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: abc pdr\nSBY  3:34:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:76$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:76$48.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:72$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CDD17C9C.v:72$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: Warning: Wire presynth.\\wire4_36 is used but has no driver.\nSBY  3:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY  3:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: Warning: Wire presynth.\\wire2_36 is used but has no driver.\nSBY  3:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: Warning: Wire presynth.\\wire23_36 is used but has no driver.\nSBY  3:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] base: finished (returncode=0)\nSBY  3:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:34:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] aig: Warning: Wire presynth.\\wire4_36 is used but has no driver.\nSBY  3:34:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] aig: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY  3:34:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] aig: Warning: Wire presynth.\\wire2_36 is used but has no driver.\nSBY  3:34:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] aig: Warning: Wire presynth.\\wire23_36 is used but has no driver.\nSBY  3:34:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] aig: finished (returncode=0)\nSBY  3:34:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: Warning: The network has no constraints.\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: finished (returncode=0)\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] engine_0: Status returned by engine: FAIL\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at'.\nSBY  3:34:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcho0q0at] DONE (FAIL, rc=2)\n", :err ""}}}