# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl" \
"../../../../project_5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v" \
"C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v" \
"C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v" \
"C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v" \
"C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v" \
"C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
