static int ad7298_update_scan_mode(struct iio_dev *indio_dev,\r\nconst unsigned long *active_scan_mask)\r\n{\r\nstruct ad7298_state *st = iio_priv(indio_dev);\r\nint i, m;\r\nunsigned short command;\r\nint scan_count;\r\nscan_count = bitmap_weight(active_scan_mask, indio_dev->masklength);\r\ncommand = AD7298_WRITE | st->ext_ref;\r\nfor (i = 0, m = AD7298_CH(0); i < AD7298_MAX_CHAN; i++, m >>= 1)\r\nif (test_bit(i, active_scan_mask))\r\ncommand |= m;\r\nst->tx_buf[0] = cpu_to_be16(command);\r\nst->ring_xfer[0].tx_buf = &st->tx_buf[0];\r\nst->ring_xfer[0].len = 2;\r\nst->ring_xfer[0].cs_change = 1;\r\nst->ring_xfer[1].tx_buf = &st->tx_buf[1];\r\nst->ring_xfer[1].len = 2;\r\nst->ring_xfer[1].cs_change = 1;\r\nspi_message_init(&st->ring_msg);\r\nspi_message_add_tail(&st->ring_xfer[0], &st->ring_msg);\r\nspi_message_add_tail(&st->ring_xfer[1], &st->ring_msg);\r\nfor (i = 0; i < scan_count; i++) {\r\nst->ring_xfer[i + 2].rx_buf = &st->rx_buf[i];\r\nst->ring_xfer[i + 2].len = 2;\r\nst->ring_xfer[i + 2].cs_change = 1;\r\nspi_message_add_tail(&st->ring_xfer[i + 2], &st->ring_msg);\r\n}\r\nst->ring_xfer[i + 1].cs_change = 0;\r\nreturn 0;\r\n}\r\nstatic irqreturn_t ad7298_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct ad7298_state *st = iio_priv(indio_dev);\r\nint b_sent;\r\nb_sent = spi_sync(st->spi, &st->ring_msg);\r\nif (b_sent)\r\ngoto done;\r\niio_push_to_buffers_with_timestamp(indio_dev, st->rx_buf,\r\niio_get_time_ns(indio_dev));\r\ndone:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int ad7298_scan_direct(struct ad7298_state *st, unsigned ch)\r\n{\r\nint ret;\r\nst->tx_buf[0] = cpu_to_be16(AD7298_WRITE | st->ext_ref |\r\n(AD7298_CH(0) >> ch));\r\nret = spi_sync(st->spi, &st->scan_single_msg);\r\nif (ret)\r\nreturn ret;\r\nreturn be16_to_cpu(st->rx_buf[0]);\r\n}\r\nstatic int ad7298_scan_temp(struct ad7298_state *st, int *val)\r\n{\r\nint ret;\r\n__be16 buf;\r\nbuf = cpu_to_be16(AD7298_WRITE | AD7298_TSENSE |\r\nAD7298_TAVG | st->ext_ref);\r\nret = spi_write(st->spi, (u8 *)&buf, 2);\r\nif (ret)\r\nreturn ret;\r\nbuf = cpu_to_be16(0);\r\nret = spi_write(st->spi, (u8 *)&buf, 2);\r\nif (ret)\r\nreturn ret;\r\nusleep_range(101, 1000);\r\nret = spi_read(st->spi, (u8 *)&buf, 2);\r\nif (ret)\r\nreturn ret;\r\n*val = sign_extend32(be16_to_cpu(buf), 11);\r\nreturn 0;\r\n}\r\nstatic int ad7298_get_ref_voltage(struct ad7298_state *st)\r\n{\r\nint vref;\r\nif (st->ext_ref) {\r\nvref = regulator_get_voltage(st->reg);\r\nif (vref < 0)\r\nreturn vref;\r\nreturn vref / 1000;\r\n} else {\r\nreturn AD7298_INTREF_mV;\r\n}\r\n}\r\nstatic int ad7298_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val,\r\nint *val2,\r\nlong m)\r\n{\r\nint ret;\r\nstruct ad7298_state *st = iio_priv(indio_dev);\r\nswitch (m) {\r\ncase IIO_CHAN_INFO_RAW:\r\nret = iio_device_claim_direct_mode(indio_dev);\r\nif (ret)\r\nreturn ret;\r\nif (chan->address == AD7298_CH_TEMP)\r\nret = ad7298_scan_temp(st, val);\r\nelse\r\nret = ad7298_scan_direct(st, chan->address);\r\niio_device_release_direct_mode(indio_dev);\r\nif (ret < 0)\r\nreturn ret;\r\nif (chan->address != AD7298_CH_TEMP)\r\n*val = ret & GENMASK(chan->scan_type.realbits - 1, 0);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\nswitch (chan->type) {\r\ncase IIO_VOLTAGE:\r\n*val = ad7298_get_ref_voltage(st);\r\n*val2 = chan->scan_type.realbits;\r\nreturn IIO_VAL_FRACTIONAL_LOG2;\r\ncase IIO_TEMP:\r\n*val = ad7298_get_ref_voltage(st);\r\n*val2 = 10;\r\nreturn IIO_VAL_FRACTIONAL;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_OFFSET:\r\n*val = 1093 - 2732500 / ad7298_get_ref_voltage(st);\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int ad7298_probe(struct spi_device *spi)\r\n{\r\nstruct ad7298_platform_data *pdata = spi->dev.platform_data;\r\nstruct ad7298_state *st;\r\nstruct iio_dev *indio_dev;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));\r\nif (indio_dev == NULL)\r\nreturn -ENOMEM;\r\nst = iio_priv(indio_dev);\r\nif (pdata && pdata->ext_ref)\r\nst->ext_ref = AD7298_EXTREF;\r\nif (st->ext_ref) {\r\nst->reg = devm_regulator_get(&spi->dev, "vref");\r\nif (IS_ERR(st->reg))\r\nreturn PTR_ERR(st->reg);\r\nret = regulator_enable(st->reg);\r\nif (ret)\r\nreturn ret;\r\n}\r\nspi_set_drvdata(spi, indio_dev);\r\nst->spi = spi;\r\nindio_dev->name = spi_get_device_id(spi)->name;\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->dev.of_node = spi->dev.of_node;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = ad7298_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(ad7298_channels);\r\nindio_dev->info = &ad7298_info;\r\nst->scan_single_xfer[0].tx_buf = &st->tx_buf[0];\r\nst->scan_single_xfer[0].len = 2;\r\nst->scan_single_xfer[0].cs_change = 1;\r\nst->scan_single_xfer[1].tx_buf = &st->tx_buf[1];\r\nst->scan_single_xfer[1].len = 2;\r\nst->scan_single_xfer[1].cs_change = 1;\r\nst->scan_single_xfer[2].rx_buf = &st->rx_buf[0];\r\nst->scan_single_xfer[2].len = 2;\r\nspi_message_init(&st->scan_single_msg);\r\nspi_message_add_tail(&st->scan_single_xfer[0], &st->scan_single_msg);\r\nspi_message_add_tail(&st->scan_single_xfer[1], &st->scan_single_msg);\r\nspi_message_add_tail(&st->scan_single_xfer[2], &st->scan_single_msg);\r\nret = iio_triggered_buffer_setup(indio_dev, NULL,\r\n&ad7298_trigger_handler, NULL);\r\nif (ret)\r\ngoto error_disable_reg;\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto error_cleanup_ring;\r\nreturn 0;\r\nerror_cleanup_ring:\r\niio_triggered_buffer_cleanup(indio_dev);\r\nerror_disable_reg:\r\nif (st->ext_ref)\r\nregulator_disable(st->reg);\r\nreturn ret;\r\n}\r\nstatic int ad7298_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct ad7298_state *st = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nif (st->ext_ref)\r\nregulator_disable(st->reg);\r\nreturn 0;\r\n}
