
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecb4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  0800ee54  0800ee54  0000fe54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f254  0800f254  00011090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f254  0800f254  00010254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f25c  0800f25c  00011090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f25c  0800f25c  0001025c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f260  0800f260  00010260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800f264  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011530  20000090  0800f2f4  00011090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200115c0  0800f2f4  000115c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024d1f  00000000  00000000  000110c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000579d  00000000  00000000  00035ddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  0003b580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014d5  00000000  00000000  0003ce70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e160  00000000  00000000  0003e345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020f28  00000000  00000000  0005c4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5b3a  00000000  00000000  0007d3cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00132f07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f1c  00000000  00000000  00132f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00139e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ee3c 	.word	0x0800ee3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	0800ee3c 	.word	0x0800ee3c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <hid_task>:
void hid_task(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
  // 1. 10ms마다 실행 (폴링 간격 준수)
  // HAL_GetTick()을 사용하여 넌블로킹 딜레이 구현
  static uint32_t start_ms = 0;
  if (HAL_GetTick() - start_ms < 10) return;
 8000606:	f001 f95b 	bl	80018c0 <HAL_GetTick>
 800060a:	4602      	mov	r2, r0
 800060c:	4b3a      	ldr	r3, [pc, #232]	@ (80006f8 <hid_task+0xf8>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	2b09      	cmp	r3, #9
 8000614:	d969      	bls.n	80006ea <hid_task+0xea>
  start_ms += 10;
 8000616:	4b38      	ldr	r3, [pc, #224]	@ (80006f8 <hid_task+0xf8>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	330a      	adds	r3, #10
 800061c:	4a36      	ldr	r2, [pc, #216]	@ (80006f8 <hid_task+0xf8>)
 800061e:	6013      	str	r3, [r2, #0]

  // 2. USB가 연결되어 있고, HID가 준비되었는지 확인
  // (중요: 준비 안 됐는데 보내면 다운됨)
  if ( !tud_mounted() || !tud_hid_ready() ) return;
 8000620:	f008 ff62 	bl	80094e8 <tud_mounted>
 8000624:	4603      	mov	r3, r0
 8000626:	f083 0301 	eor.w	r3, r3, #1
 800062a:	b2db      	uxtb	r3, r3
 800062c:	2b00      	cmp	r3, #0
 800062e:	d15e      	bne.n	80006ee <hid_task+0xee>

//--------------------------------------------------------------------+
// Application API (Single Port)
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_ready(void) {
  return tud_hid_n_ready(0);
 8000630:	2000      	movs	r0, #0
 8000632:	f005 fd6f 	bl	8006114 <tud_hid_n_ready>
 8000636:	4603      	mov	r3, r0
 8000638:	f083 0301 	eor.w	r3, r3, #1
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d155      	bne.n	80006ee <hid_task+0xee>
  // ---------------------------------------------------------
  static uint32_t send_ms = 0;
  static bool is_typing = false;

  // 5초 주기 체크
  if (HAL_GetTick() - send_ms > 5000)
 8000642:	f001 f93d 	bl	80018c0 <HAL_GetTick>
 8000646:	4602      	mov	r2, r0
 8000648:	4b2c      	ldr	r3, [pc, #176]	@ (80006fc <hid_task+0xfc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000652:	4293      	cmp	r3, r2
 8000654:	d907      	bls.n	8000666 <hid_task+0x66>
  {
    send_ms = HAL_GetTick();
 8000656:	f001 f933 	bl	80018c0 <HAL_GetTick>
 800065a:	4603      	mov	r3, r0
 800065c:	4a27      	ldr	r2, [pc, #156]	@ (80006fc <hid_task+0xfc>)
 800065e:	6013      	str	r3, [r2, #0]
    is_typing = true; // 타이핑 시작 신호
 8000660:	4b27      	ldr	r3, [pc, #156]	@ (8000700 <hid_task+0x100>)
 8000662:	2201      	movs	r2, #1
 8000664:	701a      	strb	r2, [r3, #0]
  }

  if (is_typing)
 8000666:	4b26      	ldr	r3, [pc, #152]	@ (8000700 <hid_task+0x100>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d040      	beq.n	80006f0 <hid_task+0xf0>
      HID_KEY_H, HID_KEY_E, HID_KEY_L, HID_KEY_L, HID_KEY_O, HID_KEY_ENTER
    };
    static uint8_t seq_idx = 0;
    static bool key_pressed = false;

    if (key_pressed)
 800066e:	4b25      	ldr	r3, [pc, #148]	@ (8000704 <hid_task+0x104>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d01f      	beq.n	80006b6 <hid_task+0xb6>
 8000676:	2300      	movs	r3, #0
 8000678:	75fb      	strb	r3, [r7, #23]
 800067a:	2300      	movs	r3, #0
 800067c:	75bb      	strb	r3, [r7, #22]
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_report(uint8_t report_id, void const* report, uint16_t len) {
  return tud_hid_n_report(0, report_id, report, len);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_keyboard_report(uint8_t report_id, uint8_t modifier, const uint8_t keycode[6]) {
  return tud_hid_n_keyboard_report(0, report_id, modifier, keycode);
 8000682:	7dba      	ldrb	r2, [r7, #22]
 8000684:	7df9      	ldrb	r1, [r7, #23]
 8000686:	693b      	ldr	r3, [r7, #16]
 8000688:	2000      	movs	r0, #0
 800068a:	f005 fe33 	bl	80062f4 <tud_hid_n_keyboard_report>
    {
      // [B] 키 떼기 (Release)
      // 키를 눌렀으면 반드시 "아무것도 안 누름(NULL)"을 보내야 함
      tud_hid_keyboard_report(0, 0, NULL);
      key_pressed = false;
 800068e:	4b1d      	ldr	r3, [pc, #116]	@ (8000704 <hid_task+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]

      seq_idx++; // 다음 글자로 이동
 8000694:	4b1c      	ldr	r3, [pc, #112]	@ (8000708 <hid_task+0x108>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	3301      	adds	r3, #1
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b1a      	ldr	r3, [pc, #104]	@ (8000708 <hid_task+0x108>)
 800069e:	701a      	strb	r2, [r3, #0]
      if (seq_idx >= sizeof(key_seq)) {
 80006a0:	4b19      	ldr	r3, [pc, #100]	@ (8000708 <hid_task+0x108>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b05      	cmp	r3, #5
 80006a6:	d923      	bls.n	80006f0 <hid_task+0xf0>
        seq_idx = 0;
 80006a8:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <hid_task+0x108>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
        is_typing = false; // 타이핑 끝
 80006ae:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <hid_task+0x100>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]
 80006b4:	e01c      	b.n	80006f0 <hid_task+0xf0>
      }
    }
    else
    {
      // [A] 키 누르기 (Press)
      uint8_t keycode[6] = { 0 };
 80006b6:	463b      	mov	r3, r7
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	809a      	strh	r2, [r3, #4]
      keycode[0] = key_seq[seq_idx];
 80006be:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <hid_task+0x108>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <hid_task+0x10c>)
 80006c6:	5c9b      	ldrb	r3, [r3, r2]
 80006c8:	703b      	strb	r3, [r7, #0]
 80006ca:	2300      	movs	r3, #0
 80006cc:	73fb      	strb	r3, [r7, #15]
 80006ce:	2300      	movs	r3, #0
 80006d0:	73bb      	strb	r3, [r7, #14]
 80006d2:	463b      	mov	r3, r7
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	7bba      	ldrb	r2, [r7, #14]
 80006d8:	7bf9      	ldrb	r1, [r7, #15]
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	2000      	movs	r0, #0
 80006de:	f005 fe09 	bl	80062f4 <tud_hid_n_keyboard_report>

      // 리포트 전송 함수 (Interface 번호, Modifier, Keycode배열)
      tud_hid_keyboard_report(0, 0, keycode);
      key_pressed = true;
 80006e2:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <hid_task+0x104>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	e002      	b.n	80006f0 <hid_task+0xf0>
  if (HAL_GetTick() - start_ms < 10) return;
 80006ea:	bf00      	nop
 80006ec:	e000      	b.n	80006f0 <hid_task+0xf0>
  if ( !tud_mounted() || !tud_hid_ready() ) return;
 80006ee:	bf00      	nop
    }
  }
}
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000ac 	.word	0x200000ac
 80006fc:	200000b0 	.word	0x200000b0
 8000700:	200000b4 	.word	0x200000b4
 8000704:	200000b5 	.word	0x200000b5
 8000708:	200000b6 	.word	0x200000b6
 800070c:	0800eff8 	.word	0x0800eff8

08000710 <HAL_TIM_OC_DelayElapsedCallback>:

uint16_t window_arr = 5000-1;
uint16_t linux_arr = 1000-1;
uint16_t emerg_arr = 500-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	if(is_ready){
 8000718:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <HAL_TIM_OC_DelayElapsedCallback+0x20>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d003      	beq.n	8000728 <HAL_TIM_OC_DelayElapsedCallback+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000720:	2120      	movs	r1, #32
 8000722:	4804      	ldr	r0, [pc, #16]	@ (8000734 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000724:	f001 ffad 	bl	8002682 <HAL_GPIO_TogglePin>
	}
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000001 	.word	0x20000001
 8000734:	40020000 	.word	0x40020000

08000738 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 8000742:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]

	switch (g_usb_mode) {
 8000748:	4b1e      	ldr	r3, [pc, #120]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d022      	beq.n	8000796 <HAL_GPIO_EXTI_Callback+0x5e>
 8000750:	2b02      	cmp	r3, #2
 8000752:	dc2e      	bgt.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
 8000754:	2b00      	cmp	r3, #0
 8000756:	d002      	beq.n	800075e <HAL_GPIO_EXTI_Callback+0x26>
 8000758:	2b01      	cmp	r3, #1
 800075a:	d00e      	beq.n	800077a <HAL_GPIO_EXTI_Callback+0x42>
		case USB_MODE_HID_MSC:
			__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
			g_usb_mode = USB_MODE_CDC;
			break;
	}
}
 800075c:	e029      	b.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, linux_arr);
 800075e:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <HAL_GPIO_EXTI_Callback+0x90>)
 8000760:	881a      	ldrh	r2, [r3, #0]
 8000762:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <HAL_GPIO_EXTI_Callback+0x90>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	461a      	mov	r2, r3
 800076e:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 8000770:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_MSC_VENDOR;
 8000772:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000774:	2201      	movs	r2, #1
 8000776:	701a      	strb	r2, [r3, #0]
			break;
 8000778:	e01b      	b.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, window_arr);
 800077a:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <HAL_GPIO_EXTI_Callback+0x98>)
 800077c:	881a      	ldrh	r2, [r3, #0]
 800077e:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000784:	4b12      	ldr	r3, [pc, #72]	@ (80007d0 <HAL_GPIO_EXTI_Callback+0x98>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 800078c:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_HID_MSC;
 800078e:	4b0d      	ldr	r3, [pc, #52]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000790:	2202      	movs	r2, #2
 8000792:	701a      	strb	r2, [r3, #0]
			break;
 8000794:	e00d      	b.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 8000796:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000798:	881a      	ldrh	r2, [r3, #0]
 800079a:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 80007a8:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_CDC;
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
			break;
 80007b0:	bf00      	nop
}
 80007b2:	bf00      	nop
 80007b4:	370c      	adds	r7, #12
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000001 	.word	0x20000001
 80007c4:	20000000 	.word	0x20000000
 80007c8:	20000004 	.word	0x20000004
 80007cc:	200000b8 	.word	0x200000b8
 80007d0:	20000002 	.word	0x20000002
 80007d4:	20000006 	.word	0x20000006

080007d8 <mod_change_watchdog>:

void mod_change_watchdog(){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	if(!is_ready){
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <mod_change_watchdog+0x2c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	f083 0301 	eor.w	r3, r3, #1
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d00a      	beq.n	8000800 <mod_change_watchdog+0x28>
		tud_disconnect();
 80007ea:	f008 fea3 	bl	8009534 <tud_disconnect>
		HAL_Delay(500);
 80007ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007f2:	f001 f871 	bl	80018d8 <HAL_Delay>
		tud_connect();
 80007f6:	f008 fea9 	bl	800954c <tud_connect>

		is_ready = true;
 80007fa:	4b02      	ldr	r3, [pc, #8]	@ (8000804 <mod_change_watchdog+0x2c>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	701a      	strb	r2, [r3, #0]
	}
}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000001 	.word	0x20000001

08000808 <cdc_task>:

void cdc_task(void) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b096      	sub	sp, #88	@ 0x58
 800080c:	af00      	add	r7, sp, #0
    // 1. 긴급 모드가 아니면 CDC 처리를 하지 않음
    if (g_usb_mode != USB_MODE_CDC) return;
 800080e:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <cdc_task+0x60>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d123      	bne.n	800085e <cdc_task+0x56>
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 8000816:	2000      	movs	r0, #0
 8000818:	f004 fe58 	bl	80054cc <tud_cdc_n_connected>
 800081c:	4603      	mov	r3, r0

    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 800081e:	2b00      	cmp	r3, #0
 8000820:	d01e      	beq.n	8000860 <cdc_task+0x58>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 8000822:	2000      	movs	r0, #0
 8000824:	f004 fe98 	bl	8005558 <tud_cdc_n_available>
 8000828:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 800082a:	2b00      	cmp	r3, #0
 800082c:	d018      	beq.n	8000860 <cdc_task+0x58>
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000832:	2340      	movs	r3, #64	@ 0x40
 8000834:	647b      	str	r3, [r7, #68]	@ 0x44
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000836:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000838:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800083a:	2000      	movs	r0, #0
 800083c:	f004 fed4 	bl	80055e8 <tud_cdc_n_read>
 8000840:	4603      	mov	r3, r0
            // 버퍼 생성
            char buf[64];

            // 데이터 읽기
            uint32_t count = tud_cdc_read(buf, sizeof(buf));
 8000842:	657b      	str	r3, [r7, #84]	@ 0x54
 8000844:	1d3b      	adds	r3, r7, #4
 8000846:	653b      	str	r3, [r7, #80]	@ 0x50
 8000848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800084a:	64fb      	str	r3, [r7, #76]	@ 0x4c
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 800084c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800084e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8000850:	2000      	movs	r0, #0
 8000852:	f004 feed 	bl	8005630 <tud_cdc_n_write>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_str(char const* str) {
  return tud_cdc_n_write_str(0, str);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
 8000856:	2000      	movs	r0, #0
 8000858:	f004 ff0e 	bl	8005678 <tud_cdc_n_write_flush>
 800085c:	e000      	b.n	8000860 <cdc_task+0x58>
    if (g_usb_mode != USB_MODE_CDC) return;
 800085e:	bf00      	nop

            // 전송 버퍼 비우기 (즉시 전송)
            tud_cdc_write_flush();
        }
    }
}
 8000860:	3758      	adds	r7, #88	@ 0x58
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000000 	.word	0x20000000

0800086c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000870:	f000 ffc0 	bl	80017f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000874:	f000 f84e 	bl	8000914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000878:	f000 f980 	bl	8000b7c <MX_GPIO_Init>
  MX_DMA_Init();
 800087c:	f000 f956 	bl	8000b2c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000880:	f000 f8fc 	bl	8000a7c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000884:	f000 f924 	bl	8000ad0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 8000888:	f000 f8ac 	bl	80009e4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 800088c:	2100      	movs	r1, #0
 800088e:	481c      	ldr	r0, [pc, #112]	@ (8000900 <main+0x94>)
 8000890:	f002 fd7a 	bl	8003388 <HAL_TIM_OC_Start_IT>

  init_disk_data();
 8000894:	f000 f9ee 	bl	8000c74 <init_disk_data>
  tusb_init();
 8000898:	2100      	movs	r1, #0
 800089a:	2000      	movs	r0, #0
 800089c:	f00c ffaa 	bl	800d7f4 <tusb_rhport_init>

  g_usb_mode = USB_MODE_MSC_VENDOR;
 80008a0:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <main+0x98>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	701a      	strb	r2, [r3, #0]
  __HAL_TIM_SET_AUTORELOAD(&htim11, linux_arr);
 80008a6:	4b18      	ldr	r3, [pc, #96]	@ (8000908 <main+0x9c>)
 80008a8:	881a      	ldrh	r2, [r3, #0]
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <main+0x94>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008b0:	4b15      	ldr	r3, [pc, #84]	@ (8000908 <main+0x9c>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <main+0x94>)
 80008b8:	60da      	str	r2, [r3, #12]

  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)"UART OK\n", 9);
 80008ba:	2209      	movs	r2, #9
 80008bc:	4913      	ldr	r1, [pc, #76]	@ (800090c <main+0xa0>)
 80008be:	4814      	ldr	r0, [pc, #80]	@ (8000910 <main+0xa4>)
 80008c0:	f003 fa70 	bl	8003da4 <HAL_UART_Transmit_DMA>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80008c4:	2100      	movs	r1, #0
 80008c6:	f04f 30ff 	mov.w	r0, #4294967295
 80008ca:	f008 ffad 	bl	8009828 <tud_task_ext>
}
 80008ce:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		tud_task();
		mod_change_watchdog();
 80008d0:	f7ff ff82 	bl	80007d8 <mod_change_watchdog>

		switch (g_usb_mode) {
 80008d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <main+0x98>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b02      	cmp	r3, #2
 80008da:	d00c      	beq.n	80008f6 <main+0x8a>
 80008dc:	2b02      	cmp	r3, #2
 80008de:	dcf1      	bgt.n	80008c4 <main+0x58>
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d002      	beq.n	80008ea <main+0x7e>
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d003      	beq.n	80008f0 <main+0x84>
 80008e8:	e008      	b.n	80008fc <main+0x90>
			case USB_MODE_CDC:
				cdc_task();
 80008ea:	f7ff ff8d 	bl	8000808 <cdc_task>
				break;
 80008ee:	e005      	b.n	80008fc <main+0x90>
			case USB_MODE_MSC_VENDOR:
				check_usb_file_smart();
 80008f0:	f000 fa56 	bl	8000da0 <check_usb_file_smart>
				break;
 80008f4:	e002      	b.n	80008fc <main+0x90>
			case USB_MODE_HID_MSC:
				hid_task();
 80008f6:	f7ff fe83 	bl	8000600 <hid_task>
				break;
 80008fa:	bf00      	nop
		tud_task();
 80008fc:	e7e2      	b.n	80008c4 <main+0x58>
 80008fe:	bf00      	nop
 8000900:	200000b8 	.word	0x200000b8
 8000904:	20000000 	.word	0x20000000
 8000908:	20000004 	.word	0x20000004
 800090c:	0800ee54 	.word	0x0800ee54
 8000910:	20000100 	.word	0x20000100

08000914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b094      	sub	sp, #80	@ 0x50
 8000918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091a:	f107 0320 	add.w	r3, r7, #32
 800091e:	2230      	movs	r2, #48	@ 0x30
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f00d fe10 	bl	800e548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000938:	2300      	movs	r3, #0
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	4b27      	ldr	r3, [pc, #156]	@ (80009dc <SystemClock_Config+0xc8>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000940:	4a26      	ldr	r2, [pc, #152]	@ (80009dc <SystemClock_Config+0xc8>)
 8000942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000946:	6413      	str	r3, [r2, #64]	@ 0x40
 8000948:	4b24      	ldr	r3, [pc, #144]	@ (80009dc <SystemClock_Config+0xc8>)
 800094a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000950:	60bb      	str	r3, [r7, #8]
 8000952:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000954:	2300      	movs	r3, #0
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <SystemClock_Config+0xcc>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a20      	ldr	r2, [pc, #128]	@ (80009e0 <SystemClock_Config+0xcc>)
 800095e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000962:	6013      	str	r3, [r2, #0]
 8000964:	4b1e      	ldr	r3, [pc, #120]	@ (80009e0 <SystemClock_Config+0xcc>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000970:	2301      	movs	r3, #1
 8000972:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000974:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097a:	2302      	movs	r3, #2
 800097c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800097e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000982:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000984:	2304      	movs	r3, #4
 8000986:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000988:	2348      	movs	r3, #72	@ 0x48
 800098a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800098c:	2302      	movs	r3, #2
 800098e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000990:	2303      	movs	r3, #3
 8000992:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000994:	f107 0320 	add.w	r3, r7, #32
 8000998:	4618      	mov	r0, r3
 800099a:	f001 ffb5 	bl	8002908 <HAL_RCC_OscConfig>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009a4:	f000 f960 	bl	8000c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a8:	230f      	movs	r3, #15
 80009aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ac:	2302      	movs	r3, #2
 80009ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009be:	f107 030c 	add.w	r3, r7, #12
 80009c2:	2102      	movs	r1, #2
 80009c4:	4618      	mov	r0, r3
 80009c6:	f002 fa17 	bl	8002df8 <HAL_RCC_ClockConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80009d0:	f000 f94a 	bl	8000c68 <Error_Handler>
  }
}
 80009d4:	bf00      	nop
 80009d6:	3750      	adds	r7, #80	@ 0x50
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40007000 	.word	0x40007000

080009e4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
 80009f8:	615a      	str	r2, [r3, #20]
 80009fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80009fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a74 <MX_TIM11_Init+0x90>)
 80009fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000a78 <MX_TIM11_Init+0x94>)
 8000a00:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a04:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000a08:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 8000a10:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a12:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000a16:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a18:	4b16      	ldr	r3, [pc, #88]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000a24:	4813      	ldr	r0, [pc, #76]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a26:	f002 fc07 	bl	8003238 <HAL_TIM_Base_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8000a30:	f000 f91a 	bl	8000c68 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8000a34:	480f      	ldr	r0, [pc, #60]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a36:	f002 fc4e 	bl	80032d6 <HAL_TIM_OC_Init>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8000a40:	f000 f912 	bl	8000c68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000a44:	2300      	movs	r3, #0
 8000a46:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a54:	1d3b      	adds	r3, r7, #4
 8000a56:	2200      	movs	r2, #0
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4806      	ldr	r0, [pc, #24]	@ (8000a74 <MX_TIM11_Init+0x90>)
 8000a5c:	f002 fe82 	bl	8003764 <HAL_TIM_OC_ConfigChannel>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000a66:	f000 f8ff 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	3720      	adds	r7, #32
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200000b8 	.word	0x200000b8
 8000a78:	40014800 	.word	0x40014800

08000a7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a80:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000a82:	4a12      	ldr	r2, [pc, #72]	@ (8000acc <MX_USART2_UART_Init+0x50>)
 8000a84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a86:	4b10      	ldr	r3, [pc, #64]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000a88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_USART2_UART_Init+0x4c>)
 8000ab4:	f003 f925 	bl	8003d02 <HAL_UART_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000abe:	f000 f8d3 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000100 	.word	0x20000100
 8000acc:	40004400 	.word	0x40004400

08000ad0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ad4:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ada:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000adc:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ade:	2204      	movs	r2, #4
 8000ae0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ae2:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af0:	2202      	movs	r2, #2
 8000af2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000af4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b00:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b12:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b14:	f001 fde8 	bl	80026e8 <HAL_PCD_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b1e:	f000 f8a3 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000208 	.word	0x20000208

08000b2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	4b10      	ldr	r3, [pc, #64]	@ (8000b78 <MX_DMA_Init+0x4c>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b78 <MX_DMA_Init+0x4c>)
 8000b3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <MX_DMA_Init+0x4c>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	2010      	movs	r0, #16
 8000b54:	f000 ffbf 	bl	8001ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000b58:	2010      	movs	r0, #16
 8000b5a:	f000 ffd8 	bl	8001b0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2100      	movs	r1, #0
 8000b62:	2011      	movs	r0, #17
 8000b64:	f000 ffb7 	bl	8001ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000b68:	2011      	movs	r0, #17
 8000b6a:	f000 ffd0 	bl	8001b0e <HAL_NVIC_EnableIRQ>

}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40023800 	.word	0x40023800

08000b7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	@ 0x28
 8000b80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b82:	f107 0314 	add.w	r3, r7, #20
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	609a      	str	r2, [r3, #8]
 8000b8e:	60da      	str	r2, [r3, #12]
 8000b90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	613b      	str	r3, [r7, #16]
 8000b96:	4b31      	ldr	r3, [pc, #196]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a30      	ldr	r2, [pc, #192]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000b9c:	f043 0304 	orr.w	r3, r3, #4
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0304 	and.w	r3, r3, #4
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	4a29      	ldr	r2, [pc, #164]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbe:	4b27      	ldr	r3, [pc, #156]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	4b23      	ldr	r3, [pc, #140]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	4a22      	ldr	r2, [pc, #136]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bda:	4b20      	ldr	r3, [pc, #128]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	4b1c      	ldr	r3, [pc, #112]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a1b      	ldr	r2, [pc, #108]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bf0:	f043 0302 	orr.w	r3, r3, #2
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b19      	ldr	r3, [pc, #100]	@ (8000c5c <MX_GPIO_Init+0xe0>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2120      	movs	r1, #32
 8000c06:	4816      	ldr	r0, [pc, #88]	@ (8000c60 <MX_GPIO_Init+0xe4>)
 8000c08:	f001 fd22 	bl	8002650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c12:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	4810      	ldr	r0, [pc, #64]	@ (8000c64 <MX_GPIO_Init+0xe8>)
 8000c24:	f001 fb90 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4808      	ldr	r0, [pc, #32]	@ (8000c60 <MX_GPIO_Init+0xe4>)
 8000c40:	f001 fb82 	bl	8002348 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2100      	movs	r1, #0
 8000c48:	2028      	movs	r0, #40	@ 0x28
 8000c4a:	f000 ff44 	bl	8001ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c4e:	2028      	movs	r0, #40	@ 0x28
 8000c50:	f000 ff5d 	bl	8001b0e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c54:	bf00      	nop
 8000c56:	3728      	adds	r7, #40	@ 0x28
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40020000 	.word	0x40020000
 8000c64:	40020800 	.word	0x40020800

08000c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c6c:	b672      	cpsid	i
}
 8000c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c70:	bf00      	nop
 8000c72:	e7fd      	b.n	8000c70 <Error_Handler+0x8>

08000c74 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 8000c74:	b5b0      	push	{r4, r5, r7, lr}
 8000c76:	b0a4      	sub	sp, #144	@ 0x90
 8000c78:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 8000c7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c7e:	2100      	movs	r1, #0
 8000c80:	483f      	ldr	r0, [pc, #252]	@ (8000d80 <init_disk_data+0x10c>)
 8000c82:	f00d fc61 	bl	800e548 <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 8000c86:	4b3f      	ldr	r3, [pc, #252]	@ (8000d84 <init_disk_data+0x110>)
 8000c88:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000c8c:	461d      	mov	r5, r3
 8000c8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c9a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c9e:	c407      	stmia	r4!, {r0, r1, r2}
 8000ca0:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 8000ca2:	4b37      	ldr	r3, [pc, #220]	@ (8000d80 <init_disk_data+0x10c>)
 8000ca4:	461c      	mov	r4, r3
 8000ca6:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cb6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000cba:	c407      	stmia	r4!, {r0, r1, r2}
 8000cbc:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 8000cbe:	4b30      	ldr	r3, [pc, #192]	@ (8000d80 <init_disk_data+0x10c>)
 8000cc0:	2255      	movs	r2, #85	@ 0x55
 8000cc2:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000cc6:	4b2e      	ldr	r3, [pc, #184]	@ (8000d80 <init_disk_data+0x10c>)
 8000cc8:	22aa      	movs	r2, #170	@ 0xaa
 8000cca:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 8000cce:	4a2e      	ldr	r2, [pc, #184]	@ (8000d88 <init_disk_data+0x114>)
 8000cd0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000cd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cd8:	6018      	str	r0, [r3, #0]
 8000cda:	3304      	adds	r3, #4
 8000cdc:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 8000cde:	4b28      	ldr	r3, [pc, #160]	@ (8000d80 <init_disk_data+0x10c>)
 8000ce0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ce4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000ce8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cec:	6018      	str	r0, [r3, #0]
 8000cee:	3304      	adds	r3, #4
 8000cf0:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000cf2:	4b23      	ldr	r3, [pc, #140]	@ (8000d80 <init_disk_data+0x10c>)
 8000cf4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000cf8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000cfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d00:	6018      	str	r0, [r3, #0]
 8000d02:	3304      	adds	r3, #4
 8000d04:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 8000d06:	4b21      	ldr	r3, [pc, #132]	@ (8000d8c <init_disk_data+0x118>)
 8000d08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 8000d0c:	4b20      	ldr	r3, [pc, #128]	@ (8000d90 <init_disk_data+0x11c>)
 8000d0e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000d12:	461d      	mov	r5, r3
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000d20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d24:	461d      	mov	r5, r3
 8000d26:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000d2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d2c:	6028      	str	r0, [r5, #0]
 8000d2e:	6069      	str	r1, [r5, #4]
 8000d30:	60aa      	str	r2, [r5, #8]
 8000d32:	60eb      	str	r3, [r5, #12]
 8000d34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d36:	6128      	str	r0, [r5, #16]
 8000d38:	6169      	str	r1, [r5, #20]
 8000d3a:	61aa      	str	r2, [r5, #24]
 8000d3c:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 8000d3e:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <init_disk_data+0x120>)
 8000d40:	1d3c      	adds	r4, r7, #4
 8000d42:	461d      	mov	r5, r3
 8000d44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d48:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000d50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d54:	3320      	adds	r3, #32
 8000d56:	461d      	mov	r5, r3
 8000d58:	1d3c      	adds	r4, r7, #4
 8000d5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d5c:	6028      	str	r0, [r5, #0]
 8000d5e:	6069      	str	r1, [r5, #4]
 8000d60:	60aa      	str	r2, [r5, #8]
 8000d62:	60eb      	str	r3, [r5, #12]
 8000d64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d66:	6128      	str	r0, [r5, #16]
 8000d68:	6169      	str	r1, [r5, #20]
 8000d6a:	61aa      	str	r2, [r5, #24]
 8000d6c:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 8000d6e:	220c      	movs	r2, #12
 8000d70:	4909      	ldr	r1, [pc, #36]	@ (8000d98 <init_disk_data+0x124>)
 8000d72:	480a      	ldr	r0, [pc, #40]	@ (8000d9c <init_disk_data+0x128>)
 8000d74:	f00d fc32 	bl	800e5dc <memcpy>
}
 8000d78:	bf00      	nop
 8000d7a:	3790      	adds	r7, #144	@ 0x90
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d80:	200006ec 	.word	0x200006ec
 8000d84:	0800ee70 	.word	0x0800ee70
 8000d88:	0800eeb0 	.word	0x0800eeb0
 8000d8c:	20000cec 	.word	0x20000cec
 8000d90:	0800eeb8 	.word	0x0800eeb8
 8000d94:	0800eed8 	.word	0x0800eed8
 8000d98:	0800ee60 	.word	0x0800ee60
 8000d9c:	20000eec 	.word	0x20000eec

08000da0 <check_usb_file_smart>:

void check_usb_file_smart(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0
    // 1. 루트 디렉토리 영역 탐색 (LBA 3 ~ 18)
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000da6:	2303      	movs	r3, #3
 8000da8:	61fb      	str	r3, [r7, #28]
 8000daa:	e05c      	b.n	8000e66 <check_usb_file_smart+0xc6>
    {
        uint8_t* sector = msc_disk[lba]; // 해당 섹터 포인터
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	025b      	lsls	r3, r3, #9
 8000db0:	4a33      	ldr	r2, [pc, #204]	@ (8000e80 <check_usb_file_smart+0xe0>)
 8000db2:	4413      	add	r3, r2
 8000db4:	617b      	str	r3, [r7, #20]

        // 한 섹터(512B) 안에 디렉토리 엔트리(32B)가 16개 들어있음
        for (int i = 0; i < 512; i += 32)
 8000db6:	2300      	movs	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]
 8000dba:	e04d      	b.n	8000e58 <check_usb_file_smart+0xb8>
        {
            fat_dir_entry_t* entry = (fat_dir_entry_t*) &sector[i];
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
            // 2. 파일 이름 비교
            // FAT 파일 시스템은 이름(8) + 확장자(3) 형태로 저장됨. (공백으로 채워짐)
            // "CONFIG.TXT" -> "CONFIG  TXT"

            // 첫 글자가 0x00이면 더 이상 파일 없음 (탐색 종료)
            if (entry->name[0] == 0x00) return;
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d050      	beq.n	8000e6e <check_usb_file_smart+0xce>
            // 첫 글자가 0xE5이면 삭제된 파일 (건너뜀)
            if (entry->name[0] == 0xE5) continue;
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2be5      	cmp	r3, #229	@ 0xe5
 8000dd2:	d03d      	beq.n	8000e50 <check_usb_file_smart+0xb0>

            // 이름 "CONFIG  " 와 확장자 "TXT" 확인
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	2208      	movs	r2, #8
 8000dd8:	492a      	ldr	r1, [pc, #168]	@ (8000e84 <check_usb_file_smart+0xe4>)
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f00d fb8a 	bl	800e4f4 <memcmp>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d135      	bne.n	8000e52 <check_usb_file_smart+0xb2>
                memcmp(entry->ext,  "TXT", 3) == 0)
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	3308      	adds	r3, #8
 8000dea:	2203      	movs	r2, #3
 8000dec:	4926      	ldr	r1, [pc, #152]	@ (8000e88 <check_usb_file_smart+0xe8>)
 8000dee:	4618      	mov	r0, r3
 8000df0:	f00d fb80 	bl	800e4f4 <memcmp>
 8000df4:	4603      	mov	r3, r0
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d12b      	bne.n	8000e52 <check_usb_file_smart+0xb2>

                // 3. 데이터 위치 계산
                // 클러스터 번호를 LBA로 변환
                // 공식: LBA = Data_Start + (Cluster - 2) * SectorsPerCluster
                // (우리는 SectorsPerCluster = 1로 설정했음)
                uint16_t cluster = entry->start_cluster;
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	7e9a      	ldrb	r2, [r3, #26]
 8000dfe:	7edb      	ldrb	r3, [r3, #27]
 8000e00:	021b      	lsls	r3, r3, #8
 8000e02:	4313      	orrs	r3, r2
 8000e04:	81fb      	strh	r3, [r7, #14]
                uint32_t target_lba = DATA_START_LBA + (cluster - 2);
 8000e06:	89fb      	ldrh	r3, [r7, #14]
 8000e08:	3302      	adds	r3, #2
 8000e0a:	60bb      	str	r3, [r7, #8]

                // 범위 체크 (안전장치)
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e10:	d82f      	bhi.n	8000e72 <check_usb_file_smart+0xd2>

                // 4. 내용 읽기
                char* file_content = (char*) msc_disk[target_lba];
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	025b      	lsls	r3, r3, #9
 8000e16:	4a1a      	ldr	r2, [pc, #104]	@ (8000e80 <check_usb_file_smart+0xe0>)
 8000e18:	4413      	add	r3, r2
 8000e1a:	607b      	str	r3, [r7, #4]

                // 내용 확인 및 동작
                if (strstr(file_content, "MODE=LINUX") != NULL)
 8000e1c:	491b      	ldr	r1, [pc, #108]	@ (8000e8c <check_usb_file_smart+0xec>)
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f00d fb9a 	bl	800e558 <strstr>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d005      	beq.n	8000e36 <check_usb_file_smart+0x96>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED ON
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2120      	movs	r1, #32
 8000e2e:	4818      	ldr	r0, [pc, #96]	@ (8000e90 <check_usb_file_smart+0xf0>)
 8000e30:	f001 fc0e 	bl	8002650 <HAL_GPIO_WritePin>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
                }

                // 파일을 찾았으니 더 이상 탐색 불필요
                return;
 8000e34:	e01f      	b.n	8000e76 <check_usb_file_smart+0xd6>
                else if (strstr(file_content, "MODE=WINDOW") != NULL)
 8000e36:	4917      	ldr	r1, [pc, #92]	@ (8000e94 <check_usb_file_smart+0xf4>)
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f00d fb8d 	bl	800e558 <strstr>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d018      	beq.n	8000e76 <check_usb_file_smart+0xd6>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
 8000e44:	2200      	movs	r2, #0
 8000e46:	2120      	movs	r1, #32
 8000e48:	4811      	ldr	r0, [pc, #68]	@ (8000e90 <check_usb_file_smart+0xf0>)
 8000e4a:	f001 fc01 	bl	8002650 <HAL_GPIO_WritePin>
                return;
 8000e4e:	e012      	b.n	8000e76 <check_usb_file_smart+0xd6>
            if (entry->name[0] == 0xE5) continue;
 8000e50:	bf00      	nop
        for (int i = 0; i < 512; i += 32)
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	3320      	adds	r3, #32
 8000e56:	61bb      	str	r3, [r7, #24]
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e5e:	dbad      	blt.n	8000dbc <check_usb_file_smart+0x1c>
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	3301      	adds	r3, #1
 8000e64:	61fb      	str	r3, [r7, #28]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	2b03      	cmp	r3, #3
 8000e6a:	dd9f      	ble.n	8000dac <check_usb_file_smart+0xc>
 8000e6c:	e004      	b.n	8000e78 <check_usb_file_smart+0xd8>
            if (entry->name[0] == 0x00) return;
 8000e6e:	bf00      	nop
 8000e70:	e002      	b.n	8000e78 <check_usb_file_smart+0xd8>
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000e72:	bf00      	nop
 8000e74:	e000      	b.n	8000e78 <check_usb_file_smart+0xd8>
                return;
 8000e76:	bf00      	nop
            }
        }
    }
}
 8000e78:	3720      	adds	r7, #32
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200006ec 	.word	0x200006ec
 8000e84:	0800eef8 	.word	0x0800eef8
 8000e88:	0800ef04 	.word	0x0800ef04
 8000e8c:	0800ef08 	.word	0x0800ef08
 8000e90:	40020000 	.word	0x40020000
 8000e94:	0800ef14 	.word	0x0800ef14

08000e98 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	603b      	str	r3, [r7, #0]
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000ea8:	2208      	movs	r2, #8
 8000eaa:	4909      	ldr	r1, [pc, #36]	@ (8000ed0 <tud_msc_inquiry_cb+0x38>)
 8000eac:	68b8      	ldr	r0, [r7, #8]
 8000eae:	f00d fb95 	bl	800e5dc <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8000eb2:	2210      	movs	r2, #16
 8000eb4:	4907      	ldr	r1, [pc, #28]	@ (8000ed4 <tud_msc_inquiry_cb+0x3c>)
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f00d fb90 	bl	800e5dc <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	4906      	ldr	r1, [pc, #24]	@ (8000ed8 <tud_msc_inquiry_cb+0x40>)
 8000ec0:	6838      	ldr	r0, [r7, #0]
 8000ec2:	f00d fb8b 	bl	800e5dc <memcpy>
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	0800ef20 	.word	0x0800ef20
 8000ed4:	0800ef2c 	.word	0x0800ef2c
 8000ed8:	0800ef40 	.word	0x0800ef40

08000edc <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	4618      	mov	r0, r3
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
 8000f00:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	2280      	movs	r2, #128	@ 0x80
 8000f06:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f0e:	801a      	strh	r2, [r3, #0]
}
 8000f10:	bf00      	nop
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	603b      	str	r3, [r7, #0]
 8000f28:	4603      	mov	r3, r0
 8000f2a:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
 8000f34:	e020      	b.n	8000f78 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000f36:	68ba      	ldr	r2, [r7, #8]
 8000f38:	69bb      	ldr	r3, [r7, #24]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f42:	d80c      	bhi.n	8000f5e <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	025b      	lsls	r3, r3, #9
 8000f48:	4a10      	ldr	r2, [pc, #64]	@ (8000f8c <tud_msc_read10_cb+0x70>)
 8000f4a:	441a      	add	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f54:	4619      	mov	r1, r3
 8000f56:	69f8      	ldr	r0, [r7, #28]
 8000f58:	f00d fb40 	bl	800e5dc <memcpy>
 8000f5c:	e005      	b.n	8000f6a <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000f5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f62:	2100      	movs	r1, #0
 8000f64:	69f8      	ldr	r0, [r7, #28]
 8000f66:	f00d faef 	bl	800e548 <memset>
    }
    ptr += 512;
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000f70:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000f72:	69bb      	ldr	r3, [r7, #24]
 8000f74:	3301      	adds	r3, #1
 8000f76:	61bb      	str	r3, [r7, #24]
 8000f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f7a:	0a5b      	lsrs	r3, r3, #9
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d3d9      	bcc.n	8000f36 <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3720      	adds	r7, #32
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200006ec 	.word	0x200006ec

08000f90 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61bb      	str	r3, [r7, #24]
 8000fa8:	e019      	b.n	8000fde <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	4413      	add	r3, r2
 8000fb0:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fb6:	d80b      	bhi.n	8000fd0 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	025b      	lsls	r3, r3, #9
 8000fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff4 <tud_msc_write10_cb+0x64>)
 8000fbe:	441a      	add	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fc8:	69f9      	ldr	r1, [r7, #28]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f00d fb06 	bl	800e5dc <memcpy>
    }
    ptr += 512;
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000fd6:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	61bb      	str	r3, [r7, #24]
 8000fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fe0:	0a5b      	lsrs	r3, r3, #9
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d3e0      	bcc.n	8000faa <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3720      	adds	r7, #32
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200006ec 	.word	0x200006ec

08000ff8 <tud_msc_scsi_cb>:

int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	607a      	str	r2, [r7, #4]
 8001002:	461a      	mov	r2, r3
 8001004:	4603      	mov	r3, r0
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	4613      	mov	r3, r2
 800100a:	81bb      	strh	r3, [r7, #12]
  void const* response = NULL;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
  int32_t resplen = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

  // 명령어 종류에 따라 처리
  switch ( scsi_cmd[0] )
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b5a      	cmp	r3, #90	@ 0x5a
 800101a:	d00c      	beq.n	8001036 <tud_msc_scsi_cb+0x3e>
 800101c:	2b5a      	cmp	r3, #90	@ 0x5a
 800101e:	dc0f      	bgt.n	8001040 <tud_msc_scsi_cb+0x48>
 8001020:	2b1a      	cmp	r3, #26
 8001022:	d003      	beq.n	800102c <tud_msc_scsi_cb+0x34>
 8001024:	2b1e      	cmp	r3, #30
 8001026:	d10b      	bne.n	8001040 <tud_msc_scsi_cb+0x48>
  {
    // [중요] 리눅스가 장치 잠금/해제 시도할 때 OK 해줘야 함
    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
      // 그냥 성공(0) 했다고 거짓말하면 됨
      return 0;
 8001028:	2300      	movs	r3, #0
 800102a:	e01f      	b.n	800106c <tud_msc_scsi_cb+0x74>
    // [중요] 리눅스는 MODE_SENSE_6 (0x1A)를 자주 씀
    case SCSI_CMD_MODE_SENSE_6:
    {
      // "쓰기 금지(Write Protect) 아님" 이라고 알려주는 헤더
      static uint8_t const mode_sense_data[4] = { 0x03, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 800102c:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <tud_msc_scsi_cb+0x7c>)
 800102e:	617b      	str	r3, [r7, #20]
      resplen  = 4;
 8001030:	2304      	movs	r3, #4
 8001032:	613b      	str	r3, [r7, #16]
      break;
 8001034:	e007      	b.n	8001046 <tud_msc_scsi_cb+0x4e>

    // 윈도우가 쓰는 MODE_SENSE_10 (0x5A)
    case SCSI_CMD_MODE_SENSE_10:
    {
      static uint8_t const mode_sense_data[8] = { 0x00, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8001036:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <tud_msc_scsi_cb+0x80>)
 8001038:	617b      	str	r3, [r7, #20]
      resplen  = 8;
 800103a:	2308      	movs	r3, #8
 800103c:	613b      	str	r3, [r7, #16]
      break;
 800103e:	e002      	b.n	8001046 <tud_msc_scsi_cb+0x4e>
    }

    // 그 외 모르는 명령어는 거부 (-1)
    default:
      return -1;
 8001040:	f04f 33ff 	mov.w	r3, #4294967295
 8001044:	e012      	b.n	800106c <tud_msc_scsi_cb+0x74>
  }

  // 응답 데이터 복사 (버퍼 오버플로우 방지)
  if ( response && resplen > 0 )
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00e      	beq.n	800106a <tud_msc_scsi_cb+0x72>
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	2b00      	cmp	r3, #0
 8001050:	dd0b      	ble.n	800106a <tud_msc_scsi_cb+0x72>
  {
    if ( resplen > bufsize ) resplen = bufsize;
 8001052:	89bb      	ldrh	r3, [r7, #12]
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	429a      	cmp	r2, r3
 8001058:	dd01      	ble.n	800105e <tud_msc_scsi_cb+0x66>
 800105a:	89bb      	ldrh	r3, [r7, #12]
 800105c:	613b      	str	r3, [r7, #16]
    memcpy(buffer, response, resplen);
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	461a      	mov	r2, r3
 8001062:	6979      	ldr	r1, [r7, #20]
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f00d fab9 	bl	800e5dc <memcpy>
  }

  return resplen;
 800106a:	693b      	ldr	r3, [r7, #16]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	0800f000 	.word	0x0800f000
 8001078:	0800f004 	.word	0x0800f004

0800107c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <HAL_MspInit+0x4c>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108a:	4a0f      	ldr	r2, [pc, #60]	@ (80010c8 <HAL_MspInit+0x4c>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001090:	6453      	str	r3, [r2, #68]	@ 0x44
 8001092:	4b0d      	ldr	r3, [pc, #52]	@ (80010c8 <HAL_MspInit+0x4c>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <HAL_MspInit+0x4c>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <HAL_MspInit+0x4c>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_MspInit+0x4c>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010ba:	2007      	movs	r0, #7
 80010bc:	f000 fd00 	bl	8001ac0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40023800 	.word	0x40023800

080010cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a0e      	ldr	r2, [pc, #56]	@ (8001114 <HAL_TIM_Base_MspInit+0x48>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d115      	bne.n	800110a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001118 <HAL_TIM_Base_MspInit+0x4c>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001118 <HAL_TIM_Base_MspInit+0x4c>)
 80010e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <HAL_TIM_Base_MspInit+0x4c>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	201a      	movs	r0, #26
 8001100:	f000 fce9 	bl	8001ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001104:	201a      	movs	r0, #26
 8001106:	f000 fd02 	bl	8001b0e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40014800 	.word	0x40014800
 8001118:	40023800 	.word	0x40023800

0800111c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	@ 0x28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a4c      	ldr	r2, [pc, #304]	@ (800126c <HAL_UART_MspInit+0x150>)
 800113a:	4293      	cmp	r3, r2
 800113c:	f040 8091 	bne.w	8001262 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	4b4a      	ldr	r3, [pc, #296]	@ (8001270 <HAL_UART_MspInit+0x154>)
 8001146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001148:	4a49      	ldr	r2, [pc, #292]	@ (8001270 <HAL_UART_MspInit+0x154>)
 800114a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800114e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001150:	4b47      	ldr	r3, [pc, #284]	@ (8001270 <HAL_UART_MspInit+0x154>)
 8001152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	4b43      	ldr	r3, [pc, #268]	@ (8001270 <HAL_UART_MspInit+0x154>)
 8001162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001164:	4a42      	ldr	r2, [pc, #264]	@ (8001270 <HAL_UART_MspInit+0x154>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6313      	str	r3, [r2, #48]	@ 0x30
 800116c:	4b40      	ldr	r3, [pc, #256]	@ (8001270 <HAL_UART_MspInit+0x154>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001178:	230c      	movs	r3, #12
 800117a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001184:	2303      	movs	r3, #3
 8001186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001188:	2307      	movs	r3, #7
 800118a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	4619      	mov	r1, r3
 8001192:	4838      	ldr	r0, [pc, #224]	@ (8001274 <HAL_UART_MspInit+0x158>)
 8001194:	f001 f8d8 	bl	8002348 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001198:	4b37      	ldr	r3, [pc, #220]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 800119a:	4a38      	ldr	r2, [pc, #224]	@ (800127c <HAL_UART_MspInit+0x160>)
 800119c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800119e:	4b36      	ldr	r3, [pc, #216]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011a0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011a6:	4b34      	ldr	r3, [pc, #208]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ac:	4b32      	ldr	r3, [pc, #200]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011b2:	4b31      	ldr	r3, [pc, #196]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80011c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011cc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011d4:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80011da:	4827      	ldr	r0, [pc, #156]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011dc:	f000 fcb2 	bl	8001b44 <HAL_DMA_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80011e6:	f7ff fd3f 	bl	8000c68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a22      	ldr	r2, [pc, #136]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011f0:	4a21      	ldr	r2, [pc, #132]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80011f6:	4b22      	ldr	r3, [pc, #136]	@ (8001280 <HAL_UART_MspInit+0x164>)
 80011f8:	4a22      	ldr	r2, [pc, #136]	@ (8001284 <HAL_UART_MspInit+0x168>)
 80011fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80011fc:	4b20      	ldr	r3, [pc, #128]	@ (8001280 <HAL_UART_MspInit+0x164>)
 80011fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001202:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001204:	4b1e      	ldr	r3, [pc, #120]	@ (8001280 <HAL_UART_MspInit+0x164>)
 8001206:	2240      	movs	r2, #64	@ 0x40
 8001208:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800120a:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <HAL_UART_MspInit+0x164>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001210:	4b1b      	ldr	r3, [pc, #108]	@ (8001280 <HAL_UART_MspInit+0x164>)
 8001212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001216:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001218:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_UART_MspInit+0x164>)
 800121a:	2200      	movs	r2, #0
 800121c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800121e:	4b18      	ldr	r3, [pc, #96]	@ (8001280 <HAL_UART_MspInit+0x164>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001224:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <HAL_UART_MspInit+0x164>)
 8001226:	2200      	movs	r2, #0
 8001228:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800122a:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <HAL_UART_MspInit+0x164>)
 800122c:	2200      	movs	r2, #0
 800122e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001230:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <HAL_UART_MspInit+0x164>)
 8001232:	2200      	movs	r2, #0
 8001234:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001236:	4812      	ldr	r0, [pc, #72]	@ (8001280 <HAL_UART_MspInit+0x164>)
 8001238:	f000 fc84 	bl	8001b44 <HAL_DMA_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001242:	f7ff fd11 	bl	8000c68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a0d      	ldr	r2, [pc, #52]	@ (8001280 <HAL_UART_MspInit+0x164>)
 800124a:	639a      	str	r2, [r3, #56]	@ 0x38
 800124c:	4a0c      	ldr	r2, [pc, #48]	@ (8001280 <HAL_UART_MspInit+0x164>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	2026      	movs	r0, #38	@ 0x26
 8001258:	f000 fc3d 	bl	8001ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800125c:	2026      	movs	r0, #38	@ 0x26
 800125e:	f000 fc56 	bl	8001b0e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001262:	bf00      	nop
 8001264:	3728      	adds	r7, #40	@ 0x28
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40004400 	.word	0x40004400
 8001270:	40023800 	.word	0x40023800
 8001274:	40020000 	.word	0x40020000
 8001278:	20000148 	.word	0x20000148
 800127c:	40026088 	.word	0x40026088
 8001280:	200001a8 	.word	0x200001a8
 8001284:	400260a0 	.word	0x400260a0

08001288 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	@ 0x28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012a8:	d13a      	bne.n	8001320 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80012c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80012ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012cc:	2302      	movs	r3, #2
 80012ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d4:	2303      	movs	r3, #3
 80012d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80012d8:	230a      	movs	r3, #10
 80012da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4619      	mov	r1, r3
 80012e2:	4812      	ldr	r0, [pc, #72]	@ (800132c <HAL_PCD_MspInit+0xa4>)
 80012e4:	f001 f830 	bl	8002348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f2:	6353      	str	r3, [r2, #52]	@ 0x34
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 80012fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001302:	6453      	str	r3, [r2, #68]	@ 0x44
 8001304:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <HAL_PCD_MspInit+0xa0>)
 8001306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001310:	2200      	movs	r2, #0
 8001312:	2100      	movs	r1, #0
 8001314:	2043      	movs	r0, #67	@ 0x43
 8001316:	f000 fbde 	bl	8001ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800131a:	2043      	movs	r0, #67	@ 0x43
 800131c:	f000 fbf7 	bl	8001b0e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001320:	bf00      	nop
 8001322:	3728      	adds	r7, #40	@ 0x28
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40023800 	.word	0x40023800
 800132c:	40020000 	.word	0x40020000

08001330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <NMI_Handler+0x4>

08001338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <HardFault_Handler+0x4>

08001340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <MemManage_Handler+0x4>

08001348 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <BusFault_Handler+0x4>

08001350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <UsageFault_Handler+0x4>

08001358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001366:	b480      	push	{r7}
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001386:	f000 fa87 	bl	8001898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001394:	4802      	ldr	r0, [pc, #8]	@ (80013a0 <DMA1_Stream5_IRQHandler+0x10>)
 8001396:	f000 fd6d 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000148 	.word	0x20000148

080013a4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80013a8:	4802      	ldr	r0, [pc, #8]	@ (80013b4 <DMA1_Stream6_IRQHandler+0x10>)
 80013aa:	f000 fd63 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200001a8 	.word	0x200001a8

080013b8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80013bc:	4802      	ldr	r0, [pc, #8]	@ (80013c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80013be:	f002 f8e1 	bl	8003584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200000b8 	.word	0x200000b8

080013cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013d0:	4802      	ldr	r0, [pc, #8]	@ (80013dc <USART2_IRQHandler+0x10>)
 80013d2:	f002 fd63 	bl	8003e9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000100 	.word	0x20000100

080013e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80013e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013e8:	f001 f966 	bl	80026b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 80013f4:	2000      	movs	r0, #0
 80013f6:	f00b fddf 	bl	800cfb8 <dcd_int_handler>
	return;
 80013fa:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001408:	4a14      	ldr	r2, [pc, #80]	@ (800145c <_sbrk+0x5c>)
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <_sbrk+0x60>)
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001414:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d102      	bne.n	8001422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <_sbrk+0x64>)
 800141e:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <_sbrk+0x68>)
 8001420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001422:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <_sbrk+0x64>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	429a      	cmp	r2, r3
 800142e:	d207      	bcs.n	8001440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001430:	f00d f8a8 	bl	800e584 <__errno>
 8001434:	4603      	mov	r3, r0
 8001436:	220c      	movs	r2, #12
 8001438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800143a:	f04f 33ff 	mov.w	r3, #4294967295
 800143e:	e009      	b.n	8001454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001446:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <_sbrk+0x64>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4413      	add	r3, r2
 800144e:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <_sbrk+0x64>)
 8001450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20020000 	.word	0x20020000
 8001460:	00000400 	.word	0x00000400
 8001464:	200106ec 	.word	0x200106ec
 8001468:	200115c0 	.word	0x200115c0

0800146c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <SystemInit+0x20>)
 8001472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001476:	4a05      	ldr	r2, [pc, #20]	@ (800148c <SystemInit+0x20>)
 8001478:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800147c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// [콜백] 현재 모드에 맞는 Device Descriptor 반환
uint8_t const * tud_descriptor_device_cb(void) {
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 8001494:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <tud_descriptor_device_cb+0x34>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d00a      	beq.n	80014b2 <tud_descriptor_device_cb+0x22>
 800149c:	2b02      	cmp	r3, #2
 800149e:	dc0a      	bgt.n	80014b6 <tud_descriptor_device_cb+0x26>
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d002      	beq.n	80014aa <tud_descriptor_device_cb+0x1a>
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d002      	beq.n	80014ae <tud_descriptor_device_cb+0x1e>
 80014a8:	e005      	b.n	80014b6 <tud_descriptor_device_cb+0x26>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80014aa:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <tud_descriptor_device_cb+0x38>)
 80014ac:	e004      	b.n	80014b8 <tud_descriptor_device_cb+0x28>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <tud_descriptor_device_cb+0x3c>)
 80014b0:	e002      	b.n	80014b8 <tud_descriptor_device_cb+0x28>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80014b2:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <tud_descriptor_device_cb+0x40>)
 80014b4:	e000      	b.n	80014b8 <tud_descriptor_device_cb+0x28>
        default:                  return (uint8_t const *)&desc_device_cdc; // 안전장치
 80014b6:	4b04      	ldr	r3, [pc, #16]	@ (80014c8 <tud_descriptor_device_cb+0x38>)
    }
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000000 	.word	0x20000000
 80014c8:	0800f024 	.word	0x0800f024
 80014cc:	0800f038 	.word	0x0800f038
 80014d0:	0800f04c 	.word	0x0800f04c

080014d4 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 80014de:	4b03      	ldr	r3, [pc, #12]	@ (80014ec <tud_hid_descriptor_report_cb+0x18>)
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	0800f060 	.word	0x0800f060

080014f0 <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// [콜백] 현재 모드에 맞는 Configuration Descriptor 반환
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 80014fa:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <tud_descriptor_configuration_cb+0x3c>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d00a      	beq.n	8001518 <tud_descriptor_configuration_cb+0x28>
 8001502:	2b02      	cmp	r3, #2
 8001504:	dc0a      	bgt.n	800151c <tud_descriptor_configuration_cb+0x2c>
 8001506:	2b00      	cmp	r3, #0
 8001508:	d002      	beq.n	8001510 <tud_descriptor_configuration_cb+0x20>
 800150a:	2b01      	cmp	r3, #1
 800150c:	d002      	beq.n	8001514 <tud_descriptor_configuration_cb+0x24>
 800150e:	e005      	b.n	800151c <tud_descriptor_configuration_cb+0x2c>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 8001510:	4b07      	ldr	r3, [pc, #28]	@ (8001530 <tud_descriptor_configuration_cb+0x40>)
 8001512:	e004      	b.n	800151e <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 8001514:	4b07      	ldr	r3, [pc, #28]	@ (8001534 <tud_descriptor_configuration_cb+0x44>)
 8001516:	e002      	b.n	800151e <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <tud_descriptor_configuration_cb+0x48>)
 800151a:	e000      	b.n	800151e <tud_descriptor_configuration_cb+0x2e>
        default:                  return desc_configuration_cdc;
 800151c:	4b04      	ldr	r3, [pc, #16]	@ (8001530 <tud_descriptor_configuration_cb+0x40>)
    }
}
 800151e:	4618      	mov	r0, r3
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	20000000 	.word	0x20000000
 8001530:	0800f0a4 	.word	0x0800f0a4
 8001534:	0800f0f0 	.word	0x0800f0f0
 8001538:	0800f128 	.word	0x0800f128

0800153c <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	460a      	mov	r2, r1
 8001546:	71fb      	strb	r3, [r7, #7]
 8001548:	4613      	mov	r3, r2
 800154a:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d108      	bne.n	8001564 <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8001552:	4b21      	ldr	r3, [pc, #132]	@ (80015d8 <tud_descriptor_string_cb+0x9c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	b29a      	uxth	r2, r3
 800155a:	4b20      	ldr	r3, [pc, #128]	@ (80015dc <tud_descriptor_string_cb+0xa0>)
 800155c:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 800155e:	2301      	movs	r3, #1
 8001560:	73fb      	strb	r3, [r7, #15]
 8001562:	e027      	b.n	80015b4 <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	2b03      	cmp	r3, #3
 8001568:	d901      	bls.n	800156e <tud_descriptor_string_cb+0x32>
 800156a:	2300      	movs	r3, #0
 800156c:	e02f      	b.n	80015ce <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	4a19      	ldr	r2, [pc, #100]	@ (80015d8 <tud_descriptor_string_cb+0x9c>)
 8001572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001576:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f7fe fe31 	bl	80001e0 <strlen>
 800157e:	4603      	mov	r3, r0
 8001580:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	2b1f      	cmp	r3, #31
 8001586:	d901      	bls.n	800158c <tud_descriptor_string_cb+0x50>
 8001588:	231f      	movs	r3, #31
 800158a:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 800158c:	2300      	movs	r3, #0
 800158e:	73bb      	strb	r3, [r7, #14]
 8001590:	e00c      	b.n	80015ac <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 8001592:	7bbb      	ldrb	r3, [r7, #14]
 8001594:	68ba      	ldr	r2, [r7, #8]
 8001596:	4413      	add	r3, r2
 8001598:	781a      	ldrb	r2, [r3, #0]
 800159a:	7bbb      	ldrb	r3, [r7, #14]
 800159c:	3301      	adds	r3, #1
 800159e:	4611      	mov	r1, r2
 80015a0:	4a0e      	ldr	r2, [pc, #56]	@ (80015dc <tud_descriptor_string_cb+0xa0>)
 80015a2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80015a6:	7bbb      	ldrb	r3, [r7, #14]
 80015a8:	3301      	adds	r3, #1
 80015aa:	73bb      	strb	r3, [r7, #14]
 80015ac:	7bba      	ldrb	r2, [r7, #14]
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d3ee      	bcc.n	8001592 <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	3301      	adds	r3, #1
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	b29b      	uxth	r3, r3
 80015be:	b21b      	sxth	r3, r3
 80015c0:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <tud_descriptor_string_cb+0xa0>)
 80015ca:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 80015cc:	4b03      	ldr	r3, [pc, #12]	@ (80015dc <tud_descriptor_string_cb+0xa0>)
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	2000000c 	.word	0x2000000c
 80015dc:	200106f0 	.word	0x200106f0

080015e0 <tud_vendor_rx_cb>:

static uint8_t msg_dma[512];

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b09c      	sub	sp, #112	@ 0x70
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
 80015ec:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 80015ee:	2000      	movs	r0, #0
 80015f0:	f006 fd48 	bl	8008084 <tud_vendor_n_available>
 80015f4:	4603      	mov	r3, r0
	(void) itf;    // 사용 안 함
	(void) buffer; // [중요] 매개변수 무시! (믿지 않음)
	(void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

	// 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
	uint32_t available = tud_vendor_available();
 80015f6:	66fb      	str	r3, [r7, #108]	@ 0x6c

	// 2. 데이터가 진짜 있다면?
	if (available == 0) return; // check 1: is available?
 80015f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f000 80b1 	beq.w	8001762 <tud_vendor_rx_cb+0x182>
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001606:	2340      	movs	r3, #64	@ 0x40
 8001608:	65bb      	str	r3, [r7, #88]	@ 0x58
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 800160a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800160c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800160e:	2000      	movs	r0, #0
 8001610:	f006 fd82 	bl	8008118 <tud_vendor_n_read>
 8001614:	4603      	mov	r3, r0

	uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

	// 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
	// 읽어온 바이트 수를 리턴받음
	uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 8001616:	66bb      	str	r3, [r7, #104]	@ 0x68

	// 읽어온 만큼만 처리
	if (count == 0) return; // check 2: data exist?
 8001618:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800161a:	2b00      	cmp	r3, #0
 800161c:	f000 80a3 	beq.w	8001766 <tud_vendor_rx_cb+0x186>

	// [디버깅] LED 토글 (데이터 진짜 읽음!)
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // LED BLINK
 8001620:	2120      	movs	r1, #32
 8001622:	4854      	ldr	r0, [pc, #336]	@ (8001774 <tud_vendor_rx_cb+0x194>)
 8001624:	f001 f82d 	bl	8002682 <HAL_GPIO_TogglePin>

	if (g_accum_cnt + count > sizeof(datapacket_t)){
 8001628:	4b53      	ldr	r3, [pc, #332]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800162e:	4413      	add	r3, r2
 8001630:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001634:	d902      	bls.n	800163c <tud_vendor_rx_cb+0x5c>
		g_accum_cnt = 0; // 에러! 너무 많이 왔으면 초기화
 8001636:	4b50      	ldr	r3, [pc, #320]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
	}

	memcpy(&g_accum_buf[g_accum_cnt], my_buffer, count);  // Attach
 800163c:	4b4e      	ldr	r3, [pc, #312]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a4e      	ldr	r2, [pc, #312]	@ (800177c <tud_vendor_rx_cb+0x19c>)
 8001642:	4413      	add	r3, r2
 8001644:	f107 0110 	add.w	r1, r7, #16
 8001648:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800164a:	4618      	mov	r0, r3
 800164c:	f00c ffc6 	bl	800e5dc <memcpy>
	g_accum_cnt += count;
 8001650:	4b49      	ldr	r3, [pc, #292]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001656:	4413      	add	r3, r2
 8001658:	4a47      	ldr	r2, [pc, #284]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 800165a:	6013      	str	r3, [r2, #0]

	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 800165c:	4b46      	ldr	r3, [pc, #280]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2bff      	cmp	r3, #255	@ 0xff
 8001662:	f240 8082 	bls.w	800176a <tud_vendor_rx_cb+0x18a>

	// 구조체 포인터 연결
	datapacket_t *pkt = (datapacket_t*)g_accum_buf;
 8001666:	4b45      	ldr	r3, [pc, #276]	@ (800177c <tud_vendor_rx_cb+0x19c>)
 8001668:	667b      	str	r3, [r7, #100]	@ 0x64

	//////////////////////////
	// UART 디버깅 메시지 출력
	//////////////////////////
	int len = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	663b      	str	r3, [r7, #96]	@ 0x60

	// [방법 1] 내용을 한 방에 모아서 한 번만 보내기 (가장 추천)
	// 이렇게 하면 끊김 없이 깔끔하게 나옵니다.
	len += sprintf((char*)msg_dma + len, "\r\n--- Packet Received ---\r\n");
 800166e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001670:	4a43      	ldr	r2, [pc, #268]	@ (8001780 <tud_vendor_rx_cb+0x1a0>)
 8001672:	4413      	add	r3, r2
 8001674:	4943      	ldr	r1, [pc, #268]	@ (8001784 <tud_vendor_rx_cb+0x1a4>)
 8001676:	4618      	mov	r0, r3
 8001678:	f00c ff1a 	bl	800e4b0 <siprintf>
 800167c:	4602      	mov	r2, r0
 800167e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001680:	4413      	add	r3, r2
 8001682:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8001684:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001686:	4a3e      	ldr	r2, [pc, #248]	@ (8001780 <tud_vendor_rx_cb+0x1a0>)
 8001688:	1898      	adds	r0, r3, r2
 800168a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	493d      	ldr	r1, [pc, #244]	@ (8001788 <tud_vendor_rx_cb+0x1a8>)
 8001692:	f00c ff0d 	bl	800e4b0 <siprintf>
 8001696:	4602      	mov	r2, r0
 8001698:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800169a:	4413      	add	r3, r2
 800169c:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Info : 0x%02X\r\n", pkt->info);
 800169e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016a0:	4a37      	ldr	r2, [pc, #220]	@ (8001780 <tud_vendor_rx_cb+0x1a0>)
 80016a2:	1898      	adds	r0, r3, r2
 80016a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016a6:	791b      	ldrb	r3, [r3, #4]
 80016a8:	461a      	mov	r2, r3
 80016aa:	4938      	ldr	r1, [pc, #224]	@ (800178c <tud_vendor_rx_cb+0x1ac>)
 80016ac:	f00c ff00 	bl	800e4b0 <siprintf>
 80016b0:	4602      	mov	r2, r0
 80016b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016b4:	4413      	add	r3, r2
 80016b6:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Cmd  : %s\r\n", pkt->command);
 80016b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016ba:	4a31      	ldr	r2, [pc, #196]	@ (8001780 <tud_vendor_rx_cb+0x1a0>)
 80016bc:	1898      	adds	r0, r3, r2
 80016be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016c0:	3307      	adds	r3, #7
 80016c2:	461a      	mov	r2, r3
 80016c4:	4932      	ldr	r1, [pc, #200]	@ (8001790 <tud_vendor_rx_cb+0x1b0>)
 80016c6:	f00c fef3 	bl	800e4b0 <siprintf>
 80016ca:	4602      	mov	r2, r0
 80016cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016ce:	4413      	add	r3, r2
 80016d0:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "-----------------------\r\n");
 80016d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001780 <tud_vendor_rx_cb+0x1a0>)
 80016d6:	4413      	add	r3, r2
 80016d8:	492e      	ldr	r1, [pc, #184]	@ (8001794 <tud_vendor_rx_cb+0x1b4>)
 80016da:	4618      	mov	r0, r3
 80016dc:	f00c fee8 	bl	800e4b0 <siprintf>
 80016e0:	4602      	mov	r2, r0
 80016e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016e4:	4413      	add	r3, r2
 80016e6:	663b      	str	r3, [r7, #96]	@ 0x60

	// DMA 대신 일반 Transmit 사용 (Timeout: 100ms)
	// 이 함수는 다 보낼 때까지 여기서 기다립니다.
	HAL_UART_Transmit_DMA(&huart2, msg_dma, len);
 80016e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	461a      	mov	r2, r3
 80016ee:	4924      	ldr	r1, [pc, #144]	@ (8001780 <tud_vendor_rx_cb+0x1a0>)
 80016f0:	4829      	ldr	r0, [pc, #164]	@ (8001798 <tud_vendor_rx_cb+0x1b8>)
 80016f2:	f002 fb57 	bl	8003da4 <HAL_UART_Transmit_DMA>

	strcpy(pkt->command, "ECHO: Message Received");
 80016f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016f8:	3307      	adds	r3, #7
 80016fa:	4a28      	ldr	r2, [pc, #160]	@ (800179c <tud_vendor_rx_cb+0x1bc>)
 80016fc:	461c      	mov	r4, r3
 80016fe:	4615      	mov	r5, r2
 8001700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001702:	6020      	str	r0, [r4, #0]
 8001704:	6061      	str	r1, [r4, #4]
 8001706:	60a2      	str	r2, [r4, #8]
 8001708:	60e3      	str	r3, [r4, #12]
 800170a:	6828      	ldr	r0, [r5, #0]
 800170c:	6120      	str	r0, [r4, #16]
 800170e:	88ab      	ldrh	r3, [r5, #4]
 8001710:	79aa      	ldrb	r2, [r5, #6]
 8001712:	82a3      	strh	r3, [r4, #20]
 8001714:	4613      	mov	r3, r2
 8001716:	75a3      	strb	r3, [r4, #22]

	// 길이 정보 갱신
	pkt->cmd_len = strlen(pkt->command);
 8001718:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800171a:	3307      	adds	r3, #7
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe fd5f 	bl	80001e0 <strlen>
 8001722:	4603      	mov	r3, r0
 8001724:	b29a      	uxth	r2, r3
 8001726:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001728:	f8a3 2005 	strh.w	r2, [r3, #5]
	pkt->info = 0x10|TYPE|IS_END; // TYPE이 애매함
 800172c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800172e:	221c      	movs	r2, #28
 8001730:	711a      	strb	r2, [r3, #4]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 8001732:	2000      	movs	r0, #0
 8001734:	f006 fd5a 	bl	80081ec <tud_vendor_n_write_available>
 8001738:	4603      	mov	r3, r0

	// (3) PC로 다시 보내기 (Echo)
	// 쓰기 버퍼 공간이 충분한지 확인
	if (tud_vendor_write_available() > sizeof(datapacket_t))
 800173a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800173e:	d90c      	bls.n	800175a <tud_vendor_rx_cb+0x17a>
 8001740:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <tud_vendor_rx_cb+0x19c>)
 8001742:	657b      	str	r3, [r7, #84]	@ 0x54
 8001744:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001748:	653b      	str	r3, [r7, #80]	@ 0x50
  return tud_vendor_n_write(0, buffer, bufsize);
 800174a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800174c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800174e:	2000      	movs	r0, #0
 8001750:	f006 fd06 	bl	8008160 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8001754:	2000      	movs	r0, #0
 8001756:	f006 fd27 	bl	80081a8 <tud_vendor_n_write_flush>
		tud_vendor_write(g_accum_buf, sizeof(datapacket_t));
		tud_vendor_write_flush(); // 즉시 전송
	}

	// (4) 다음 패킷을 위해 카운터 초기화 [필수!]
	g_accum_cnt = 0;
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <tud_vendor_rx_cb+0x198>)
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	e004      	b.n	800176c <tud_vendor_rx_cb+0x18c>
	if (available == 0) return; // check 1: is available?
 8001762:	bf00      	nop
 8001764:	e002      	b.n	800176c <tud_vendor_rx_cb+0x18c>
	if (count == 0) return; // check 2: data exist?
 8001766:	bf00      	nop
 8001768:	e000      	b.n	800176c <tud_vendor_rx_cb+0x18c>
	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 800176a:	bf00      	nop
}
 800176c:	3770      	adds	r7, #112	@ 0x70
 800176e:	46bd      	mov	sp, r7
 8001770:	bdb0      	pop	{r4, r5, r7, pc}
 8001772:	bf00      	nop
 8001774:	40020000 	.word	0x40020000
 8001778:	20010930 	.word	0x20010930
 800177c:	20010730 	.word	0x20010730
 8001780:	20010934 	.word	0x20010934
 8001784:	0800ef64 	.word	0x0800ef64
 8001788:	0800ef80 	.word	0x0800ef80
 800178c:	0800ef98 	.word	0x0800ef98
 8001790:	0800efb0 	.word	0x0800efb0
 8001794:	0800efc4 	.word	0x0800efc4
 8001798:	20000100 	.word	0x20000100
 800179c:	0800efe0 	.word	0x0800efe0

080017a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017a4:	f7ff fe62 	bl	800146c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017a8:	480c      	ldr	r0, [pc, #48]	@ (80017dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017aa:	490d      	ldr	r1, [pc, #52]	@ (80017e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017ac:	4a0d      	ldr	r2, [pc, #52]	@ (80017e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b0:	e002      	b.n	80017b8 <LoopCopyDataInit>

080017b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b6:	3304      	adds	r3, #4

080017b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017bc:	d3f9      	bcc.n	80017b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017c0:	4c0a      	ldr	r4, [pc, #40]	@ (80017ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c4:	e001      	b.n	80017ca <LoopFillZerobss>

080017c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c8:	3204      	adds	r2, #4

080017ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017cc:	d3fb      	bcc.n	80017c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ce:	f00c fedf 	bl	800e590 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017d2:	f7ff f84b 	bl	800086c <main>
  bx  lr    
 80017d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e0:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80017e4:	0800f264 	.word	0x0800f264
  ldr r2, =_sbss
 80017e8:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80017ec:	200115c0 	.word	0x200115c0

080017f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017f0:	e7fe      	b.n	80017f0 <ADC_IRQHandler>
	...

080017f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <HAL_Init+0x40>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001834 <HAL_Init+0x40>)
 80017fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001802:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001804:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <HAL_Init+0x40>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a0a      	ldr	r2, [pc, #40]	@ (8001834 <HAL_Init+0x40>)
 800180a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800180e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001810:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <HAL_Init+0x40>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a07      	ldr	r2, [pc, #28]	@ (8001834 <HAL_Init+0x40>)
 8001816:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800181a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800181c:	2003      	movs	r0, #3
 800181e:	f000 f94f 	bl	8001ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001822:	2000      	movs	r0, #0
 8001824:	f000 f808 	bl	8001838 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001828:	f7ff fc28 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023c00 	.word	0x40023c00

08001838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <HAL_InitTick+0x54>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <HAL_InitTick+0x58>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800184e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001852:	fbb2 f3f3 	udiv	r3, r2, r3
 8001856:	4618      	mov	r0, r3
 8001858:	f000 f967 	bl	8001b2a <HAL_SYSTICK_Config>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e00e      	b.n	8001884 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2b0f      	cmp	r3, #15
 800186a:	d80a      	bhi.n	8001882 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800186c:	2200      	movs	r2, #0
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	f04f 30ff 	mov.w	r0, #4294967295
 8001874:	f000 f92f 	bl	8001ad6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001878:	4a06      	ldr	r2, [pc, #24]	@ (8001894 <HAL_InitTick+0x5c>)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800187e:	2300      	movs	r3, #0
 8001880:	e000      	b.n	8001884 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
}
 8001884:	4618      	mov	r0, r3
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000008 	.word	0x20000008
 8001890:	20000020 	.word	0x20000020
 8001894:	2000001c 	.word	0x2000001c

08001898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <HAL_IncTick+0x20>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_IncTick+0x24>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	4a04      	ldr	r2, [pc, #16]	@ (80018bc <HAL_IncTick+0x24>)
 80018aa:	6013      	str	r3, [r2, #0]
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20000020 	.word	0x20000020
 80018bc:	20010b34 	.word	0x20010b34

080018c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return uwTick;
 80018c4:	4b03      	ldr	r3, [pc, #12]	@ (80018d4 <HAL_GetTick+0x14>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20010b34 	.word	0x20010b34

080018d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e0:	f7ff ffee 	bl	80018c0 <HAL_GetTick>
 80018e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f0:	d005      	beq.n	80018fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018f2:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <HAL_Delay+0x44>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	461a      	mov	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4413      	add	r3, r2
 80018fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018fe:	bf00      	nop
 8001900:	f7ff ffde 	bl	80018c0 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	429a      	cmp	r2, r3
 800190e:	d8f7      	bhi.n	8001900 <HAL_Delay+0x28>
  {
  }
}
 8001910:	bf00      	nop
 8001912:	bf00      	nop
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000020 	.word	0x20000020

08001920 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001930:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <__NVIC_SetPriorityGrouping+0x44>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800193c:	4013      	ands	r3, r2
 800193e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001948:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800194c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001950:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001952:	4a04      	ldr	r2, [pc, #16]	@ (8001964 <__NVIC_SetPriorityGrouping+0x44>)
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	60d3      	str	r3, [r2, #12]
}
 8001958:	bf00      	nop
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800196c:	4b04      	ldr	r3, [pc, #16]	@ (8001980 <__NVIC_GetPriorityGrouping+0x18>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	0a1b      	lsrs	r3, r3, #8
 8001972:	f003 0307 	and.w	r3, r3, #7
}
 8001976:	4618      	mov	r0, r3
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	2b00      	cmp	r3, #0
 8001994:	db0b      	blt.n	80019ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	f003 021f 	and.w	r2, r3, #31
 800199c:	4907      	ldr	r1, [pc, #28]	@ (80019bc <__NVIC_EnableIRQ+0x38>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	095b      	lsrs	r3, r3, #5
 80019a4:	2001      	movs	r0, #1
 80019a6:	fa00 f202 	lsl.w	r2, r0, r2
 80019aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000e100 	.word	0xe000e100

080019c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	6039      	str	r1, [r7, #0]
 80019ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	db0a      	blt.n	80019ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	490c      	ldr	r1, [pc, #48]	@ (8001a0c <__NVIC_SetPriority+0x4c>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	440b      	add	r3, r1
 80019e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e8:	e00a      	b.n	8001a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4908      	ldr	r1, [pc, #32]	@ (8001a10 <__NVIC_SetPriority+0x50>)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	3b04      	subs	r3, #4
 80019f8:	0112      	lsls	r2, r2, #4
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	440b      	add	r3, r1
 80019fe:	761a      	strb	r2, [r3, #24]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000e100 	.word	0xe000e100
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	@ 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f1c3 0307 	rsb	r3, r3, #7
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	bf28      	it	cs
 8001a32:	2304      	movcs	r3, #4
 8001a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d902      	bls.n	8001a44 <NVIC_EncodePriority+0x30>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3b03      	subs	r3, #3
 8001a42:	e000      	b.n	8001a46 <NVIC_EncodePriority+0x32>
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43da      	mvns	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	401a      	ands	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	43d9      	mvns	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	4313      	orrs	r3, r2
         );
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	@ 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
	...

08001a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a8c:	d301      	bcc.n	8001a92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00f      	b.n	8001ab2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a92:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <SysTick_Config+0x40>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a9a:	210f      	movs	r1, #15
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa0:	f7ff ff8e 	bl	80019c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa4:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <SysTick_Config+0x40>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aaa:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <SysTick_Config+0x40>)
 8001aac:	2207      	movs	r2, #7
 8001aae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	e000e010 	.word	0xe000e010

08001ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff ff29 	bl	8001920 <__NVIC_SetPriorityGrouping>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae8:	f7ff ff3e 	bl	8001968 <__NVIC_GetPriorityGrouping>
 8001aec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	68b9      	ldr	r1, [r7, #8]
 8001af2:	6978      	ldr	r0, [r7, #20]
 8001af4:	f7ff ff8e 	bl	8001a14 <NVIC_EncodePriority>
 8001af8:	4602      	mov	r2, r0
 8001afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afe:	4611      	mov	r1, r2
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff ff5d 	bl	80019c0 <__NVIC_SetPriority>
}
 8001b06:	bf00      	nop
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff31 	bl	8001984 <__NVIC_EnableIRQ>
}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffa2 	bl	8001a7c <SysTick_Config>
 8001b38:	4603      	mov	r3, r0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b50:	f7ff feb6 	bl	80018c0 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e099      	b.n	8001c94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2202      	movs	r2, #2
 8001b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0201 	bic.w	r2, r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b80:	e00f      	b.n	8001ba2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b82:	f7ff fe9d 	bl	80018c0 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b05      	cmp	r3, #5
 8001b8e:	d908      	bls.n	8001ba2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2220      	movs	r2, #32
 8001b94:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2203      	movs	r2, #3
 8001b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e078      	b.n	8001c94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1e8      	bne.n	8001b82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	4b38      	ldr	r3, [pc, #224]	@ (8001c9c <HAL_DMA_Init+0x158>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf8:	2b04      	cmp	r3, #4
 8001bfa:	d107      	bne.n	8001c0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c04:	4313      	orrs	r3, r2
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	f023 0307 	bic.w	r3, r3, #7
 8001c22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d117      	bne.n	8001c66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00e      	beq.n	8001c66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 fb01 	bl	8002250 <DMA_CheckFifoParam>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2240      	movs	r2, #64	@ 0x40
 8001c58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001c62:	2301      	movs	r3, #1
 8001c64:	e016      	b.n	8001c94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 fab8 	bl	80021e4 <DMA_CalcBaseAndBitshift>
 8001c74:	4603      	mov	r3, r0
 8001c76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c7c:	223f      	movs	r2, #63	@ 0x3f
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	f010803f 	.word	0xf010803f

08001ca0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d101      	bne.n	8001cc6 <HAL_DMA_Start_IT+0x26>
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e040      	b.n	8001d48 <HAL_DMA_Start_IT+0xa8>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d12f      	bne.n	8001d3a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2202      	movs	r2, #2
 8001cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	68b9      	ldr	r1, [r7, #8]
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f000 fa4a 	bl	8002188 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf8:	223f      	movs	r2, #63	@ 0x3f
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 0216 	orr.w	r2, r2, #22
 8001d0e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d007      	beq.n	8001d28 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f042 0208 	orr.w	r2, r2, #8
 8001d26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 0201 	orr.w	r2, r2, #1
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	e005      	b.n	8001d46 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d42:	2302      	movs	r3, #2
 8001d44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d5e:	f7ff fdaf 	bl	80018c0 <HAL_GetTick>
 8001d62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d008      	beq.n	8001d82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2280      	movs	r2, #128	@ 0x80
 8001d74:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e052      	b.n	8001e28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0216 	bic.w	r2, r2, #22
 8001d90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	695a      	ldr	r2, [r3, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001da0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d103      	bne.n	8001db2 <HAL_DMA_Abort+0x62>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d007      	beq.n	8001dc2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f022 0208 	bic.w	r2, r2, #8
 8001dc0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0201 	bic.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dd2:	e013      	b.n	8001dfc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dd4:	f7ff fd74 	bl	80018c0 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b05      	cmp	r3, #5
 8001de0:	d90c      	bls.n	8001dfc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2220      	movs	r2, #32
 8001de6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2203      	movs	r2, #3
 8001dec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e015      	b.n	8001e28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1e4      	bne.n	8001dd4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0e:	223f      	movs	r2, #63	@ 0x3f
 8001e10:	409a      	lsls	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d004      	beq.n	8001e4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2280      	movs	r2, #128	@ 0x80
 8001e48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e00c      	b.n	8001e68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2205      	movs	r2, #5
 8001e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e80:	4b8e      	ldr	r3, [pc, #568]	@ (80020bc <HAL_DMA_IRQHandler+0x248>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a8e      	ldr	r2, [pc, #568]	@ (80020c0 <HAL_DMA_IRQHandler+0x24c>)
 8001e86:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8a:	0a9b      	lsrs	r3, r3, #10
 8001e8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9e:	2208      	movs	r2, #8
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d01a      	beq.n	8001ee0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d013      	beq.n	8001ee0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0204 	bic.w	r2, r2, #4
 8001ec6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ecc:	2208      	movs	r2, #8
 8001ece:	409a      	lsls	r2, r3
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed8:	f043 0201 	orr.w	r2, r3, #1
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4013      	ands	r3, r2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d012      	beq.n	8001f16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00b      	beq.n	8001f16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f02:	2201      	movs	r2, #1
 8001f04:	409a      	lsls	r2, r3
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0e:	f043 0202 	orr.w	r2, r3, #2
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4013      	ands	r3, r2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d012      	beq.n	8001f4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00b      	beq.n	8001f4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f38:	2204      	movs	r2, #4
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f44:	f043 0204 	orr.w	r2, r3, #4
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f50:	2210      	movs	r2, #16
 8001f52:	409a      	lsls	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4013      	ands	r3, r2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d043      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d03c      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f6e:	2210      	movs	r2, #16
 8001f70:	409a      	lsls	r2, r3
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d018      	beq.n	8001fb6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d108      	bne.n	8001fa4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d024      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	4798      	blx	r3
 8001fa2:	e01f      	b.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01b      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	4798      	blx	r3
 8001fb4:	e016      	b.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d107      	bne.n	8001fd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0208 	bic.w	r2, r2, #8
 8001fd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe8:	2220      	movs	r2, #32
 8001fea:	409a      	lsls	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 808f 	beq.w	8002114 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 8087 	beq.w	8002114 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200a:	2220      	movs	r2, #32
 800200c:	409a      	lsls	r2, r3
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b05      	cmp	r3, #5
 800201c:	d136      	bne.n	800208c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 0216 	bic.w	r2, r2, #22
 800202c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	695a      	ldr	r2, [r3, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800203c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d103      	bne.n	800204e <HAL_DMA_IRQHandler+0x1da>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0208 	bic.w	r2, r2, #8
 800205c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002062:	223f      	movs	r2, #63	@ 0x3f
 8002064:	409a      	lsls	r2, r3
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800207e:	2b00      	cmp	r3, #0
 8002080:	d07e      	beq.n	8002180 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	4798      	blx	r3
        }
        return;
 800208a:	e079      	b.n	8002180 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d01d      	beq.n	80020d6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10d      	bne.n	80020c4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d031      	beq.n	8002114 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	4798      	blx	r3
 80020b8:	e02c      	b.n	8002114 <HAL_DMA_IRQHandler+0x2a0>
 80020ba:	bf00      	nop
 80020bc:	20000008 	.word	0x20000008
 80020c0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d023      	beq.n	8002114 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	4798      	blx	r3
 80020d4:	e01e      	b.n	8002114 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d10f      	bne.n	8002104 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0210 	bic.w	r2, r2, #16
 80020f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002108:	2b00      	cmp	r3, #0
 800210a:	d003      	beq.n	8002114 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002118:	2b00      	cmp	r3, #0
 800211a:	d032      	beq.n	8002182 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b00      	cmp	r3, #0
 8002126:	d022      	beq.n	800216e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2205      	movs	r2, #5
 800212c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	3301      	adds	r3, #1
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	429a      	cmp	r2, r3
 800214a:	d307      	bcc.n	800215c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f2      	bne.n	8002140 <HAL_DMA_IRQHandler+0x2cc>
 800215a:	e000      	b.n	800215e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800215c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	2b00      	cmp	r3, #0
 8002174:	d005      	beq.n	8002182 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	4798      	blx	r3
 800217e:	e000      	b.n	8002182 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002180:	bf00      	nop
    }
  }
}
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
 8002194:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	2b40      	cmp	r3, #64	@ 0x40
 80021b4:	d108      	bne.n	80021c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021c6:	e007      	b.n	80021d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	60da      	str	r2, [r3, #12]
}
 80021d8:	bf00      	nop
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	3b10      	subs	r3, #16
 80021f4:	4a14      	ldr	r2, [pc, #80]	@ (8002248 <DMA_CalcBaseAndBitshift+0x64>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021fe:	4a13      	ldr	r2, [pc, #76]	@ (800224c <DMA_CalcBaseAndBitshift+0x68>)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4413      	add	r3, r2
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b03      	cmp	r3, #3
 8002210:	d909      	bls.n	8002226 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800221a:	f023 0303 	bic.w	r3, r3, #3
 800221e:	1d1a      	adds	r2, r3, #4
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	659a      	str	r2, [r3, #88]	@ 0x58
 8002224:	e007      	b.n	8002236 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800222e:	f023 0303 	bic.w	r3, r3, #3
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	aaaaaaab 	.word	0xaaaaaaab
 800224c:	0800f168 	.word	0x0800f168

08002250 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002258:	2300      	movs	r3, #0
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002260:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d11f      	bne.n	80022aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b03      	cmp	r3, #3
 800226e:	d856      	bhi.n	800231e <DMA_CheckFifoParam+0xce>
 8002270:	a201      	add	r2, pc, #4	@ (adr r2, 8002278 <DMA_CheckFifoParam+0x28>)
 8002272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002276:	bf00      	nop
 8002278:	08002289 	.word	0x08002289
 800227c:	0800229b 	.word	0x0800229b
 8002280:	08002289 	.word	0x08002289
 8002284:	0800231f 	.word	0x0800231f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d046      	beq.n	8002322 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002298:	e043      	b.n	8002322 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80022a2:	d140      	bne.n	8002326 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022a8:	e03d      	b.n	8002326 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022b2:	d121      	bne.n	80022f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d837      	bhi.n	800232a <DMA_CheckFifoParam+0xda>
 80022ba:	a201      	add	r2, pc, #4	@ (adr r2, 80022c0 <DMA_CheckFifoParam+0x70>)
 80022bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c0:	080022d1 	.word	0x080022d1
 80022c4:	080022d7 	.word	0x080022d7
 80022c8:	080022d1 	.word	0x080022d1
 80022cc:	080022e9 	.word	0x080022e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
      break;
 80022d4:	e030      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d025      	beq.n	800232e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022e6:	e022      	b.n	800232e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80022f0:	d11f      	bne.n	8002332 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022f6:	e01c      	b.n	8002332 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d903      	bls.n	8002306 <DMA_CheckFifoParam+0xb6>
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	2b03      	cmp	r3, #3
 8002302:	d003      	beq.n	800230c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002304:	e018      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	73fb      	strb	r3, [r7, #15]
      break;
 800230a:	e015      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002310:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00e      	beq.n	8002336 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	73fb      	strb	r3, [r7, #15]
      break;
 800231c:	e00b      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;
 800231e:	bf00      	nop
 8002320:	e00a      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      break;
 8002322:	bf00      	nop
 8002324:	e008      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      break;
 8002326:	bf00      	nop
 8002328:	e006      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      break;
 800232a:	bf00      	nop
 800232c:	e004      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      break;
 800232e:	bf00      	nop
 8002330:	e002      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      break;   
 8002332:	bf00      	nop
 8002334:	e000      	b.n	8002338 <DMA_CheckFifoParam+0xe8>
      break;
 8002336:	bf00      	nop
    }
  } 
  
  return status; 
 8002338:	7bfb      	ldrb	r3, [r7, #15]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop

08002348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	@ 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002356:	2300      	movs	r3, #0
 8002358:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800235a:	2300      	movs	r3, #0
 800235c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
 8002362:	e159      	b.n	8002618 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002364:	2201      	movs	r2, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	4013      	ands	r3, r2
 8002376:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	429a      	cmp	r2, r3
 800237e:	f040 8148 	bne.w	8002612 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	2b01      	cmp	r3, #1
 800238c:	d005      	beq.n	800239a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002396:	2b02      	cmp	r3, #2
 8002398:	d130      	bne.n	80023fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	2203      	movs	r2, #3
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43db      	mvns	r3, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68da      	ldr	r2, [r3, #12]
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023d0:	2201      	movs	r2, #1
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	43db      	mvns	r3, r3
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	4013      	ands	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 0201 	and.w	r2, r3, #1
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	2b03      	cmp	r3, #3
 8002406:	d017      	beq.n	8002438 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	2203      	movs	r2, #3
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4313      	orrs	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d123      	bne.n	800248c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	08da      	lsrs	r2, r3, #3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3208      	adds	r2, #8
 800244c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	220f      	movs	r2, #15
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	691a      	ldr	r2, [r3, #16]
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	08da      	lsrs	r2, r3, #3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3208      	adds	r2, #8
 8002486:	69b9      	ldr	r1, [r7, #24]
 8002488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	2203      	movs	r2, #3
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0203 	and.w	r2, r3, #3
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f000 80a2 	beq.w	8002612 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	4b57      	ldr	r3, [pc, #348]	@ (8002630 <HAL_GPIO_Init+0x2e8>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d6:	4a56      	ldr	r2, [pc, #344]	@ (8002630 <HAL_GPIO_Init+0x2e8>)
 80024d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024de:	4b54      	ldr	r3, [pc, #336]	@ (8002630 <HAL_GPIO_Init+0x2e8>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024ea:	4a52      	ldr	r2, [pc, #328]	@ (8002634 <HAL_GPIO_Init+0x2ec>)
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	089b      	lsrs	r3, r3, #2
 80024f0:	3302      	adds	r3, #2
 80024f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	220f      	movs	r2, #15
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43db      	mvns	r3, r3
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4013      	ands	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a49      	ldr	r2, [pc, #292]	@ (8002638 <HAL_GPIO_Init+0x2f0>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d019      	beq.n	800254a <HAL_GPIO_Init+0x202>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a48      	ldr	r2, [pc, #288]	@ (800263c <HAL_GPIO_Init+0x2f4>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <HAL_GPIO_Init+0x1fe>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a47      	ldr	r2, [pc, #284]	@ (8002640 <HAL_GPIO_Init+0x2f8>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d00d      	beq.n	8002542 <HAL_GPIO_Init+0x1fa>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a46      	ldr	r2, [pc, #280]	@ (8002644 <HAL_GPIO_Init+0x2fc>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d007      	beq.n	800253e <HAL_GPIO_Init+0x1f6>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a45      	ldr	r2, [pc, #276]	@ (8002648 <HAL_GPIO_Init+0x300>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d101      	bne.n	800253a <HAL_GPIO_Init+0x1f2>
 8002536:	2304      	movs	r3, #4
 8002538:	e008      	b.n	800254c <HAL_GPIO_Init+0x204>
 800253a:	2307      	movs	r3, #7
 800253c:	e006      	b.n	800254c <HAL_GPIO_Init+0x204>
 800253e:	2303      	movs	r3, #3
 8002540:	e004      	b.n	800254c <HAL_GPIO_Init+0x204>
 8002542:	2302      	movs	r3, #2
 8002544:	e002      	b.n	800254c <HAL_GPIO_Init+0x204>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_GPIO_Init+0x204>
 800254a:	2300      	movs	r3, #0
 800254c:	69fa      	ldr	r2, [r7, #28]
 800254e:	f002 0203 	and.w	r2, r2, #3
 8002552:	0092      	lsls	r2, r2, #2
 8002554:	4093      	lsls	r3, r2
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4313      	orrs	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800255c:	4935      	ldr	r1, [pc, #212]	@ (8002634 <HAL_GPIO_Init+0x2ec>)
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	3302      	adds	r3, #2
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800256a:	4b38      	ldr	r3, [pc, #224]	@ (800264c <HAL_GPIO_Init+0x304>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	43db      	mvns	r3, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4013      	ands	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	4313      	orrs	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800258e:	4a2f      	ldr	r2, [pc, #188]	@ (800264c <HAL_GPIO_Init+0x304>)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002594:	4b2d      	ldr	r3, [pc, #180]	@ (800264c <HAL_GPIO_Init+0x304>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	43db      	mvns	r3, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4013      	ands	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025b8:	4a24      	ldr	r2, [pc, #144]	@ (800264c <HAL_GPIO_Init+0x304>)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025be:	4b23      	ldr	r3, [pc, #140]	@ (800264c <HAL_GPIO_Init+0x304>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	43db      	mvns	r3, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4013      	ands	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025e2:	4a1a      	ldr	r2, [pc, #104]	@ (800264c <HAL_GPIO_Init+0x304>)
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025e8:	4b18      	ldr	r3, [pc, #96]	@ (800264c <HAL_GPIO_Init+0x304>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	43db      	mvns	r3, r3
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	4013      	ands	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800260c:	4a0f      	ldr	r2, [pc, #60]	@ (800264c <HAL_GPIO_Init+0x304>)
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3301      	adds	r3, #1
 8002616:	61fb      	str	r3, [r7, #28]
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	2b0f      	cmp	r3, #15
 800261c:	f67f aea2 	bls.w	8002364 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002620:	bf00      	nop
 8002622:	bf00      	nop
 8002624:	3724      	adds	r7, #36	@ 0x24
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40023800 	.word	0x40023800
 8002634:	40013800 	.word	0x40013800
 8002638:	40020000 	.word	0x40020000
 800263c:	40020400 	.word	0x40020400
 8002640:	40020800 	.word	0x40020800
 8002644:	40020c00 	.word	0x40020c00
 8002648:	40021000 	.word	0x40021000
 800264c:	40013c00 	.word	0x40013c00

08002650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	807b      	strh	r3, [r7, #2]
 800265c:	4613      	mov	r3, r2
 800265e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002660:	787b      	ldrb	r3, [r7, #1]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002666:	887a      	ldrh	r2, [r7, #2]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800266c:	e003      	b.n	8002676 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800266e:	887b      	ldrh	r3, [r7, #2]
 8002670:	041a      	lsls	r2, r3, #16
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	619a      	str	r2, [r3, #24]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002682:	b480      	push	{r7}
 8002684:	b085      	sub	sp, #20
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	460b      	mov	r3, r1
 800268c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002694:	887a      	ldrh	r2, [r7, #2]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4013      	ands	r3, r2
 800269a:	041a      	lsls	r2, r3, #16
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	43d9      	mvns	r1, r3
 80026a0:	887b      	ldrh	r3, [r7, #2]
 80026a2:	400b      	ands	r3, r1
 80026a4:	431a      	orrs	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	619a      	str	r2, [r3, #24]
}
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026c2:	4b08      	ldr	r3, [pc, #32]	@ (80026e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026c4:	695a      	ldr	r2, [r3, #20]
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	4013      	ands	r3, r2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026ce:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026d0:	88fb      	ldrh	r3, [r7, #6]
 80026d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe f82e 	bl	8000738 <HAL_GPIO_EXTI_Callback>
  }
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40013c00 	.word	0x40013c00

080026e8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e101      	b.n	80028fe <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002706:	b2db      	uxtb	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	d106      	bne.n	800271a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7fe fdb7 	bl	8001288 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2203      	movs	r2, #3
 800271e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002728:	d102      	bne.n	8002730 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f002 fbcf 	bl	8004ed8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7c1a      	ldrb	r2, [r3, #16]
 8002742:	f88d 2000 	strb.w	r2, [sp]
 8002746:	3304      	adds	r3, #4
 8002748:	cb0e      	ldmia	r3, {r1, r2, r3}
 800274a:	f002 fb61 	bl	8004e10 <USB_CoreInit>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d005      	beq.n	8002760 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0ce      	b.n	80028fe <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2100      	movs	r1, #0
 8002766:	4618      	mov	r0, r3
 8002768:	f002 fbc7 	bl	8004efa <USB_SetCurrentMode>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2202      	movs	r2, #2
 8002776:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e0bf      	b.n	80028fe <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
 8002782:	e04a      	b.n	800281a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002784:	7bfa      	ldrb	r2, [r7, #15]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	3315      	adds	r3, #21
 8002794:	2201      	movs	r2, #1
 8002796:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002798:	7bfa      	ldrb	r2, [r7, #15]
 800279a:	6879      	ldr	r1, [r7, #4]
 800279c:	4613      	mov	r3, r2
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	4413      	add	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	440b      	add	r3, r1
 80027a6:	3314      	adds	r3, #20
 80027a8:	7bfa      	ldrb	r2, [r7, #15]
 80027aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80027ac:	7bfa      	ldrb	r2, [r7, #15]
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
 80027b0:	b298      	uxth	r0, r3
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4413      	add	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	332e      	adds	r3, #46	@ 0x2e
 80027c0:	4602      	mov	r2, r0
 80027c2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80027c4:	7bfa      	ldrb	r2, [r7, #15]
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	4613      	mov	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4413      	add	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	3318      	adds	r3, #24
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	331c      	adds	r3, #28
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80027ec:	7bfa      	ldrb	r2, [r7, #15]
 80027ee:	6879      	ldr	r1, [r7, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	4413      	add	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	440b      	add	r3, r1
 80027fa:	3320      	adds	r3, #32
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002800:	7bfa      	ldrb	r2, [r7, #15]
 8002802:	6879      	ldr	r1, [r7, #4]
 8002804:	4613      	mov	r3, r2
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	4413      	add	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	440b      	add	r3, r1
 800280e:	3324      	adds	r3, #36	@ 0x24
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	3301      	adds	r3, #1
 8002818:	73fb      	strb	r3, [r7, #15]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	791b      	ldrb	r3, [r3, #4]
 800281e:	7bfa      	ldrb	r2, [r7, #15]
 8002820:	429a      	cmp	r2, r3
 8002822:	d3af      	bcc.n	8002784 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002824:	2300      	movs	r3, #0
 8002826:	73fb      	strb	r3, [r7, #15]
 8002828:	e044      	b.n	80028b4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800282a:	7bfa      	ldrb	r2, [r7, #15]
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4413      	add	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002840:	7bfa      	ldrb	r2, [r7, #15]
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	4413      	add	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002852:	7bfa      	ldrb	r2, [r7, #15]
 8002854:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002856:	7bfa      	ldrb	r2, [r7, #15]
 8002858:	6879      	ldr	r1, [r7, #4]
 800285a:	4613      	mov	r3, r2
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4413      	add	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	440b      	add	r3, r1
 8002864:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800286c:	7bfa      	ldrb	r2, [r7, #15]
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002882:	7bfa      	ldrb	r2, [r7, #15]
 8002884:	6879      	ldr	r1, [r7, #4]
 8002886:	4613      	mov	r3, r2
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	440b      	add	r3, r1
 8002890:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002898:	7bfa      	ldrb	r2, [r7, #15]
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	4613      	mov	r3, r2
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	4413      	add	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
 80028b0:	3301      	adds	r3, #1
 80028b2:	73fb      	strb	r3, [r7, #15]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	791b      	ldrb	r3, [r3, #4]
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d3b5      	bcc.n	800282a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6818      	ldr	r0, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	7c1a      	ldrb	r2, [r3, #16]
 80028c6:	f88d 2000 	strb.w	r2, [sp]
 80028ca:	3304      	adds	r3, #4
 80028cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028ce:	f002 fb61 	bl	8004f94 <USB_DevInit>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e00c      	b.n	80028fe <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f002 fd29 	bl	800534e <USB_DevDisconnect>

  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e267      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d075      	beq.n	8002a12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002926:	4b88      	ldr	r3, [pc, #544]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	2b04      	cmp	r3, #4
 8002930:	d00c      	beq.n	800294c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002932:	4b85      	ldr	r3, [pc, #532]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800293a:	2b08      	cmp	r3, #8
 800293c:	d112      	bne.n	8002964 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800293e:	4b82      	ldr	r3, [pc, #520]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002946:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800294a:	d10b      	bne.n	8002964 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800294c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d05b      	beq.n	8002a10 <HAL_RCC_OscConfig+0x108>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d157      	bne.n	8002a10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e242      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800296c:	d106      	bne.n	800297c <HAL_RCC_OscConfig+0x74>
 800296e:	4b76      	ldr	r3, [pc, #472]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a75      	ldr	r2, [pc, #468]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002978:	6013      	str	r3, [r2, #0]
 800297a:	e01d      	b.n	80029b8 <HAL_RCC_OscConfig+0xb0>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002984:	d10c      	bne.n	80029a0 <HAL_RCC_OscConfig+0x98>
 8002986:	4b70      	ldr	r3, [pc, #448]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a6f      	ldr	r2, [pc, #444]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 800298c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002990:	6013      	str	r3, [r2, #0]
 8002992:	4b6d      	ldr	r3, [pc, #436]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a6c      	ldr	r2, [pc, #432]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	e00b      	b.n	80029b8 <HAL_RCC_OscConfig+0xb0>
 80029a0:	4b69      	ldr	r3, [pc, #420]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a68      	ldr	r2, [pc, #416]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 80029a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	4b66      	ldr	r3, [pc, #408]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a65      	ldr	r2, [pc, #404]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 80029b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d013      	beq.n	80029e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c0:	f7fe ff7e 	bl	80018c0 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c8:	f7fe ff7a 	bl	80018c0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	@ 0x64
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e207      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029da:	4b5b      	ldr	r3, [pc, #364]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCC_OscConfig+0xc0>
 80029e6:	e014      	b.n	8002a12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e8:	f7fe ff6a 	bl	80018c0 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f0:	f7fe ff66 	bl	80018c0 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b64      	cmp	r3, #100	@ 0x64
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e1f3      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a02:	4b51      	ldr	r3, [pc, #324]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0xe8>
 8002a0e:	e000      	b.n	8002a12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d063      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a2a:	4b47      	ldr	r3, [pc, #284]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a32:	2b08      	cmp	r3, #8
 8002a34:	d11c      	bne.n	8002a70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a36:	4b44      	ldr	r3, [pc, #272]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d116      	bne.n	8002a70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a42:	4b41      	ldr	r3, [pc, #260]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d005      	beq.n	8002a5a <HAL_RCC_OscConfig+0x152>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d001      	beq.n	8002a5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e1c7      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	4937      	ldr	r1, [pc, #220]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a6e:	e03a      	b.n	8002ae6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d020      	beq.n	8002aba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a78:	4b34      	ldr	r3, [pc, #208]	@ (8002b4c <HAL_RCC_OscConfig+0x244>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7e:	f7fe ff1f 	bl	80018c0 <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a86:	f7fe ff1b 	bl	80018c0 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e1a8      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a98:	4b2b      	ldr	r3, [pc, #172]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0f0      	beq.n	8002a86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa4:	4b28      	ldr	r3, [pc, #160]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	4925      	ldr	r1, [pc, #148]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	600b      	str	r3, [r1, #0]
 8002ab8:	e015      	b.n	8002ae6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aba:	4b24      	ldr	r3, [pc, #144]	@ (8002b4c <HAL_RCC_OscConfig+0x244>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac0:	f7fe fefe 	bl	80018c0 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac8:	f7fe fefa 	bl	80018c0 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e187      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ada:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0308 	and.w	r3, r3, #8
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d036      	beq.n	8002b60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d016      	beq.n	8002b28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002afa:	4b15      	ldr	r3, [pc, #84]	@ (8002b50 <HAL_RCC_OscConfig+0x248>)
 8002afc:	2201      	movs	r2, #1
 8002afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7fe fede 	bl	80018c0 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b08:	f7fe feda 	bl	80018c0 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e167      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0f0      	beq.n	8002b08 <HAL_RCC_OscConfig+0x200>
 8002b26:	e01b      	b.n	8002b60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b28:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_OscConfig+0x248>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2e:	f7fe fec7 	bl	80018c0 <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b34:	e00e      	b.n	8002b54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b36:	f7fe fec3 	bl	80018c0 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d907      	bls.n	8002b54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e150      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	42470000 	.word	0x42470000
 8002b50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b54:	4b88      	ldr	r3, [pc, #544]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1ea      	bne.n	8002b36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 8097 	beq.w	8002c9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b72:	4b81      	ldr	r3, [pc, #516]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10f      	bne.n	8002b9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	4b7d      	ldr	r3, [pc, #500]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	4a7c      	ldr	r2, [pc, #496]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b8e:	4b7a      	ldr	r3, [pc, #488]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9e:	4b77      	ldr	r3, [pc, #476]	@ (8002d7c <HAL_RCC_OscConfig+0x474>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d118      	bne.n	8002bdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002baa:	4b74      	ldr	r3, [pc, #464]	@ (8002d7c <HAL_RCC_OscConfig+0x474>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a73      	ldr	r2, [pc, #460]	@ (8002d7c <HAL_RCC_OscConfig+0x474>)
 8002bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb6:	f7fe fe83 	bl	80018c0 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bbe:	f7fe fe7f 	bl	80018c0 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e10c      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd0:	4b6a      	ldr	r3, [pc, #424]	@ (8002d7c <HAL_RCC_OscConfig+0x474>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d106      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x2ea>
 8002be4:	4b64      	ldr	r3, [pc, #400]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be8:	4a63      	ldr	r2, [pc, #396]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bf0:	e01c      	b.n	8002c2c <HAL_RCC_OscConfig+0x324>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2b05      	cmp	r3, #5
 8002bf8:	d10c      	bne.n	8002c14 <HAL_RCC_OscConfig+0x30c>
 8002bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bfe:	4a5e      	ldr	r2, [pc, #376]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c00:	f043 0304 	orr.w	r3, r3, #4
 8002c04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c06:	4b5c      	ldr	r3, [pc, #368]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c12:	e00b      	b.n	8002c2c <HAL_RCC_OscConfig+0x324>
 8002c14:	4b58      	ldr	r3, [pc, #352]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c18:	4a57      	ldr	r2, [pc, #348]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c1a:	f023 0301 	bic.w	r3, r3, #1
 8002c1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c20:	4b55      	ldr	r3, [pc, #340]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c24:	4a54      	ldr	r2, [pc, #336]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c26:	f023 0304 	bic.w	r3, r3, #4
 8002c2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d015      	beq.n	8002c60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c34:	f7fe fe44 	bl	80018c0 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c3a:	e00a      	b.n	8002c52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3c:	f7fe fe40 	bl	80018c0 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e0cb      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c52:	4b49      	ldr	r3, [pc, #292]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0ee      	beq.n	8002c3c <HAL_RCC_OscConfig+0x334>
 8002c5e:	e014      	b.n	8002c8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c60:	f7fe fe2e 	bl	80018c0 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c66:	e00a      	b.n	8002c7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c68:	f7fe fe2a 	bl	80018c0 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e0b5      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1ee      	bne.n	8002c68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c8a:	7dfb      	ldrb	r3, [r7, #23]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d105      	bne.n	8002c9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c90:	4b39      	ldr	r3, [pc, #228]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c94:	4a38      	ldr	r2, [pc, #224]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80a1 	beq.w	8002de8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ca6:	4b34      	ldr	r3, [pc, #208]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 030c 	and.w	r3, r3, #12
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d05c      	beq.n	8002d6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d141      	bne.n	8002d3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	4b31      	ldr	r3, [pc, #196]	@ (8002d80 <HAL_RCC_OscConfig+0x478>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fdfe 	bl	80018c0 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc8:	f7fe fdfa 	bl	80018c0 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e087      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cda:	4b27      	ldr	r3, [pc, #156]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69da      	ldr	r2, [r3, #28]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a1b      	ldr	r3, [r3, #32]
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf4:	019b      	lsls	r3, r3, #6
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfc:	085b      	lsrs	r3, r3, #1
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	041b      	lsls	r3, r3, #16
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d08:	061b      	lsls	r3, r3, #24
 8002d0a:	491b      	ldr	r1, [pc, #108]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d10:	4b1b      	ldr	r3, [pc, #108]	@ (8002d80 <HAL_RCC_OscConfig+0x478>)
 8002d12:	2201      	movs	r2, #1
 8002d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d16:	f7fe fdd3 	bl	80018c0 <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d1c:	e008      	b.n	8002d30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d1e:	f7fe fdcf 	bl	80018c0 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e05c      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d30:	4b11      	ldr	r3, [pc, #68]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0f0      	beq.n	8002d1e <HAL_RCC_OscConfig+0x416>
 8002d3c:	e054      	b.n	8002de8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d3e:	4b10      	ldr	r3, [pc, #64]	@ (8002d80 <HAL_RCC_OscConfig+0x478>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d44:	f7fe fdbc 	bl	80018c0 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4c:	f7fe fdb8 	bl	80018c0 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e045      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d5e:	4b06      	ldr	r3, [pc, #24]	@ (8002d78 <HAL_RCC_OscConfig+0x470>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f0      	bne.n	8002d4c <HAL_RCC_OscConfig+0x444>
 8002d6a:	e03d      	b.n	8002de8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e038      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	40007000 	.word	0x40007000
 8002d80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d84:	4b1b      	ldr	r3, [pc, #108]	@ (8002df4 <HAL_RCC_OscConfig+0x4ec>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d028      	beq.n	8002de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d121      	bne.n	8002de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d11a      	bne.n	8002de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002db4:	4013      	ands	r3, r2
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d111      	bne.n	8002de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dca:	085b      	lsrs	r3, r3, #1
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d107      	bne.n	8002de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d001      	beq.n	8002de8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e000      	b.n	8002dea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40023800 	.word	0x40023800

08002df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e0cc      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b68      	ldr	r3, [pc, #416]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d90c      	bls.n	8002e34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b65      	ldr	r3, [pc, #404]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b63      	ldr	r3, [pc, #396]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0b8      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d020      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d005      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e4c:	4b59      	ldr	r3, [pc, #356]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	4a58      	ldr	r2, [pc, #352]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e64:	4b53      	ldr	r3, [pc, #332]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	4a52      	ldr	r2, [pc, #328]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e70:	4b50      	ldr	r3, [pc, #320]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	494d      	ldr	r1, [pc, #308]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d044      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d107      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e96:	4b47      	ldr	r3, [pc, #284]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d119      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e07f      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d003      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d107      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d109      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e06f      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e067      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ed6:	4b37      	ldr	r3, [pc, #220]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f023 0203 	bic.w	r2, r3, #3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	4934      	ldr	r1, [pc, #208]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ee8:	f7fe fcea 	bl	80018c0 <HAL_GetTick>
 8002eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eee:	e00a      	b.n	8002f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef0:	f7fe fce6 	bl	80018c0 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e04f      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f06:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 020c 	and.w	r2, r3, #12
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d1eb      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f18:	4b25      	ldr	r3, [pc, #148]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0307 	and.w	r3, r3, #7
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d20c      	bcs.n	8002f40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f26:	4b22      	ldr	r3, [pc, #136]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2e:	4b20      	ldr	r3, [pc, #128]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e032      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d008      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f4c:	4b19      	ldr	r3, [pc, #100]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	4916      	ldr	r1, [pc, #88]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0308 	and.w	r3, r3, #8
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d009      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f6a:	4b12      	ldr	r3, [pc, #72]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	490e      	ldr	r1, [pc, #56]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f7e:	f000 f821 	bl	8002fc4 <HAL_RCC_GetSysClockFreq>
 8002f82:	4602      	mov	r2, r0
 8002f84:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	490a      	ldr	r1, [pc, #40]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f90:	5ccb      	ldrb	r3, [r1, r3]
 8002f92:	fa22 f303 	lsr.w	r3, r2, r3
 8002f96:	4a09      	ldr	r2, [pc, #36]	@ (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe fc4a 	bl	8001838 <HAL_InitTick>

  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40023c00 	.word	0x40023c00
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	0800f00c 	.word	0x0800f00c
 8002fbc:	20000008 	.word	0x20000008
 8002fc0:	2000001c 	.word	0x2000001c

08002fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fc8:	b094      	sub	sp, #80	@ 0x50
 8002fca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fdc:	4b79      	ldr	r3, [pc, #484]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f003 030c 	and.w	r3, r3, #12
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d00d      	beq.n	8003004 <HAL_RCC_GetSysClockFreq+0x40>
 8002fe8:	2b08      	cmp	r3, #8
 8002fea:	f200 80e1 	bhi.w	80031b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d002      	beq.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d003      	beq.n	8002ffe <HAL_RCC_GetSysClockFreq+0x3a>
 8002ff6:	e0db      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ff8:	4b73      	ldr	r3, [pc, #460]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ffc:	e0db      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ffe:	4b73      	ldr	r3, [pc, #460]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x208>)
 8003000:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003002:	e0d8      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003004:	4b6f      	ldr	r3, [pc, #444]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800300c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800300e:	4b6d      	ldr	r3, [pc, #436]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d063      	beq.n	80030e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800301a:	4b6a      	ldr	r3, [pc, #424]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	099b      	lsrs	r3, r3, #6
 8003020:	2200      	movs	r2, #0
 8003022:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003024:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800302c:	633b      	str	r3, [r7, #48]	@ 0x30
 800302e:	2300      	movs	r3, #0
 8003030:	637b      	str	r3, [r7, #52]	@ 0x34
 8003032:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003036:	4622      	mov	r2, r4
 8003038:	462b      	mov	r3, r5
 800303a:	f04f 0000 	mov.w	r0, #0
 800303e:	f04f 0100 	mov.w	r1, #0
 8003042:	0159      	lsls	r1, r3, #5
 8003044:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003048:	0150      	lsls	r0, r2, #5
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	4621      	mov	r1, r4
 8003050:	1a51      	subs	r1, r2, r1
 8003052:	6139      	str	r1, [r7, #16]
 8003054:	4629      	mov	r1, r5
 8003056:	eb63 0301 	sbc.w	r3, r3, r1
 800305a:	617b      	str	r3, [r7, #20]
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003068:	4659      	mov	r1, fp
 800306a:	018b      	lsls	r3, r1, #6
 800306c:	4651      	mov	r1, sl
 800306e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003072:	4651      	mov	r1, sl
 8003074:	018a      	lsls	r2, r1, #6
 8003076:	4651      	mov	r1, sl
 8003078:	ebb2 0801 	subs.w	r8, r2, r1
 800307c:	4659      	mov	r1, fp
 800307e:	eb63 0901 	sbc.w	r9, r3, r1
 8003082:	f04f 0200 	mov.w	r2, #0
 8003086:	f04f 0300 	mov.w	r3, #0
 800308a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800308e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003092:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003096:	4690      	mov	r8, r2
 8003098:	4699      	mov	r9, r3
 800309a:	4623      	mov	r3, r4
 800309c:	eb18 0303 	adds.w	r3, r8, r3
 80030a0:	60bb      	str	r3, [r7, #8]
 80030a2:	462b      	mov	r3, r5
 80030a4:	eb49 0303 	adc.w	r3, r9, r3
 80030a8:	60fb      	str	r3, [r7, #12]
 80030aa:	f04f 0200 	mov.w	r2, #0
 80030ae:	f04f 0300 	mov.w	r3, #0
 80030b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030b6:	4629      	mov	r1, r5
 80030b8:	024b      	lsls	r3, r1, #9
 80030ba:	4621      	mov	r1, r4
 80030bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030c0:	4621      	mov	r1, r4
 80030c2:	024a      	lsls	r2, r1, #9
 80030c4:	4610      	mov	r0, r2
 80030c6:	4619      	mov	r1, r3
 80030c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030ca:	2200      	movs	r2, #0
 80030cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030d4:	f7fd f8dc 	bl	8000290 <__aeabi_uldivmod>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4613      	mov	r3, r2
 80030de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030e0:	e058      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030e2:	4b38      	ldr	r3, [pc, #224]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	099b      	lsrs	r3, r3, #6
 80030e8:	2200      	movs	r2, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	4611      	mov	r1, r2
 80030ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030f2:	623b      	str	r3, [r7, #32]
 80030f4:	2300      	movs	r3, #0
 80030f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80030f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80030fc:	4642      	mov	r2, r8
 80030fe:	464b      	mov	r3, r9
 8003100:	f04f 0000 	mov.w	r0, #0
 8003104:	f04f 0100 	mov.w	r1, #0
 8003108:	0159      	lsls	r1, r3, #5
 800310a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800310e:	0150      	lsls	r0, r2, #5
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4641      	mov	r1, r8
 8003116:	ebb2 0a01 	subs.w	sl, r2, r1
 800311a:	4649      	mov	r1, r9
 800311c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800312c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003130:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003134:	ebb2 040a 	subs.w	r4, r2, sl
 8003138:	eb63 050b 	sbc.w	r5, r3, fp
 800313c:	f04f 0200 	mov.w	r2, #0
 8003140:	f04f 0300 	mov.w	r3, #0
 8003144:	00eb      	lsls	r3, r5, #3
 8003146:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800314a:	00e2      	lsls	r2, r4, #3
 800314c:	4614      	mov	r4, r2
 800314e:	461d      	mov	r5, r3
 8003150:	4643      	mov	r3, r8
 8003152:	18e3      	adds	r3, r4, r3
 8003154:	603b      	str	r3, [r7, #0]
 8003156:	464b      	mov	r3, r9
 8003158:	eb45 0303 	adc.w	r3, r5, r3
 800315c:	607b      	str	r3, [r7, #4]
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	e9d7 4500 	ldrd	r4, r5, [r7]
 800316a:	4629      	mov	r1, r5
 800316c:	028b      	lsls	r3, r1, #10
 800316e:	4621      	mov	r1, r4
 8003170:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003174:	4621      	mov	r1, r4
 8003176:	028a      	lsls	r2, r1, #10
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800317e:	2200      	movs	r2, #0
 8003180:	61bb      	str	r3, [r7, #24]
 8003182:	61fa      	str	r2, [r7, #28]
 8003184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003188:	f7fd f882 	bl	8000290 <__aeabi_uldivmod>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4613      	mov	r3, r2
 8003192:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	0c1b      	lsrs	r3, r3, #16
 800319a:	f003 0303 	and.w	r3, r3, #3
 800319e:	3301      	adds	r3, #1
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80031a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031ae:	e002      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b0:	4b05      	ldr	r3, [pc, #20]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80031b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3750      	adds	r7, #80	@ 0x50
 80031bc:	46bd      	mov	sp, r7
 80031be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c2:	bf00      	nop
 80031c4:	40023800 	.word	0x40023800
 80031c8:	00f42400 	.word	0x00f42400
 80031cc:	007a1200 	.word	0x007a1200

080031d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031d4:	4b03      	ldr	r3, [pc, #12]	@ (80031e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80031d6:	681b      	ldr	r3, [r3, #0]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000008 	.word	0x20000008

080031e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031ec:	f7ff fff0 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 80031f0:	4602      	mov	r2, r0
 80031f2:	4b05      	ldr	r3, [pc, #20]	@ (8003208 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	0a9b      	lsrs	r3, r3, #10
 80031f8:	f003 0307 	and.w	r3, r3, #7
 80031fc:	4903      	ldr	r1, [pc, #12]	@ (800320c <HAL_RCC_GetPCLK1Freq+0x24>)
 80031fe:	5ccb      	ldrb	r3, [r1, r3]
 8003200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003204:	4618      	mov	r0, r3
 8003206:	bd80      	pop	{r7, pc}
 8003208:	40023800 	.word	0x40023800
 800320c:	0800f01c 	.word	0x0800f01c

08003210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003214:	f7ff ffdc 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	4b05      	ldr	r3, [pc, #20]	@ (8003230 <HAL_RCC_GetPCLK2Freq+0x20>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	0b5b      	lsrs	r3, r3, #13
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	4903      	ldr	r1, [pc, #12]	@ (8003234 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003226:	5ccb      	ldrb	r3, [r1, r3]
 8003228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800322c:	4618      	mov	r0, r3
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40023800 	.word	0x40023800
 8003234:	0800f01c 	.word	0x0800f01c

08003238 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e041      	b.n	80032ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d106      	bne.n	8003264 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7fd ff34 	bl	80010cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3304      	adds	r3, #4
 8003274:	4619      	mov	r1, r3
 8003276:	4610      	mov	r0, r2
 8003278:	f000 faf8 	bl	800386c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e041      	b.n	800336c <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d106      	bne.n	8003302 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f839 	bl	8003374 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2202      	movs	r2, #2
 8003306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	3304      	adds	r3, #4
 8003312:	4619      	mov	r1, r3
 8003314:	4610      	mov	r0, r2
 8003316:	f000 faa9 	bl	800386c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d109      	bne.n	80033b0 <HAL_TIM_OC_Start_IT+0x28>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	bf14      	ite	ne
 80033a8:	2301      	movne	r3, #1
 80033aa:	2300      	moveq	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	e022      	b.n	80033f6 <HAL_TIM_OC_Start_IT+0x6e>
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d109      	bne.n	80033ca <HAL_TIM_OC_Start_IT+0x42>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b01      	cmp	r3, #1
 80033c0:	bf14      	ite	ne
 80033c2:	2301      	movne	r3, #1
 80033c4:	2300      	moveq	r3, #0
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	e015      	b.n	80033f6 <HAL_TIM_OC_Start_IT+0x6e>
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	d109      	bne.n	80033e4 <HAL_TIM_OC_Start_IT+0x5c>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b01      	cmp	r3, #1
 80033da:	bf14      	ite	ne
 80033dc:	2301      	movne	r3, #1
 80033de:	2300      	moveq	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	e008      	b.n	80033f6 <HAL_TIM_OC_Start_IT+0x6e>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	bf14      	ite	ne
 80033f0:	2301      	movne	r3, #1
 80033f2:	2300      	moveq	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e0b3      	b.n	8003566 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d104      	bne.n	800340e <HAL_TIM_OC_Start_IT+0x86>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2202      	movs	r2, #2
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800340c:	e013      	b.n	8003436 <HAL_TIM_OC_Start_IT+0xae>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	2b04      	cmp	r3, #4
 8003412:	d104      	bne.n	800341e <HAL_TIM_OC_Start_IT+0x96>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2202      	movs	r2, #2
 8003418:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800341c:	e00b      	b.n	8003436 <HAL_TIM_OC_Start_IT+0xae>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b08      	cmp	r3, #8
 8003422:	d104      	bne.n	800342e <HAL_TIM_OC_Start_IT+0xa6>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800342c:	e003      	b.n	8003436 <HAL_TIM_OC_Start_IT+0xae>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2202      	movs	r2, #2
 8003432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b0c      	cmp	r3, #12
 800343a:	d841      	bhi.n	80034c0 <HAL_TIM_OC_Start_IT+0x138>
 800343c:	a201      	add	r2, pc, #4	@ (adr r2, 8003444 <HAL_TIM_OC_Start_IT+0xbc>)
 800343e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003442:	bf00      	nop
 8003444:	08003479 	.word	0x08003479
 8003448:	080034c1 	.word	0x080034c1
 800344c:	080034c1 	.word	0x080034c1
 8003450:	080034c1 	.word	0x080034c1
 8003454:	0800348b 	.word	0x0800348b
 8003458:	080034c1 	.word	0x080034c1
 800345c:	080034c1 	.word	0x080034c1
 8003460:	080034c1 	.word	0x080034c1
 8003464:	0800349d 	.word	0x0800349d
 8003468:	080034c1 	.word	0x080034c1
 800346c:	080034c1 	.word	0x080034c1
 8003470:	080034c1 	.word	0x080034c1
 8003474:	080034af 	.word	0x080034af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0202 	orr.w	r2, r2, #2
 8003486:	60da      	str	r2, [r3, #12]
      break;
 8003488:	e01d      	b.n	80034c6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68da      	ldr	r2, [r3, #12]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0204 	orr.w	r2, r2, #4
 8003498:	60da      	str	r2, [r3, #12]
      break;
 800349a:	e014      	b.n	80034c6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68da      	ldr	r2, [r3, #12]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0208 	orr.w	r2, r2, #8
 80034aa:	60da      	str	r2, [r3, #12]
      break;
 80034ac:	e00b      	b.n	80034c6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f042 0210 	orr.w	r2, r2, #16
 80034bc:	60da      	str	r2, [r3, #12]
      break;
 80034be:	e002      	b.n	80034c6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
      break;
 80034c4:	bf00      	nop
  }

  if (status == HAL_OK)
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d14b      	bne.n	8003564 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2201      	movs	r2, #1
 80034d2:	6839      	ldr	r1, [r7, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 fbdb 	bl	8003c90 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a24      	ldr	r2, [pc, #144]	@ (8003570 <HAL_TIM_OC_Start_IT+0x1e8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d107      	bne.n	80034f4 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003570 <HAL_TIM_OC_Start_IT+0x1e8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d018      	beq.n	8003530 <HAL_TIM_OC_Start_IT+0x1a8>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003506:	d013      	beq.n	8003530 <HAL_TIM_OC_Start_IT+0x1a8>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a19      	ldr	r2, [pc, #100]	@ (8003574 <HAL_TIM_OC_Start_IT+0x1ec>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d00e      	beq.n	8003530 <HAL_TIM_OC_Start_IT+0x1a8>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a18      	ldr	r2, [pc, #96]	@ (8003578 <HAL_TIM_OC_Start_IT+0x1f0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d009      	beq.n	8003530 <HAL_TIM_OC_Start_IT+0x1a8>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a16      	ldr	r2, [pc, #88]	@ (800357c <HAL_TIM_OC_Start_IT+0x1f4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d004      	beq.n	8003530 <HAL_TIM_OC_Start_IT+0x1a8>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a15      	ldr	r2, [pc, #84]	@ (8003580 <HAL_TIM_OC_Start_IT+0x1f8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d111      	bne.n	8003554 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	2b06      	cmp	r3, #6
 8003540:	d010      	beq.n	8003564 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f042 0201 	orr.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003552:	e007      	b.n	8003564 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0201 	orr.w	r2, r2, #1
 8003562:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003564:	7bfb      	ldrb	r3, [r7, #15]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40010000 	.word	0x40010000
 8003574:	40000400 	.word	0x40000400
 8003578:	40000800 	.word	0x40000800
 800357c:	40000c00 	.word	0x40000c00
 8003580:	40014000 	.word	0x40014000

08003584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d020      	beq.n	80035e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d01b      	beq.n	80035e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f06f 0202 	mvn.w	r2, #2
 80035b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 f92e 	bl	8003830 <HAL_TIM_IC_CaptureCallback>
 80035d4:	e005      	b.n	80035e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fd f89a 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f931 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	f003 0304 	and.w	r3, r3, #4
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d020      	beq.n	8003634 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01b      	beq.n	8003634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f06f 0204 	mvn.w	r2, #4
 8003604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2202      	movs	r2, #2
 800360a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f908 	bl	8003830 <HAL_TIM_IC_CaptureCallback>
 8003620:	e005      	b.n	800362e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fd f874 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f90b 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f003 0308 	and.w	r3, r3, #8
 800363a:	2b00      	cmp	r3, #0
 800363c:	d020      	beq.n	8003680 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01b      	beq.n	8003680 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f06f 0208 	mvn.w	r2, #8
 8003650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2204      	movs	r2, #4
 8003656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f8e2 	bl	8003830 <HAL_TIM_IC_CaptureCallback>
 800366c:	e005      	b.n	800367a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7fd f84e 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f8e5 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	f003 0310 	and.w	r3, r3, #16
 8003686:	2b00      	cmp	r3, #0
 8003688:	d020      	beq.n	80036cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f003 0310 	and.w	r3, r3, #16
 8003690:	2b00      	cmp	r3, #0
 8003692:	d01b      	beq.n	80036cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f06f 0210 	mvn.w	r2, #16
 800369c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2208      	movs	r2, #8
 80036a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 f8bc 	bl	8003830 <HAL_TIM_IC_CaptureCallback>
 80036b8:	e005      	b.n	80036c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7fd f828 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 f8bf 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00c      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d007      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f06f 0201 	mvn.w	r2, #1
 80036e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f896 	bl	800381c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00c      	beq.n	8003714 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003700:	2b00      	cmp	r3, #0
 8003702:	d007      	beq.n	8003714 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800370c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 faed 	bl	8003cee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00c      	beq.n	8003738 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003724:	2b00      	cmp	r3, #0
 8003726:	d007      	beq.n	8003738 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f890 	bl	8003858 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00c      	beq.n	800375c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f003 0320 	and.w	r3, r3, #32
 8003748:	2b00      	cmp	r3, #0
 800374a:	d007      	beq.n	800375c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f06f 0220 	mvn.w	r2, #32
 8003754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 fabf 	bl	8003cda <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800375c:	bf00      	nop
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800377a:	2b01      	cmp	r3, #1
 800377c:	d101      	bne.n	8003782 <HAL_TIM_OC_ConfigChannel+0x1e>
 800377e:	2302      	movs	r3, #2
 8003780:	e048      	b.n	8003814 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b0c      	cmp	r3, #12
 800378e:	d839      	bhi.n	8003804 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003790:	a201      	add	r2, pc, #4	@ (adr r2, 8003798 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003796:	bf00      	nop
 8003798:	080037cd 	.word	0x080037cd
 800379c:	08003805 	.word	0x08003805
 80037a0:	08003805 	.word	0x08003805
 80037a4:	08003805 	.word	0x08003805
 80037a8:	080037db 	.word	0x080037db
 80037ac:	08003805 	.word	0x08003805
 80037b0:	08003805 	.word	0x08003805
 80037b4:	08003805 	.word	0x08003805
 80037b8:	080037e9 	.word	0x080037e9
 80037bc:	08003805 	.word	0x08003805
 80037c0:	08003805 	.word	0x08003805
 80037c4:	08003805 	.word	0x08003805
 80037c8:	080037f7 	.word	0x080037f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f000 f8d0 	bl	8003978 <TIM_OC1_SetConfig>
      break;
 80037d8:	e017      	b.n	800380a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 f92f 	bl	8003a44 <TIM_OC2_SetConfig>
      break;
 80037e6:	e010      	b.n	800380a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 f994 	bl	8003b1c <TIM_OC3_SetConfig>
      break;
 80037f4:	e009      	b.n	800380a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 f9f7 	bl	8003bf0 <TIM_OC4_SetConfig>
      break;
 8003802:	e002      	b.n	800380a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	75fb      	strb	r3, [r7, #23]
      break;
 8003808:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003812:	7dfb      	ldrb	r3, [r7, #23]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a37      	ldr	r2, [pc, #220]	@ (800395c <TIM_Base_SetConfig+0xf0>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00f      	beq.n	80038a4 <TIM_Base_SetConfig+0x38>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800388a:	d00b      	beq.n	80038a4 <TIM_Base_SetConfig+0x38>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a34      	ldr	r2, [pc, #208]	@ (8003960 <TIM_Base_SetConfig+0xf4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d007      	beq.n	80038a4 <TIM_Base_SetConfig+0x38>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a33      	ldr	r2, [pc, #204]	@ (8003964 <TIM_Base_SetConfig+0xf8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d003      	beq.n	80038a4 <TIM_Base_SetConfig+0x38>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a32      	ldr	r2, [pc, #200]	@ (8003968 <TIM_Base_SetConfig+0xfc>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d108      	bne.n	80038b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a28      	ldr	r2, [pc, #160]	@ (800395c <TIM_Base_SetConfig+0xf0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d01b      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038c4:	d017      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a25      	ldr	r2, [pc, #148]	@ (8003960 <TIM_Base_SetConfig+0xf4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d013      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a24      	ldr	r2, [pc, #144]	@ (8003964 <TIM_Base_SetConfig+0xf8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00f      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a23      	ldr	r2, [pc, #140]	@ (8003968 <TIM_Base_SetConfig+0xfc>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00b      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a22      	ldr	r2, [pc, #136]	@ (800396c <TIM_Base_SetConfig+0x100>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d007      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a21      	ldr	r2, [pc, #132]	@ (8003970 <TIM_Base_SetConfig+0x104>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d003      	beq.n	80038f6 <TIM_Base_SetConfig+0x8a>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a20      	ldr	r2, [pc, #128]	@ (8003974 <TIM_Base_SetConfig+0x108>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d108      	bne.n	8003908 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4313      	orrs	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a0c      	ldr	r2, [pc, #48]	@ (800395c <TIM_Base_SetConfig+0xf0>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d103      	bne.n	8003936 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	691a      	ldr	r2, [r3, #16]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f043 0204 	orr.w	r2, r3, #4
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	601a      	str	r2, [r3, #0]
}
 800394e:	bf00      	nop
 8003950:	3714      	adds	r7, #20
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40010000 	.word	0x40010000
 8003960:	40000400 	.word	0x40000400
 8003964:	40000800 	.word	0x40000800
 8003968:	40000c00 	.word	0x40000c00
 800396c:	40014000 	.word	0x40014000
 8003970:	40014400 	.word	0x40014400
 8003974:	40014800 	.word	0x40014800

08003978 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003978:	b480      	push	{r7}
 800397a:	b087      	sub	sp, #28
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f023 0201 	bic.w	r2, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 0303 	bic.w	r3, r3, #3
 80039ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f023 0302 	bic.w	r3, r3, #2
 80039c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003a40 <TIM_OC1_SetConfig+0xc8>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d10c      	bne.n	80039ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f023 0308 	bic.w	r3, r3, #8
 80039da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f023 0304 	bic.w	r3, r3, #4
 80039ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a13      	ldr	r2, [pc, #76]	@ (8003a40 <TIM_OC1_SetConfig+0xc8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d111      	bne.n	8003a1a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	621a      	str	r2, [r3, #32]
}
 8003a34:	bf00      	nop
 8003a36:	371c      	adds	r7, #28
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	40010000 	.word	0x40010000

08003a44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	f023 0210 	bic.w	r2, r3, #16
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f023 0320 	bic.w	r3, r3, #32
 8003a8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8003b18 <TIM_OC2_SetConfig+0xd4>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d10d      	bne.n	8003ac0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003abe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a15      	ldr	r2, [pc, #84]	@ (8003b18 <TIM_OC2_SetConfig+0xd4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d113      	bne.n	8003af0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ace:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	621a      	str	r2, [r3, #32]
}
 8003b0a:	bf00      	nop
 8003b0c:	371c      	adds	r7, #28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	40010000 	.word	0x40010000

08003b1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b087      	sub	sp, #28
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 0303 	bic.w	r3, r3, #3
 8003b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	021b      	lsls	r3, r3, #8
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a1d      	ldr	r2, [pc, #116]	@ (8003bec <TIM_OC3_SetConfig+0xd0>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d10d      	bne.n	8003b96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a14      	ldr	r2, [pc, #80]	@ (8003bec <TIM_OC3_SetConfig+0xd0>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d113      	bne.n	8003bc6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	011b      	lsls	r3, r3, #4
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	621a      	str	r2, [r3, #32]
}
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	40010000 	.word	0x40010000

08003bf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	021b      	lsls	r3, r3, #8
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	031b      	lsls	r3, r3, #12
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a10      	ldr	r2, [pc, #64]	@ (8003c8c <TIM_OC4_SetConfig+0x9c>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d109      	bne.n	8003c64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	019b      	lsls	r3, r3, #6
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	621a      	str	r2, [r3, #32]
}
 8003c7e:	bf00      	nop
 8003c80:	371c      	adds	r7, #28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	40010000 	.word	0x40010000

08003c90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b087      	sub	sp, #28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	f003 031f 	and.w	r3, r3, #31
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a1a      	ldr	r2, [r3, #32]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	43db      	mvns	r3, r3
 8003cb2:	401a      	ands	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6a1a      	ldr	r2, [r3, #32]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	621a      	str	r2, [r3, #32]
}
 8003cce:	bf00      	nop
 8003cd0:	371c      	adds	r7, #28
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b082      	sub	sp, #8
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d101      	bne.n	8003d14 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e042      	b.n	8003d9a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d106      	bne.n	8003d2e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7fd f9f7 	bl	800111c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2224      	movs	r2, #36	@ 0x24
 8003d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d44:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fdee 	bl	8004928 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d5a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695a      	ldr	r2, [r3, #20]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d6a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d7a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2220      	movs	r2, #32
 8003d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
	...

08003da4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b08c      	sub	sp, #48	@ 0x30
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	4613      	mov	r3, r2
 8003db0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b20      	cmp	r3, #32
 8003dbc:	d162      	bne.n	8003e84 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <HAL_UART_Transmit_DMA+0x26>
 8003dc4:	88fb      	ldrh	r3, [r7, #6]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d101      	bne.n	8003dce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e05b      	b.n	8003e86 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003dce:	68ba      	ldr	r2, [r7, #8]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	88fa      	ldrh	r2, [r7, #6]
 8003dd8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	88fa      	ldrh	r2, [r7, #6]
 8003dde:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2221      	movs	r2, #33	@ 0x21
 8003dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df2:	4a27      	ldr	r2, [pc, #156]	@ (8003e90 <HAL_UART_Transmit_DMA+0xec>)
 8003df4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfa:	4a26      	ldr	r2, [pc, #152]	@ (8003e94 <HAL_UART_Transmit_DMA+0xf0>)
 8003dfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e02:	4a25      	ldr	r2, [pc, #148]	@ (8003e98 <HAL_UART_Transmit_DMA+0xf4>)
 8003e04:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003e0e:	f107 0308 	add.w	r3, r7, #8
 8003e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e1a:	6819      	ldr	r1, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	3304      	adds	r3, #4
 8003e22:	461a      	mov	r2, r3
 8003e24:	88fb      	ldrh	r3, [r7, #6]
 8003e26:	f7fd ff3b 	bl	8001ca0 <HAL_DMA_Start_IT>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2210      	movs	r2, #16
 8003e34:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e021      	b.n	8003e86 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e4a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	3314      	adds	r3, #20
 8003e52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	e853 3f00 	ldrex	r3, [r3]
 8003e5a:	617b      	str	r3, [r7, #20]
   return(result);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	3314      	adds	r3, #20
 8003e6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e70:	6a39      	ldr	r1, [r7, #32]
 8003e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e74:	e841 2300 	strex	r3, r2, [r1]
 8003e78:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1e5      	bne.n	8003e4c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003e80:	2300      	movs	r3, #0
 8003e82:	e000      	b.n	8003e86 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003e84:	2302      	movs	r3, #2
  }
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3730      	adds	r7, #48	@ 0x30
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	08004459 	.word	0x08004459
 8003e94:	080044f3 	.word	0x080044f3
 8003e98:	0800450f 	.word	0x0800450f

08003e9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b0ba      	sub	sp, #232	@ 0xe8
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ed2:	f003 030f 	and.w	r3, r3, #15
 8003ed6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003eda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10f      	bne.n	8003f02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee6:	f003 0320 	and.w	r3, r3, #32
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d009      	beq.n	8003f02 <HAL_UART_IRQHandler+0x66>
 8003eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef2:	f003 0320 	and.w	r3, r3, #32
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 fc55 	bl	80047aa <UART_Receive_IT>
      return;
 8003f00:	e273      	b.n	80043ea <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80de 	beq.w	80040c8 <HAL_UART_IRQHandler+0x22c>
 8003f0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d106      	bne.n	8003f26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f1c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 80d1 	beq.w	80040c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_UART_IRQHandler+0xae>
 8003f32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d005      	beq.n	8003f4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	f043 0201 	orr.w	r2, r3, #1
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00b      	beq.n	8003f6e <HAL_UART_IRQHandler+0xd2>
 8003f56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d005      	beq.n	8003f6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f66:	f043 0202 	orr.w	r2, r3, #2
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00b      	beq.n	8003f92 <HAL_UART_IRQHandler+0xf6>
 8003f7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	f043 0204 	orr.w	r2, r3, #4
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d011      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x126>
 8003f9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d105      	bne.n	8003fb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003faa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d005      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fba:	f043 0208 	orr.w	r2, r3, #8
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 820a 	beq.w	80043e0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d008      	beq.n	8003fea <HAL_UART_IRQHandler+0x14e>
 8003fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fdc:	f003 0320 	and.w	r3, r3, #32
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 fbe0 	bl	80047aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ff4:	2b40      	cmp	r3, #64	@ 0x40
 8003ff6:	bf0c      	ite	eq
 8003ff8:	2301      	moveq	r3, #1
 8003ffa:	2300      	movne	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b00      	cmp	r3, #0
 800400c:	d103      	bne.n	8004016 <HAL_UART_IRQHandler+0x17a>
 800400e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004012:	2b00      	cmp	r3, #0
 8004014:	d04f      	beq.n	80040b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 faeb 	bl	80045f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004026:	2b40      	cmp	r3, #64	@ 0x40
 8004028:	d141      	bne.n	80040ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	3314      	adds	r3, #20
 8004030:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004034:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004038:	e853 3f00 	ldrex	r3, [r3]
 800403c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004040:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004048:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	3314      	adds	r3, #20
 8004052:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004056:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800405a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004062:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004066:	e841 2300 	strex	r3, r2, [r1]
 800406a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800406e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1d9      	bne.n	800402a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407a:	2b00      	cmp	r3, #0
 800407c:	d013      	beq.n	80040a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004082:	4a8a      	ldr	r2, [pc, #552]	@ (80042ac <HAL_UART_IRQHandler+0x410>)
 8004084:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408a:	4618      	mov	r0, r3
 800408c:	f7fd fed0 	bl	8001e30 <HAL_DMA_Abort_IT>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040a0:	4610      	mov	r0, r2
 80040a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a4:	e00e      	b.n	80040c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 f9c0 	bl	800442c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ac:	e00a      	b.n	80040c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f9bc 	bl	800442c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b4:	e006      	b.n	80040c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f9b8 	bl	800442c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040c2:	e18d      	b.n	80043e0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c4:	bf00      	nop
    return;
 80040c6:	e18b      	b.n	80043e0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	f040 8167 	bne.w	80043a0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d6:	f003 0310 	and.w	r3, r3, #16
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 8160 	beq.w	80043a0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80040e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040e4:	f003 0310 	and.w	r3, r3, #16
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 8159 	beq.w	80043a0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ee:	2300      	movs	r3, #0
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	60bb      	str	r3, [r7, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	60bb      	str	r3, [r7, #8]
 8004102:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800410e:	2b40      	cmp	r3, #64	@ 0x40
 8004110:	f040 80ce 	bne.w	80042b0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004120:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80a9 	beq.w	800427c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800412e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004132:	429a      	cmp	r2, r3
 8004134:	f080 80a2 	bcs.w	800427c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800413e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800414a:	f000 8088 	beq.w	800425e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	330c      	adds	r3, #12
 8004154:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004158:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800415c:	e853 3f00 	ldrex	r3, [r3]
 8004160:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004164:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800416c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	330c      	adds	r3, #12
 8004176:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800417a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800417e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004182:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004186:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800418a:	e841 2300 	strex	r3, r2, [r1]
 800418e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004192:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1d9      	bne.n	800414e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3314      	adds	r3, #20
 80041a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041a4:	e853 3f00 	ldrex	r3, [r3]
 80041a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041ac:	f023 0301 	bic.w	r3, r3, #1
 80041b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3314      	adds	r3, #20
 80041ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e1      	bne.n	800419a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3314      	adds	r3, #20
 80041dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3314      	adds	r3, #20
 80041f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004200:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004202:	e841 2300 	strex	r3, r2, [r1]
 8004206:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1e3      	bne.n	80041d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2220      	movs	r2, #32
 8004212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	330c      	adds	r3, #12
 8004222:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004226:	e853 3f00 	ldrex	r3, [r3]
 800422a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800422c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800422e:	f023 0310 	bic.w	r3, r3, #16
 8004232:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004240:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004242:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004244:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004246:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004248:	e841 2300 	strex	r3, r2, [r1]
 800424c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800424e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1e3      	bne.n	800421c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	4618      	mov	r0, r3
 800425a:	f7fd fd79 	bl	8001d50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2202      	movs	r2, #2
 8004262:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800426c:	b29b      	uxth	r3, r3
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	b29b      	uxth	r3, r3
 8004272:	4619      	mov	r1, r3
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f8e3 	bl	8004440 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800427a:	e0b3      	b.n	80043e4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004280:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004284:	429a      	cmp	r2, r3
 8004286:	f040 80ad 	bne.w	80043e4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004294:	f040 80a6 	bne.w	80043e4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042a2:	4619      	mov	r1, r3
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f8cb 	bl	8004440 <HAL_UARTEx_RxEventCallback>
      return;
 80042aa:	e09b      	b.n	80043e4 <HAL_UART_IRQHandler+0x548>
 80042ac:	080046b9 	.word	0x080046b9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 808e 	beq.w	80043e8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80042cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 8089 	beq.w	80043e8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	330c      	adds	r3, #12
 80042dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e0:	e853 3f00 	ldrex	r3, [r3]
 80042e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	330c      	adds	r3, #12
 80042f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80042fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004300:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004302:	e841 2300 	strex	r3, r2, [r1]
 8004306:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1e3      	bne.n	80042d6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	3314      	adds	r3, #20
 8004314:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004318:	e853 3f00 	ldrex	r3, [r3]
 800431c:	623b      	str	r3, [r7, #32]
   return(result);
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	f023 0301 	bic.w	r3, r3, #1
 8004324:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	3314      	adds	r3, #20
 800432e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004332:	633a      	str	r2, [r7, #48]	@ 0x30
 8004334:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004336:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004338:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800433a:	e841 2300 	strex	r3, r2, [r1]
 800433e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1e3      	bne.n	800430e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2220      	movs	r2, #32
 800434a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	330c      	adds	r3, #12
 800435a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	e853 3f00 	ldrex	r3, [r3]
 8004362:	60fb      	str	r3, [r7, #12]
   return(result);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f023 0310 	bic.w	r3, r3, #16
 800436a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	330c      	adds	r3, #12
 8004374:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004378:	61fa      	str	r2, [r7, #28]
 800437a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437c:	69b9      	ldr	r1, [r7, #24]
 800437e:	69fa      	ldr	r2, [r7, #28]
 8004380:	e841 2300 	strex	r3, r2, [r1]
 8004384:	617b      	str	r3, [r7, #20]
   return(result);
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1e3      	bne.n	8004354 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2202      	movs	r2, #2
 8004390:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004392:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004396:	4619      	mov	r1, r3
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f851 	bl	8004440 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800439e:	e023      	b.n	80043e8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d009      	beq.n	80043c0 <HAL_UART_IRQHandler+0x524>
 80043ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 f98e 	bl	80046da <UART_Transmit_IT>
    return;
 80043be:	e014      	b.n	80043ea <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00e      	beq.n	80043ea <HAL_UART_IRQHandler+0x54e>
 80043cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d008      	beq.n	80043ea <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f9ce 	bl	800477a <UART_EndTransmit_IT>
    return;
 80043de:	e004      	b.n	80043ea <HAL_UART_IRQHandler+0x54e>
    return;
 80043e0:	bf00      	nop
 80043e2:	e002      	b.n	80043ea <HAL_UART_IRQHandler+0x54e>
      return;
 80043e4:	bf00      	nop
 80043e6:	e000      	b.n	80043ea <HAL_UART_IRQHandler+0x54e>
      return;
 80043e8:	bf00      	nop
  }
}
 80043ea:	37e8      	adds	r7, #232	@ 0xe8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b090      	sub	sp, #64	@ 0x40
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004464:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d137      	bne.n	80044e4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004476:	2200      	movs	r2, #0
 8004478:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800447a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	3314      	adds	r3, #20
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004484:	e853 3f00 	ldrex	r3, [r3]
 8004488:	623b      	str	r3, [r7, #32]
   return(result);
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004490:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3314      	adds	r3, #20
 8004498:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800449a:	633a      	str	r2, [r7, #48]	@ 0x30
 800449c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044a2:	e841 2300 	strex	r3, r2, [r1]
 80044a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1e5      	bne.n	800447a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	330c      	adds	r3, #12
 80044b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	e853 3f00 	ldrex	r3, [r3]
 80044bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80044c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	330c      	adds	r3, #12
 80044cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044ce:	61fa      	str	r2, [r7, #28]
 80044d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d2:	69b9      	ldr	r1, [r7, #24]
 80044d4:	69fa      	ldr	r2, [r7, #28]
 80044d6:	e841 2300 	strex	r3, r2, [r1]
 80044da:	617b      	str	r3, [r7, #20]
   return(result);
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1e5      	bne.n	80044ae <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80044e2:	e002      	b.n	80044ea <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80044e4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80044e6:	f7ff ff83 	bl	80043f0 <HAL_UART_TxCpltCallback>
}
 80044ea:	bf00      	nop
 80044ec:	3740      	adds	r7, #64	@ 0x40
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b084      	sub	sp, #16
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f7ff ff7f 	bl	8004404 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004506:	bf00      	nop
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b084      	sub	sp, #16
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004516:	2300      	movs	r3, #0
 8004518:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800452a:	2b80      	cmp	r3, #128	@ 0x80
 800452c:	bf0c      	ite	eq
 800452e:	2301      	moveq	r3, #1
 8004530:	2300      	movne	r3, #0
 8004532:	b2db      	uxtb	r3, r3
 8004534:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b21      	cmp	r3, #33	@ 0x21
 8004540:	d108      	bne.n	8004554 <UART_DMAError+0x46>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2200      	movs	r2, #0
 800454c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800454e:	68b8      	ldr	r0, [r7, #8]
 8004550:	f000 f827 	bl	80045a2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800455e:	2b40      	cmp	r3, #64	@ 0x40
 8004560:	bf0c      	ite	eq
 8004562:	2301      	moveq	r3, #1
 8004564:	2300      	movne	r3, #0
 8004566:	b2db      	uxtb	r3, r3
 8004568:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b22      	cmp	r3, #34	@ 0x22
 8004574:	d108      	bne.n	8004588 <UART_DMAError+0x7a>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2200      	movs	r2, #0
 8004580:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004582:	68b8      	ldr	r0, [r7, #8]
 8004584:	f000 f835 	bl	80045f2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458c:	f043 0210 	orr.w	r2, r3, #16
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004594:	68b8      	ldr	r0, [r7, #8]
 8004596:	f7ff ff49 	bl	800442c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800459a:	bf00      	nop
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b089      	sub	sp, #36	@ 0x24
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	e853 3f00 	ldrex	r3, [r3]
 80045b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80045c0:	61fb      	str	r3, [r7, #28]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	330c      	adds	r3, #12
 80045c8:	69fa      	ldr	r2, [r7, #28]
 80045ca:	61ba      	str	r2, [r7, #24]
 80045cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ce:	6979      	ldr	r1, [r7, #20]
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	e841 2300 	strex	r3, r2, [r1]
 80045d6:	613b      	str	r3, [r7, #16]
   return(result);
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1e5      	bne.n	80045aa <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80045e6:	bf00      	nop
 80045e8:	3724      	adds	r7, #36	@ 0x24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b095      	sub	sp, #84	@ 0x54
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	330c      	adds	r3, #12
 8004600:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004604:	e853 3f00 	ldrex	r3, [r3]
 8004608:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800460a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004610:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	330c      	adds	r3, #12
 8004618:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800461a:	643a      	str	r2, [r7, #64]	@ 0x40
 800461c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004620:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004622:	e841 2300 	strex	r3, r2, [r1]
 8004626:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1e5      	bne.n	80045fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	3314      	adds	r3, #20
 8004634:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	e853 3f00 	ldrex	r3, [r3]
 800463c:	61fb      	str	r3, [r7, #28]
   return(result);
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	f023 0301 	bic.w	r3, r3, #1
 8004644:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3314      	adds	r3, #20
 800464c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800464e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004650:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004652:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004654:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004656:	e841 2300 	strex	r3, r2, [r1]
 800465a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800465c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1e5      	bne.n	800462e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004666:	2b01      	cmp	r3, #1
 8004668:	d119      	bne.n	800469e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	330c      	adds	r3, #12
 8004670:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	e853 3f00 	ldrex	r3, [r3]
 8004678:	60bb      	str	r3, [r7, #8]
   return(result);
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	f023 0310 	bic.w	r3, r3, #16
 8004680:	647b      	str	r3, [r7, #68]	@ 0x44
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	330c      	adds	r3, #12
 8004688:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800468a:	61ba      	str	r2, [r7, #24]
 800468c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468e:	6979      	ldr	r1, [r7, #20]
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	e841 2300 	strex	r3, r2, [r1]
 8004696:	613b      	str	r3, [r7, #16]
   return(result);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1e5      	bne.n	800466a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2220      	movs	r2, #32
 80046a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80046ac:	bf00      	nop
 80046ae:	3754      	adds	r7, #84	@ 0x54
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f7ff fead 	bl	800442c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046d2:	bf00      	nop
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046da:	b480      	push	{r7}
 80046dc:	b085      	sub	sp, #20
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b21      	cmp	r3, #33	@ 0x21
 80046ec:	d13e      	bne.n	800476c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046f6:	d114      	bne.n	8004722 <UART_Transmit_IT+0x48>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d110      	bne.n	8004722 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	881b      	ldrh	r3, [r3, #0]
 800470a:	461a      	mov	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004714:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	1c9a      	adds	r2, r3, #2
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	621a      	str	r2, [r3, #32]
 8004720:	e008      	b.n	8004734 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	1c59      	adds	r1, r3, #1
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6211      	str	r1, [r2, #32]
 800472c:	781a      	ldrb	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29b      	uxth	r3, r3
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	4619      	mov	r1, r3
 8004742:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10f      	bne.n	8004768 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004756:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004766:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	e000      	b.n	800476e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800476c:	2302      	movs	r3, #2
  }
}
 800476e:	4618      	mov	r0, r3
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68da      	ldr	r2, [r3, #12]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004790:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7ff fe28 	bl	80043f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b08c      	sub	sp, #48	@ 0x30
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b22      	cmp	r3, #34	@ 0x22
 80047c4:	f040 80aa 	bne.w	800491c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047d0:	d115      	bne.n	80047fe <UART_Receive_IT+0x54>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d111      	bne.n	80047fe <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f6:	1c9a      	adds	r2, r3, #2
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80047fc:	e024      	b.n	8004848 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004802:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800480c:	d007      	beq.n	800481e <UART_Receive_IT+0x74>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10a      	bne.n	800482c <UART_Receive_IT+0x82>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	b2da      	uxtb	r2, r3
 8004826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004828:	701a      	strb	r2, [r3, #0]
 800482a:	e008      	b.n	800483e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004838:	b2da      	uxtb	r2, r3
 800483a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800484c:	b29b      	uxth	r3, r3
 800484e:	3b01      	subs	r3, #1
 8004850:	b29b      	uxth	r3, r3
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	4619      	mov	r1, r3
 8004856:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004858:	2b00      	cmp	r3, #0
 800485a:	d15d      	bne.n	8004918 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0220 	bic.w	r2, r2, #32
 800486a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800487a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695a      	ldr	r2, [r3, #20]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0201 	bic.w	r2, r2, #1
 800488a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d135      	bne.n	800490e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	330c      	adds	r3, #12
 80048ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	e853 3f00 	ldrex	r3, [r3]
 80048b6:	613b      	str	r3, [r7, #16]
   return(result);
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f023 0310 	bic.w	r3, r3, #16
 80048be:	627b      	str	r3, [r7, #36]	@ 0x24
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	330c      	adds	r3, #12
 80048c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048c8:	623a      	str	r2, [r7, #32]
 80048ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048cc:	69f9      	ldr	r1, [r7, #28]
 80048ce:	6a3a      	ldr	r2, [r7, #32]
 80048d0:	e841 2300 	strex	r3, r2, [r1]
 80048d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1e5      	bne.n	80048a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0310 	and.w	r3, r3, #16
 80048e6:	2b10      	cmp	r3, #16
 80048e8:	d10a      	bne.n	8004900 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048ea:	2300      	movs	r3, #0
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	60fb      	str	r3, [r7, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	60fb      	str	r3, [r7, #12]
 80048fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004904:	4619      	mov	r1, r3
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7ff fd9a 	bl	8004440 <HAL_UARTEx_RxEventCallback>
 800490c:	e002      	b.n	8004914 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7ff fd82 	bl	8004418 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004914:	2300      	movs	r3, #0
 8004916:	e002      	b.n	800491e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004918:	2300      	movs	r3, #0
 800491a:	e000      	b.n	800491e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800491c:	2302      	movs	r3, #2
  }
}
 800491e:	4618      	mov	r0, r3
 8004920:	3730      	adds	r7, #48	@ 0x30
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
	...

08004928 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800492c:	b0c0      	sub	sp, #256	@ 0x100
 800492e:	af00      	add	r7, sp, #0
 8004930:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004944:	68d9      	ldr	r1, [r3, #12]
 8004946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	ea40 0301 	orr.w	r3, r0, r1
 8004950:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	431a      	orrs	r2, r3
 8004960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	431a      	orrs	r2, r3
 8004968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	4313      	orrs	r3, r2
 8004970:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004980:	f021 010c 	bic.w	r1, r1, #12
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800498e:	430b      	orrs	r3, r1
 8004990:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800499e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a2:	6999      	ldr	r1, [r3, #24]
 80049a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	ea40 0301 	orr.w	r3, r0, r1
 80049ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	4b8f      	ldr	r3, [pc, #572]	@ (8004bf4 <UART_SetConfig+0x2cc>)
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d005      	beq.n	80049c8 <UART_SetConfig+0xa0>
 80049bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	4b8d      	ldr	r3, [pc, #564]	@ (8004bf8 <UART_SetConfig+0x2d0>)
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d104      	bne.n	80049d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049c8:	f7fe fc22 	bl	8003210 <HAL_RCC_GetPCLK2Freq>
 80049cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80049d0:	e003      	b.n	80049da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049d2:	f7fe fc09 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 80049d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049e4:	f040 810c 	bne.w	8004c00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049ec:	2200      	movs	r2, #0
 80049ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80049f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80049f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80049fa:	4622      	mov	r2, r4
 80049fc:	462b      	mov	r3, r5
 80049fe:	1891      	adds	r1, r2, r2
 8004a00:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004a02:	415b      	adcs	r3, r3
 8004a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004a0a:	4621      	mov	r1, r4
 8004a0c:	eb12 0801 	adds.w	r8, r2, r1
 8004a10:	4629      	mov	r1, r5
 8004a12:	eb43 0901 	adc.w	r9, r3, r1
 8004a16:	f04f 0200 	mov.w	r2, #0
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a2a:	4690      	mov	r8, r2
 8004a2c:	4699      	mov	r9, r3
 8004a2e:	4623      	mov	r3, r4
 8004a30:	eb18 0303 	adds.w	r3, r8, r3
 8004a34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a38:	462b      	mov	r3, r5
 8004a3a:	eb49 0303 	adc.w	r3, r9, r3
 8004a3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004a4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004a52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a56:	460b      	mov	r3, r1
 8004a58:	18db      	adds	r3, r3, r3
 8004a5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	eb42 0303 	adc.w	r3, r2, r3
 8004a62:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004a68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a6c:	f7fb fc10 	bl	8000290 <__aeabi_uldivmod>
 8004a70:	4602      	mov	r2, r0
 8004a72:	460b      	mov	r3, r1
 8004a74:	4b61      	ldr	r3, [pc, #388]	@ (8004bfc <UART_SetConfig+0x2d4>)
 8004a76:	fba3 2302 	umull	r2, r3, r3, r2
 8004a7a:	095b      	lsrs	r3, r3, #5
 8004a7c:	011c      	lsls	r4, r3, #4
 8004a7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a82:	2200      	movs	r2, #0
 8004a84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004a8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004a90:	4642      	mov	r2, r8
 8004a92:	464b      	mov	r3, r9
 8004a94:	1891      	adds	r1, r2, r2
 8004a96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004a98:	415b      	adcs	r3, r3
 8004a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004aa0:	4641      	mov	r1, r8
 8004aa2:	eb12 0a01 	adds.w	sl, r2, r1
 8004aa6:	4649      	mov	r1, r9
 8004aa8:	eb43 0b01 	adc.w	fp, r3, r1
 8004aac:	f04f 0200 	mov.w	r2, #0
 8004ab0:	f04f 0300 	mov.w	r3, #0
 8004ab4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ab8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004abc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ac0:	4692      	mov	sl, r2
 8004ac2:	469b      	mov	fp, r3
 8004ac4:	4643      	mov	r3, r8
 8004ac6:	eb1a 0303 	adds.w	r3, sl, r3
 8004aca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ace:	464b      	mov	r3, r9
 8004ad0:	eb4b 0303 	adc.w	r3, fp, r3
 8004ad4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ae4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ae8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004aec:	460b      	mov	r3, r1
 8004aee:	18db      	adds	r3, r3, r3
 8004af0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004af2:	4613      	mov	r3, r2
 8004af4:	eb42 0303 	adc.w	r3, r2, r3
 8004af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004afa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004afe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004b02:	f7fb fbc5 	bl	8000290 <__aeabi_uldivmod>
 8004b06:	4602      	mov	r2, r0
 8004b08:	460b      	mov	r3, r1
 8004b0a:	4611      	mov	r1, r2
 8004b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8004bfc <UART_SetConfig+0x2d4>)
 8004b0e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b12:	095b      	lsrs	r3, r3, #5
 8004b14:	2264      	movs	r2, #100	@ 0x64
 8004b16:	fb02 f303 	mul.w	r3, r2, r3
 8004b1a:	1acb      	subs	r3, r1, r3
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b22:	4b36      	ldr	r3, [pc, #216]	@ (8004bfc <UART_SetConfig+0x2d4>)
 8004b24:	fba3 2302 	umull	r2, r3, r3, r2
 8004b28:	095b      	lsrs	r3, r3, #5
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b30:	441c      	add	r4, r3
 8004b32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b36:	2200      	movs	r2, #0
 8004b38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004b40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004b44:	4642      	mov	r2, r8
 8004b46:	464b      	mov	r3, r9
 8004b48:	1891      	adds	r1, r2, r2
 8004b4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004b4c:	415b      	adcs	r3, r3
 8004b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004b54:	4641      	mov	r1, r8
 8004b56:	1851      	adds	r1, r2, r1
 8004b58:	6339      	str	r1, [r7, #48]	@ 0x30
 8004b5a:	4649      	mov	r1, r9
 8004b5c:	414b      	adcs	r3, r1
 8004b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b60:	f04f 0200 	mov.w	r2, #0
 8004b64:	f04f 0300 	mov.w	r3, #0
 8004b68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004b6c:	4659      	mov	r1, fp
 8004b6e:	00cb      	lsls	r3, r1, #3
 8004b70:	4651      	mov	r1, sl
 8004b72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b76:	4651      	mov	r1, sl
 8004b78:	00ca      	lsls	r2, r1, #3
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4642      	mov	r2, r8
 8004b82:	189b      	adds	r3, r3, r2
 8004b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b88:	464b      	mov	r3, r9
 8004b8a:	460a      	mov	r2, r1
 8004b8c:	eb42 0303 	adc.w	r3, r2, r3
 8004b90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ba0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ba4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ba8:	460b      	mov	r3, r1
 8004baa:	18db      	adds	r3, r3, r3
 8004bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bae:	4613      	mov	r3, r2
 8004bb0:	eb42 0303 	adc.w	r3, r2, r3
 8004bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004bbe:	f7fb fb67 	bl	8000290 <__aeabi_uldivmod>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <UART_SetConfig+0x2d4>)
 8004bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8004bcc:	095b      	lsrs	r3, r3, #5
 8004bce:	2164      	movs	r1, #100	@ 0x64
 8004bd0:	fb01 f303 	mul.w	r3, r1, r3
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	3332      	adds	r3, #50	@ 0x32
 8004bda:	4a08      	ldr	r2, [pc, #32]	@ (8004bfc <UART_SetConfig+0x2d4>)
 8004bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004be0:	095b      	lsrs	r3, r3, #5
 8004be2:	f003 0207 	and.w	r2, r3, #7
 8004be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4422      	add	r2, r4
 8004bee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004bf0:	e106      	b.n	8004e00 <UART_SetConfig+0x4d8>
 8004bf2:	bf00      	nop
 8004bf4:	40011000 	.word	0x40011000
 8004bf8:	40011400 	.word	0x40011400
 8004bfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c04:	2200      	movs	r2, #0
 8004c06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004c0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004c12:	4642      	mov	r2, r8
 8004c14:	464b      	mov	r3, r9
 8004c16:	1891      	adds	r1, r2, r2
 8004c18:	6239      	str	r1, [r7, #32]
 8004c1a:	415b      	adcs	r3, r3
 8004c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c22:	4641      	mov	r1, r8
 8004c24:	1854      	adds	r4, r2, r1
 8004c26:	4649      	mov	r1, r9
 8004c28:	eb43 0501 	adc.w	r5, r3, r1
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	00eb      	lsls	r3, r5, #3
 8004c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c3a:	00e2      	lsls	r2, r4, #3
 8004c3c:	4614      	mov	r4, r2
 8004c3e:	461d      	mov	r5, r3
 8004c40:	4643      	mov	r3, r8
 8004c42:	18e3      	adds	r3, r4, r3
 8004c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c48:	464b      	mov	r3, r9
 8004c4a:	eb45 0303 	adc.w	r3, r5, r3
 8004c4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c6e:	4629      	mov	r1, r5
 8004c70:	008b      	lsls	r3, r1, #2
 8004c72:	4621      	mov	r1, r4
 8004c74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c78:	4621      	mov	r1, r4
 8004c7a:	008a      	lsls	r2, r1, #2
 8004c7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004c80:	f7fb fb06 	bl	8000290 <__aeabi_uldivmod>
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	4b60      	ldr	r3, [pc, #384]	@ (8004e0c <UART_SetConfig+0x4e4>)
 8004c8a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	011c      	lsls	r4, r3, #4
 8004c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c96:	2200      	movs	r2, #0
 8004c98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004ca0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ca4:	4642      	mov	r2, r8
 8004ca6:	464b      	mov	r3, r9
 8004ca8:	1891      	adds	r1, r2, r2
 8004caa:	61b9      	str	r1, [r7, #24]
 8004cac:	415b      	adcs	r3, r3
 8004cae:	61fb      	str	r3, [r7, #28]
 8004cb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cb4:	4641      	mov	r1, r8
 8004cb6:	1851      	adds	r1, r2, r1
 8004cb8:	6139      	str	r1, [r7, #16]
 8004cba:	4649      	mov	r1, r9
 8004cbc:	414b      	adcs	r3, r1
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	f04f 0200 	mov.w	r2, #0
 8004cc4:	f04f 0300 	mov.w	r3, #0
 8004cc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ccc:	4659      	mov	r1, fp
 8004cce:	00cb      	lsls	r3, r1, #3
 8004cd0:	4651      	mov	r1, sl
 8004cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cd6:	4651      	mov	r1, sl
 8004cd8:	00ca      	lsls	r2, r1, #3
 8004cda:	4610      	mov	r0, r2
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4642      	mov	r2, r8
 8004ce2:	189b      	adds	r3, r3, r2
 8004ce4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ce8:	464b      	mov	r3, r9
 8004cea:	460a      	mov	r2, r1
 8004cec:	eb42 0303 	adc.w	r3, r2, r3
 8004cf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004cfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d00:	f04f 0200 	mov.w	r2, #0
 8004d04:	f04f 0300 	mov.w	r3, #0
 8004d08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004d0c:	4649      	mov	r1, r9
 8004d0e:	008b      	lsls	r3, r1, #2
 8004d10:	4641      	mov	r1, r8
 8004d12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d16:	4641      	mov	r1, r8
 8004d18:	008a      	lsls	r2, r1, #2
 8004d1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004d1e:	f7fb fab7 	bl	8000290 <__aeabi_uldivmod>
 8004d22:	4602      	mov	r2, r0
 8004d24:	460b      	mov	r3, r1
 8004d26:	4611      	mov	r1, r2
 8004d28:	4b38      	ldr	r3, [pc, #224]	@ (8004e0c <UART_SetConfig+0x4e4>)
 8004d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d2e:	095b      	lsrs	r3, r3, #5
 8004d30:	2264      	movs	r2, #100	@ 0x64
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	1acb      	subs	r3, r1, r3
 8004d38:	011b      	lsls	r3, r3, #4
 8004d3a:	3332      	adds	r3, #50	@ 0x32
 8004d3c:	4a33      	ldr	r2, [pc, #204]	@ (8004e0c <UART_SetConfig+0x4e4>)
 8004d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d42:	095b      	lsrs	r3, r3, #5
 8004d44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d48:	441c      	add	r4, r3
 8004d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d4e:	2200      	movs	r2, #0
 8004d50:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d52:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004d58:	4642      	mov	r2, r8
 8004d5a:	464b      	mov	r3, r9
 8004d5c:	1891      	adds	r1, r2, r2
 8004d5e:	60b9      	str	r1, [r7, #8]
 8004d60:	415b      	adcs	r3, r3
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d68:	4641      	mov	r1, r8
 8004d6a:	1851      	adds	r1, r2, r1
 8004d6c:	6039      	str	r1, [r7, #0]
 8004d6e:	4649      	mov	r1, r9
 8004d70:	414b      	adcs	r3, r1
 8004d72:	607b      	str	r3, [r7, #4]
 8004d74:	f04f 0200 	mov.w	r2, #0
 8004d78:	f04f 0300 	mov.w	r3, #0
 8004d7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d80:	4659      	mov	r1, fp
 8004d82:	00cb      	lsls	r3, r1, #3
 8004d84:	4651      	mov	r1, sl
 8004d86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d8a:	4651      	mov	r1, sl
 8004d8c:	00ca      	lsls	r2, r1, #3
 8004d8e:	4610      	mov	r0, r2
 8004d90:	4619      	mov	r1, r3
 8004d92:	4603      	mov	r3, r0
 8004d94:	4642      	mov	r2, r8
 8004d96:	189b      	adds	r3, r3, r2
 8004d98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	460a      	mov	r2, r1
 8004d9e:	eb42 0303 	adc.w	r3, r2, r3
 8004da2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dae:	667a      	str	r2, [r7, #100]	@ 0x64
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
 8004db8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004dbc:	4649      	mov	r1, r9
 8004dbe:	008b      	lsls	r3, r1, #2
 8004dc0:	4641      	mov	r1, r8
 8004dc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dc6:	4641      	mov	r1, r8
 8004dc8:	008a      	lsls	r2, r1, #2
 8004dca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004dce:	f7fb fa5f 	bl	8000290 <__aeabi_uldivmod>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004e0c <UART_SetConfig+0x4e4>)
 8004dd8:	fba3 1302 	umull	r1, r3, r3, r2
 8004ddc:	095b      	lsrs	r3, r3, #5
 8004dde:	2164      	movs	r1, #100	@ 0x64
 8004de0:	fb01 f303 	mul.w	r3, r1, r3
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	3332      	adds	r3, #50	@ 0x32
 8004dea:	4a08      	ldr	r2, [pc, #32]	@ (8004e0c <UART_SetConfig+0x4e4>)
 8004dec:	fba2 2303 	umull	r2, r3, r2, r3
 8004df0:	095b      	lsrs	r3, r3, #5
 8004df2:	f003 020f 	and.w	r2, r3, #15
 8004df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4422      	add	r2, r4
 8004dfe:	609a      	str	r2, [r3, #8]
}
 8004e00:	bf00      	nop
 8004e02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004e06:	46bd      	mov	sp, r7
 8004e08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e0c:	51eb851f 	.word	0x51eb851f

08004e10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e10:	b084      	sub	sp, #16
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b084      	sub	sp, #16
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	f107 001c 	add.w	r0, r7, #28
 8004e1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d123      	bne.n	8004e72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004e3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d105      	bne.n	8004e66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 faa0 	bl	80053ac <USB_CoreReset>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	73fb      	strb	r3, [r7, #15]
 8004e70:	e01b      	b.n	8004eaa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f000 fa94 	bl	80053ac <USB_CoreReset>
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004e88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d106      	bne.n	8004e9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e9c:	e005      	b.n	8004eaa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004eaa:	7fbb      	ldrb	r3, [r7, #30]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d10b      	bne.n	8004ec8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f043 0206 	orr.w	r2, r3, #6
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f043 0220 	orr.w	r2, r3, #32
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ed4:	b004      	add	sp, #16
 8004ed6:	4770      	bx	lr

08004ed8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f023 0201 	bic.w	r2, r3, #1
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	370c      	adds	r7, #12
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr

08004efa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b084      	sub	sp, #16
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
 8004f02:	460b      	mov	r3, r1
 8004f04:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004f06:	2300      	movs	r3, #0
 8004f08:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004f16:	78fb      	ldrb	r3, [r7, #3]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d115      	bne.n	8004f48 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004f28:	200a      	movs	r0, #10
 8004f2a:	f7fc fcd5 	bl	80018d8 <HAL_Delay>
      ms += 10U;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	330a      	adds	r3, #10
 8004f32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 fa2b 	bl	8005390 <USB_GetMode>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d01e      	beq.n	8004f7e <USB_SetCurrentMode+0x84>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2bc7      	cmp	r3, #199	@ 0xc7
 8004f44:	d9f0      	bls.n	8004f28 <USB_SetCurrentMode+0x2e>
 8004f46:	e01a      	b.n	8004f7e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004f48:	78fb      	ldrb	r3, [r7, #3]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d115      	bne.n	8004f7a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004f5a:	200a      	movs	r0, #10
 8004f5c:	f7fc fcbc 	bl	80018d8 <HAL_Delay>
      ms += 10U;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	330a      	adds	r3, #10
 8004f64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fa12 	bl	8005390 <USB_GetMode>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d005      	beq.n	8004f7e <USB_SetCurrentMode+0x84>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2bc7      	cmp	r3, #199	@ 0xc7
 8004f76:	d9f0      	bls.n	8004f5a <USB_SetCurrentMode+0x60>
 8004f78:	e001      	b.n	8004f7e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e005      	b.n	8004f8a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2bc8      	cmp	r3, #200	@ 0xc8
 8004f82:	d101      	bne.n	8004f88 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e000      	b.n	8004f8a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f94:	b084      	sub	sp, #16
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b086      	sub	sp, #24
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
 8004f9e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004fa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004fae:	2300      	movs	r3, #0
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	e009      	b.n	8004fc8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	3340      	adds	r3, #64	@ 0x40
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	613b      	str	r3, [r7, #16]
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	2b0e      	cmp	r3, #14
 8004fcc:	d9f2      	bls.n	8004fb4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004fce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d11c      	bne.n	8005010 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fe4:	f043 0302 	orr.w	r3, r3, #2
 8004fe8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	639a      	str	r2, [r3, #56]	@ 0x38
 800500e:	e00b      	b.n	8005028 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005014:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005020:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800502e:	461a      	mov	r2, r3
 8005030:	2300      	movs	r3, #0
 8005032:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005034:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005038:	2b01      	cmp	r3, #1
 800503a:	d10d      	bne.n	8005058 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800503c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005040:	2b00      	cmp	r3, #0
 8005042:	d104      	bne.n	800504e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005044:	2100      	movs	r1, #0
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f968 	bl	800531c <USB_SetDevSpeed>
 800504c:	e008      	b.n	8005060 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800504e:	2101      	movs	r1, #1
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f963 	bl	800531c <USB_SetDevSpeed>
 8005056:	e003      	b.n	8005060 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005058:	2103      	movs	r1, #3
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f95e 	bl	800531c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005060:	2110      	movs	r1, #16
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f8fa 	bl	800525c <USB_FlushTxFifo>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f924 	bl	80052c0 <USB_FlushRxFifo>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005088:	461a      	mov	r2, r3
 800508a:	2300      	movs	r3, #0
 800508c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005094:	461a      	mov	r2, r3
 8005096:	2300      	movs	r3, #0
 8005098:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050a0:	461a      	mov	r2, r3
 80050a2:	2300      	movs	r3, #0
 80050a4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	e043      	b.n	8005134 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050c2:	d118      	bne.n	80050f6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10a      	bne.n	80050e0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	015a      	lsls	r2, r3, #5
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	4413      	add	r3, r2
 80050d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050d6:	461a      	mov	r2, r3
 80050d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80050dc:	6013      	str	r3, [r2, #0]
 80050de:	e013      	b.n	8005108 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	015a      	lsls	r2, r3, #5
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ec:	461a      	mov	r2, r3
 80050ee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80050f2:	6013      	str	r3, [r2, #0]
 80050f4:	e008      	b.n	8005108 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	015a      	lsls	r2, r3, #5
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	4413      	add	r3, r2
 80050fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005102:	461a      	mov	r2, r3
 8005104:	2300      	movs	r3, #0
 8005106:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005114:	461a      	mov	r2, r3
 8005116:	2300      	movs	r3, #0
 8005118:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	015a      	lsls	r2, r3, #5
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	4413      	add	r3, r2
 8005122:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005126:	461a      	mov	r2, r3
 8005128:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800512c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	3301      	adds	r3, #1
 8005132:	613b      	str	r3, [r7, #16]
 8005134:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005138:	461a      	mov	r2, r3
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	4293      	cmp	r3, r2
 800513e:	d3b5      	bcc.n	80050ac <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005140:	2300      	movs	r3, #0
 8005142:	613b      	str	r3, [r7, #16]
 8005144:	e043      	b.n	80051ce <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	015a      	lsls	r2, r3, #5
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	4413      	add	r3, r2
 800514e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005158:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800515c:	d118      	bne.n	8005190 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10a      	bne.n	800517a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	015a      	lsls	r2, r3, #5
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4413      	add	r3, r2
 800516c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005170:	461a      	mov	r2, r3
 8005172:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005176:	6013      	str	r3, [r2, #0]
 8005178:	e013      	b.n	80051a2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	015a      	lsls	r2, r3, #5
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	4413      	add	r3, r2
 8005182:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005186:	461a      	mov	r2, r3
 8005188:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	e008      	b.n	80051a2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	015a      	lsls	r2, r3, #5
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	4413      	add	r3, r2
 8005198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800519c:	461a      	mov	r2, r3
 800519e:	2300      	movs	r3, #0
 80051a0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	015a      	lsls	r2, r3, #5
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	4413      	add	r3, r2
 80051aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051ae:	461a      	mov	r2, r3
 80051b0:	2300      	movs	r3, #0
 80051b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	015a      	lsls	r2, r3, #5
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4413      	add	r3, r2
 80051bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c0:	461a      	mov	r2, r3
 80051c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80051c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	3301      	adds	r3, #1
 80051cc:	613b      	str	r3, [r7, #16]
 80051ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80051d2:	461a      	mov	r2, r3
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d3b5      	bcc.n	8005146 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051ec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80051fa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80051fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005200:	2b00      	cmp	r3, #0
 8005202:	d105      	bne.n	8005210 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	f043 0210 	orr.w	r2, r3, #16
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	699a      	ldr	r2, [r3, #24]
 8005214:	4b10      	ldr	r3, [pc, #64]	@ (8005258 <USB_DevInit+0x2c4>)
 8005216:	4313      	orrs	r3, r2
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800521c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005220:	2b00      	cmp	r3, #0
 8005222:	d005      	beq.n	8005230 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	f043 0208 	orr.w	r2, r3, #8
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005230:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005234:	2b01      	cmp	r3, #1
 8005236:	d107      	bne.n	8005248 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005240:	f043 0304 	orr.w	r3, r3, #4
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005248:	7dfb      	ldrb	r3, [r7, #23]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005254:	b004      	add	sp, #16
 8005256:	4770      	bx	lr
 8005258:	803c3800 	.word	0x803c3800

0800525c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	3301      	adds	r3, #1
 800526e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005276:	d901      	bls.n	800527c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e01b      	b.n	80052b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	2b00      	cmp	r3, #0
 8005282:	daf2      	bge.n	800526a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005284:	2300      	movs	r3, #0
 8005286:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	019b      	lsls	r3, r3, #6
 800528c:	f043 0220 	orr.w	r2, r3, #32
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3301      	adds	r3, #1
 8005298:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052a0:	d901      	bls.n	80052a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e006      	b.n	80052b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f003 0320 	and.w	r3, r3, #32
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d0f0      	beq.n	8005294 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	3301      	adds	r3, #1
 80052d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052d8:	d901      	bls.n	80052de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e018      	b.n	8005310 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	daf2      	bge.n	80052cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2210      	movs	r2, #16
 80052ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	3301      	adds	r3, #1
 80052f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052fc:	d901      	bls.n	8005302 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e006      	b.n	8005310 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0310 	and.w	r3, r3, #16
 800530a:	2b10      	cmp	r3, #16
 800530c:	d0f0      	beq.n	80052f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	78fb      	ldrb	r3, [r7, #3]
 8005336:	68f9      	ldr	r1, [r7, #12]
 8005338:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800533c:	4313      	orrs	r3, r2
 800533e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800534e:	b480      	push	{r7}
 8005350:	b085      	sub	sp, #20
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005368:	f023 0303 	bic.w	r3, r3, #3
 800536c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800537c:	f043 0302 	orr.w	r3, r3, #2
 8005380:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3714      	adds	r7, #20
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	f003 0301 	and.w	r3, r3, #1
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b085      	sub	sp, #20
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	3301      	adds	r3, #1
 80053bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053c4:	d901      	bls.n	80053ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e022      	b.n	8005410 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	daf2      	bge.n	80053b8 <USB_CoreReset+0xc>

  count = 10U;
 80053d2:	230a      	movs	r3, #10
 80053d4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80053d6:	e002      	b.n	80053de <USB_CoreReset+0x32>
  {
    count--;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3b01      	subs	r3, #1
 80053dc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1f9      	bne.n	80053d8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	f043 0201 	orr.w	r2, r3, #1
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	3301      	adds	r3, #1
 80053f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053fc:	d901      	bls.n	8005402 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e006      	b.n	8005410 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b01      	cmp	r3, #1
 800540c:	d0f0      	beq.n	80053f0 <USB_CoreReset+0x44>

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	4603      	mov	r3, r0
 8005424:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8005426:	bf00      	nop
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8005432:	b480      	push	{r7}
 8005434:	b083      	sub	sp, #12
 8005436:	af00      	add	r7, sp, #0
 8005438:	4603      	mov	r3, r0
 800543a:	460a      	mov	r2, r1
 800543c:	71fb      	strb	r3, [r7, #7]
 800543e:	4613      	mov	r3, r2
 8005440:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr

0800544e <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	4603      	mov	r3, r0
 8005456:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	4603      	mov	r3, r0
 800546c:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800546e:	bf00      	nop
 8005470:	370c      	adds	r7, #12
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr

0800547a <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 800547a:	b480      	push	{r7}
 800547c:	b083      	sub	sp, #12
 800547e:	af00      	add	r7, sp, #0
 8005480:	4603      	mov	r3, r0
 8005482:	71fb      	strb	r3, [r7, #7]
 8005484:	460b      	mov	r3, r1
 8005486:	71bb      	strb	r3, [r7, #6]
 8005488:	4613      	mov	r3, r2
 800548a:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr

08005498 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	6039      	str	r1, [r7, #0]
 80054a2:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	4603      	mov	r3, r0
 80054b8:	460a      	mov	r2, r1
 80054ba:	71fb      	strb	r3, [r7, #7]
 80054bc:	4613      	mov	r3, r2
 80054be:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	4603      	mov	r3, r0
 80054d4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 80054d6:	79fb      	ldrb	r3, [r7, #7]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <tud_cdc_n_connected+0x14>
 80054dc:	2300      	movs	r3, #0
 80054de:	e034      	b.n	800554a <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 80054e0:	f004 f802 	bl	80094e8 <tud_mounted>
 80054e4:	4603      	mov	r3, r0
 80054e6:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 80054e8:	f004 f810 	bl	800950c <tud_suspended>
 80054ec:	4603      	mov	r3, r0
 80054ee:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 80054f0:	7dfb      	ldrb	r3, [r7, #23]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d007      	beq.n	8005506 <tud_cdc_n_connected+0x3a>
 80054f6:	7dbb      	ldrb	r3, [r7, #22]
 80054f8:	f083 0301 	eor.w	r3, r3, #1
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <tud_cdc_n_connected+0x3a>
 8005502:	2301      	movs	r3, #1
 8005504:	e000      	b.n	8005508 <tud_cdc_n_connected+0x3c>
 8005506:	2300      	movs	r3, #0
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 800550e:	f083 0301 	eor.w	r3, r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <tud_cdc_n_connected+0x50>
 8005518:	2300      	movs	r3, #0
 800551a:	e016      	b.n	800554a <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800551c:	79fb      	ldrb	r3, [r7, #7]
 800551e:	4a0d      	ldr	r2, [pc, #52]	@ (8005554 <tud_cdc_n_connected+0x88>)
 8005520:	21b4      	movs	r1, #180	@ 0xb4
 8005522:	fb01 f303 	mul.w	r3, r1, r3
 8005526:	4413      	add	r3, r2
 8005528:	3303      	adds	r3, #3
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	613b      	str	r3, [r7, #16]
 800552e:	2300      	movs	r3, #0
 8005530:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005532:	7bfb      	ldrb	r3, [r7, #15]
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	fa22 f303 	lsr.w	r3, r2, r3
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	bf14      	ite	ne
 8005542:	2301      	movne	r3, #1
 8005544:	2300      	moveq	r3, #0
 8005546:	b2db      	uxtb	r3, r3
 8005548:	bf00      	nop
}
 800554a:	4618      	mov	r0, r3
 800554c:	3718      	adds	r7, #24
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	20010b38 	.word	0x20010b38

08005558 <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 8005558:	b480      	push	{r7}
 800555a:	b089      	sub	sp, #36	@ 0x24
 800555c:	af00      	add	r7, sp, #0
 800555e:	4603      	mov	r3, r0
 8005560:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8005562:	79fb      	ldrb	r3, [r7, #7]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <tud_cdc_n_available+0x14>
 8005568:	2300      	movs	r3, #0
 800556a:	e034      	b.n	80055d6 <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 800556c:	79fb      	ldrb	r3, [r7, #7]
 800556e:	22b4      	movs	r2, #180	@ 0xb4
 8005570:	fb02 f303 	mul.w	r3, r2, r3
 8005574:	3318      	adds	r3, #24
 8005576:	4a1b      	ldr	r2, [pc, #108]	@ (80055e4 <tud_cdc_n_available+0x8c>)
 8005578:	4413      	add	r3, r2
 800557a:	3308      	adds	r3, #8
 800557c:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	3308      	adds	r3, #8
 8005582:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	8899      	ldrh	r1, [r3, #4]
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	891b      	ldrh	r3, [r3, #8]
 800558c:	b29a      	uxth	r2, r3
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	895b      	ldrh	r3, [r3, #10]
 8005592:	b29b      	uxth	r3, r3
 8005594:	82f9      	strh	r1, [r7, #22]
 8005596:	82ba      	strh	r2, [r7, #20]
 8005598:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 800559a:	8aba      	ldrh	r2, [r7, #20]
 800559c:	8a7b      	ldrh	r3, [r7, #18]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d304      	bcc.n	80055ac <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 80055a2:	8aba      	ldrh	r2, [r7, #20]
 80055a4:	8a7b      	ldrh	r3, [r7, #18]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	e008      	b.n	80055be <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80055ac:	8afb      	ldrh	r3, [r7, #22]
 80055ae:	005b      	lsls	r3, r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	8ab9      	ldrh	r1, [r7, #20]
 80055b4:	8a7b      	ldrh	r3, [r7, #18]
 80055b6:	1acb      	subs	r3, r1, r3
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	4413      	add	r3, r2
 80055bc:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80055be:	69ba      	ldr	r2, [r7, #24]
 80055c0:	8892      	ldrh	r2, [r2, #4]
 80055c2:	823b      	strh	r3, [r7, #16]
 80055c4:	4613      	mov	r3, r2
 80055c6:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80055c8:	8a3a      	ldrh	r2, [r7, #16]
 80055ca:	89fb      	ldrh	r3, [r7, #14]
 80055cc:	4293      	cmp	r3, r2
 80055ce:	bf28      	it	cs
 80055d0:	4613      	movcs	r3, r2
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	bf00      	nop
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3724      	adds	r7, #36	@ 0x24
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	20010b38 	.word	0x20010b38

080055e8 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
 80055f4:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <tud_cdc_n_read+0x18>
 80055fc:	2300      	movs	r3, #0
 80055fe:	e010      	b.n	8005622 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8005600:	7bfb      	ldrb	r3, [r7, #15]
 8005602:	22b4      	movs	r2, #180	@ 0xb4
 8005604:	fb02 f303 	mul.w	r3, r2, r3
 8005608:	4a08      	ldr	r2, [pc, #32]	@ (800562c <tud_cdc_n_read+0x44>)
 800560a:	4413      	add	r3, r2
 800560c:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	7818      	ldrb	r0, [r3, #0]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f103 0120 	add.w	r1, r3, #32
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	f008 ff24 	bl	800e468 <tu_edpt_stream_read>
 8005620:	4603      	mov	r3, r0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	20010b38 	.word	0x20010b38

08005630 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
 800563c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800563e:	7bfb      	ldrb	r3, [r7, #15]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <tud_cdc_n_write+0x18>
 8005644:	2300      	movs	r3, #0
 8005646:	e010      	b.n	800566a <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	22b4      	movs	r2, #180	@ 0xb4
 800564c:	fb02 f303 	mul.w	r3, r2, r3
 8005650:	4a08      	ldr	r2, [pc, #32]	@ (8005674 <tud_cdc_n_write+0x44>)
 8005652:	4413      	add	r3, r2
 8005654:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	7818      	ldrb	r0, [r3, #0]
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f103 010c 	add.w	r1, r3, #12
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	f008 fc0c 	bl	800de80 <tu_edpt_stream_write>
 8005668:	4603      	mov	r3, r0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3718      	adds	r7, #24
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	20010b38 	.word	0x20010b38

08005678 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d001      	beq.n	800568c <tud_cdc_n_write_flush+0x14>
 8005688:	2300      	movs	r3, #0
 800568a:	e00f      	b.n	80056ac <tud_cdc_n_write_flush+0x34>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800568c:	79fb      	ldrb	r3, [r7, #7]
 800568e:	22b4      	movs	r2, #180	@ 0xb4
 8005690:	fb02 f303 	mul.w	r3, r2, r3
 8005694:	4a07      	ldr	r2, [pc, #28]	@ (80056b4 <tud_cdc_n_write_flush+0x3c>)
 8005696:	4413      	add	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_cdc->rhport, &p_cdc->stream.tx);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	781a      	ldrb	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	330c      	adds	r3, #12
 80056a2:	4619      	mov	r1, r3
 80056a4:	4610      	mov	r0, r2
 80056a6:	f008 fb1b 	bl	800dce0 <tu_edpt_stream_write_xfer>
 80056aa:	4603      	mov	r3, r0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	20010b38 	.word	0x20010b38

080056b8 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b088      	sub	sp, #32
 80056bc:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80056be:	22b4      	movs	r2, #180	@ 0xb4
 80056c0:	2100      	movs	r1, #0
 80056c2:	4829      	ldr	r0, [pc, #164]	@ (8005768 <cdcd_init+0xb0>)
 80056c4:	f008 ff40 	bl	800e548 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80056c8:	2300      	movs	r3, #0
 80056ca:	73fb      	strb	r3, [r7, #15]
 80056cc:	e044      	b.n	8005758 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
 80056d0:	22b4      	movs	r2, #180	@ 0xb4
 80056d2:	fb02 f303 	mul.w	r3, r2, r3
 80056d6:	4a24      	ldr	r2, [pc, #144]	@ (8005768 <cdcd_init+0xb0>)
 80056d8:	4413      	add	r3, r2
 80056da:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	22ff      	movs	r2, #255	@ 0xff
 80056e0:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80056e8:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	2200      	movs	r2, #0
 80056ee:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	2200      	movs	r2, #0
 80056f4:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2208      	movs	r2, #8
 80056fa:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80056fc:	2300      	movs	r3, #0
 80056fe:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 8005700:	2300      	movs	r3, #0
 8005702:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f103 0020 	add.w	r0, r3, #32
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	3374      	adds	r3, #116	@ 0x74
 800570e:	2240      	movs	r2, #64	@ 0x40
 8005710:	9203      	str	r2, [sp, #12]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	9202      	str	r2, [sp, #8]
 8005716:	2240      	movs	r2, #64	@ 0x40
 8005718:	9201      	str	r2, [sp, #4]
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	2300      	movs	r3, #0
 800571e:	2200      	movs	r2, #0
 8005720:	2100      	movs	r1, #0
 8005722:	f008 fa10 	bl	800db46 <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f103 000c 	add.w	r0, r3, #12
 800572c:	4b0f      	ldr	r3, [pc, #60]	@ (800576c <cdcd_init+0xb4>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005734:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 800573a:	2240      	movs	r2, #64	@ 0x40
 800573c:	9203      	str	r2, [sp, #12]
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	9202      	str	r2, [sp, #8]
 8005742:	2240      	movs	r2, #64	@ 0x40
 8005744:	9201      	str	r2, [sp, #4]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	460b      	mov	r3, r1
 800574a:	2201      	movs	r2, #1
 800574c:	2100      	movs	r1, #0
 800574e:	f008 f9fa 	bl	800db46 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005752:	7bfb      	ldrb	r3, [r7, #15]
 8005754:	3301      	adds	r3, #1
 8005756:	73fb      	strb	r3, [r7, #15]
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d0b7      	beq.n	80056ce <cdcd_init+0x16>
  }
}
 800575e:	bf00      	nop
 8005760:	bf00      	nop
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	20010b38 	.word	0x20010b38
 800576c:	20000024 	.word	0x20000024

08005770 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005776:	2300      	movs	r3, #0
 8005778:	71fb      	strb	r3, [r7, #7]
 800577a:	e013      	b.n	80057a4 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800577c:	79fb      	ldrb	r3, [r7, #7]
 800577e:	22b4      	movs	r2, #180	@ 0xb4
 8005780:	fb02 f303 	mul.w	r3, r2, r3
 8005784:	4a0b      	ldr	r2, [pc, #44]	@ (80057b4 <cdcd_deinit+0x44>)
 8005786:	4413      	add	r3, r2
 8005788:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	3320      	adds	r3, #32
 800578e:	4618      	mov	r0, r3
 8005790:	f008 fa01 	bl	800db96 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	330c      	adds	r3, #12
 8005798:	4618      	mov	r0, r3
 800579a:	f008 f9fc 	bl	800db96 <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	3301      	adds	r3, #1
 80057a2:	71fb      	strb	r3, [r7, #7]
 80057a4:	79fb      	ldrb	r3, [r7, #7]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0e8      	beq.n	800577c <cdcd_deinit+0xc>
  }
  return true;
 80057aa:	2301      	movs	r3, #1
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3708      	adds	r7, #8
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	20010b38 	.word	0x20010b38

080057b8 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	4603      	mov	r3, r0
 80057c0:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80057c2:	2300      	movs	r3, #0
 80057c4:	75fb      	strb	r3, [r7, #23]
 80057c6:	e028      	b.n	800581a <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80057c8:	7dfb      	ldrb	r3, [r7, #23]
 80057ca:	22b4      	movs	r2, #180	@ 0xb4
 80057cc:	fb02 f303 	mul.w	r3, r2, r3
 80057d0:	4a16      	ldr	r2, [pc, #88]	@ (800582c <cdcd_reset+0x74>)
 80057d2:	4413      	add	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 80057d6:	2204      	movs	r2, #4
 80057d8:	2100      	movs	r1, #0
 80057da:	6938      	ldr	r0, [r7, #16]
 80057dc:	f008 feb4 	bl	800e548 <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	f103 0214 	add.w	r2, r3, #20
 80057e6:	4b12      	ldr	r3, [pc, #72]	@ (8005830 <cdcd_reset+0x78>)
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	4619      	mov	r1, r3
 80057f2:	4610      	mov	r0, r2
 80057f4:	f002 ffd6 	bl	80087a4 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	3320      	adds	r3, #32
 80057fc:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	2200      	movs	r2, #0
 8005802:	705a      	strb	r2, [r3, #1]
}
 8005804:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	330c      	adds	r3, #12
 800580a:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	705a      	strb	r2, [r3, #1]
}
 8005812:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005814:	7dfb      	ldrb	r3, [r7, #23]
 8005816:	3301      	adds	r3, #1
 8005818:	75fb      	strb	r3, [r7, #23]
 800581a:	7dfb      	ldrb	r3, [r7, #23]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d0d3      	beq.n	80057c8 <cdcd_reset+0x10>
  }
}
 8005820:	bf00      	nop
 8005822:	bf00      	nop
 8005824:	3718      	adds	r7, #24
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20010b38 	.word	0x20010b38
 8005830:	20000024 	.word	0x20000024

08005834 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8005834:	b580      	push	{r7, lr}
 8005836:	b0b0      	sub	sp, #192	@ 0xc0
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	6039      	str	r1, [r7, #0]
 800583e:	71fb      	strb	r3, [r7, #7]
 8005840:	4613      	mov	r3, r2
 8005842:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	795b      	ldrb	r3, [r3, #5]
 8005848:	2b02      	cmp	r3, #2
 800584a:	d103      	bne.n	8005854 <cdcd_open+0x20>
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	799b      	ldrb	r3, [r3, #6]
 8005850:	2b02      	cmp	r3, #2
 8005852:	d001      	beq.n	8005858 <cdcd_open+0x24>
 8005854:	2300      	movs	r3, #0
 8005856:	e207      	b.n	8005c68 <cdcd_open+0x434>
 8005858:	2300      	movs	r3, #0
 800585a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800585e:	2300      	movs	r3, #0
 8005860:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8005864:	e02a      	b.n	80058bc <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8005866:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800586a:	22b4      	movs	r2, #180	@ 0xb4
 800586c:	fb02 f303 	mul.w	r3, r2, r3
 8005870:	4aa3      	ldr	r2, [pc, #652]	@ (8005b00 <cdcd_open+0x2cc>)
 8005872:	4413      	add	r3, r2
 8005874:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005878:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800587c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005880:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8005884:	429a      	cmp	r2, r3
 8005886:	d011      	beq.n	80058ac <cdcd_open+0x78>
 8005888:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800588c:	7b5b      	ldrb	r3, [r3, #13]
 800588e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8005892:	429a      	cmp	r2, r3
 8005894:	d00a      	beq.n	80058ac <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005896:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800589a:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800589c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d106      	bne.n	80058b2 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 80058a4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <cdcd_open+0x7e>
      return idx;
 80058ac:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80058b0:	e009      	b.n	80058c6 <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80058b2:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80058b6:	3301      	adds	r3, #1
 80058b8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80058bc:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0d0      	beq.n	8005866 <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 80058c4:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 80058c6:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 80058ca:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00c      	beq.n	80058ec <cdcd_open+0xb8>
 80058d2:	4b8c      	ldr	r3, [pc, #560]	@ (8005b04 <cdcd_open+0x2d0>)
 80058d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d000      	beq.n	80058e8 <cdcd_open+0xb4>
 80058e6:	be00      	bkpt	0x0000
 80058e8:	2300      	movs	r3, #0
 80058ea:	e1bd      	b.n	8005c68 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80058ec:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80058f0:	22b4      	movs	r2, #180	@ 0xb4
 80058f2:	fb02 f303 	mul.w	r3, r2, r3
 80058f6:	4a82      	ldr	r2, [pc, #520]	@ (8005b00 <cdcd_open+0x2cc>)
 80058f8:	4413      	add	r3, r2
 80058fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80058fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005902:	79fa      	ldrb	r2, [r7, #7]
 8005904:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	789a      	ldrb	r2, [r3, #2]
 800590a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800590e:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8005916:	88bb      	ldrh	r3, [r7, #4]
 8005918:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800591c:	4413      	add	r3, r2
 800591e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005926:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005928:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 800592a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	461a      	mov	r2, r3
 8005930:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005932:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8005934:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8005938:	e00b      	b.n	8005952 <cdcd_open+0x11e>
 800593a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800593e:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005940:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005942:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005944:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	461a      	mov	r2, r3
 800594a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800594c:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 800594e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005952:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005956:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005958:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800595c:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 800595e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005960:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005962:	429a      	cmp	r2, r3
 8005964:	d301      	bcc.n	800596a <cdcd_open+0x136>
    return false;
 8005966:	2300      	movs	r3, #0
 8005968:	e00e      	b.n	8005988 <cdcd_open+0x154>
 800596a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800596c:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 800596e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005970:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005972:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800597a:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 800597c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800597e:	429a      	cmp	r2, r3
 8005980:	bf2c      	ite	cs
 8005982:	2301      	movcs	r3, #1
 8005984:	2300      	movcc	r3, #0
 8005986:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8005988:	2b00      	cmp	r3, #0
 800598a:	d007      	beq.n	800599c <cdcd_open+0x168>
 800598c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005990:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005992:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005994:	3301      	adds	r3, #1
 8005996:	781b      	ldrb	r3, [r3, #0]
 8005998:	2b24      	cmp	r3, #36	@ 0x24
 800599a:	d0ce      	beq.n	800593a <cdcd_open+0x106>
 800599c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80059a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059a4:	3301      	adds	r3, #1
 80059a6:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 80059a8:	2b05      	cmp	r3, #5
 80059aa:	d12e      	bne.n	8005a0a <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 80059ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80059b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80059b4:	79fb      	ldrb	r3, [r7, #7]
 80059b6:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 80059ba:	4618      	mov	r0, r3
 80059bc:	f005 f986 	bl	800accc <usbd_edpt_open>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f083 0301 	eor.w	r3, r3, #1
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00c      	beq.n	80059e6 <cdcd_open+0x1b2>
 80059cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005b04 <cdcd_open+0x2d0>)
 80059ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d000      	beq.n	80059e2 <cdcd_open+0x1ae>
 80059e0:	be00      	bkpt	0x0000
 80059e2:	2300      	movs	r3, #0
 80059e4:	e140      	b.n	8005c68 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 80059e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059ea:	789a      	ldrb	r2, [r3, #2]
 80059ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059f0:	709a      	strb	r2, [r3, #2]
 80059f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80059f6:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 80059f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059fa:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 80059fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a04:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8005a06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005a0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a12:	3301      	adds	r3, #1
 8005a14:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	f040 8121 	bne.w	8005c5e <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8005a1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8005a24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a28:	795b      	ldrb	r3, [r3, #5]
 8005a2a:	2b0a      	cmp	r3, #10
 8005a2c:	f040 8117 	bne.w	8005c5e <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8005a30:	2300      	movs	r3, #0
 8005a32:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8005a36:	e0fc      	b.n	8005c32 <cdcd_open+0x3fe>
 8005a38:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a3e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a42:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8005a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d301      	bcc.n	8005a50 <cdcd_open+0x21c>
    return false;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	e00e      	b.n	8005a6e <cdcd_open+0x23a>
 8005a50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005a54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a60:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8005a62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a64:	429a      	cmp	r2, r3
 8005a66:	bf2c      	ite	cs
 8005a68:	2301      	movcs	r3, #1
 8005a6a:	2300      	movcc	r3, #0
 8005a6c:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8005a6e:	f083 0301 	eor.w	r3, r3, #1
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f040 80e5 	bne.w	8005c44 <cdcd_open+0x410>
 8005a7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a82:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a8c:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8005a8e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8005a92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8005a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a9e:	785b      	ldrb	r3, [r3, #1]
 8005aa0:	2b05      	cmp	r3, #5
 8005aa2:	d107      	bne.n	8005ab4 <cdcd_open+0x280>
 8005aa4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005aa8:	78db      	ldrb	r3, [r3, #3]
 8005aaa:	f003 0303 	and.w	r3, r3, #3
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d00c      	beq.n	8005ace <cdcd_open+0x29a>
 8005ab4:	4b13      	ldr	r3, [pc, #76]	@ (8005b04 <cdcd_open+0x2d0>)
 8005ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d000      	beq.n	8005aca <cdcd_open+0x296>
 8005ac8:	be00      	bkpt	0x0000
 8005aca:	2300      	movs	r3, #0
 8005acc:	e0cc      	b.n	8005c68 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8005ace:	79fb      	ldrb	r3, [r7, #7]
 8005ad0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f005 f8f9 	bl	800accc <usbd_edpt_open>
 8005ada:	4603      	mov	r3, r0
 8005adc:	f083 0301 	eor.w	r3, r3, #1
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d010      	beq.n	8005b08 <cdcd_open+0x2d4>
 8005ae6:	4b07      	ldr	r3, [pc, #28]	@ (8005b04 <cdcd_open+0x2d0>)
 8005ae8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005aec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d000      	beq.n	8005afc <cdcd_open+0x2c8>
 8005afa:	be00      	bkpt	0x0000
 8005afc:	2300      	movs	r3, #0
 8005afe:	e0b3      	b.n	8005c68 <cdcd_open+0x434>
 8005b00:	20010b38 	.word	0x20010b38
 8005b04:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8005b08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b0c:	789b      	ldrb	r3, [r3, #2]
 8005b0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005b12:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005b16:	09db      	lsrs	r3, r3, #7
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d139      	bne.n	8005b92 <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8005b1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b22:	330c      	adds	r3, #12
 8005b24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8005b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b36:	789a      	ldrb	r2, [r3, #2]
 8005b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3a:	705a      	strb	r2, [r3, #1]
 8005b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3e:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8005b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b42:	889b      	ldrh	r3, [r3, #4]
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b4a:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8005b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b50:	bf0c      	ite	eq
 8005b52:	2301      	moveq	r3, #1
 8005b54:	2300      	movne	r3, #0
 8005b56:	b2d9      	uxtb	r1, r3
 8005b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b5a:	7813      	ldrb	r3, [r2, #0]
 8005b5c:	f361 0341 	bfi	r3, r1, #1, #1
 8005b60:	7013      	strb	r3, [r2, #0]
}
 8005b62:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8005b64:	4b42      	ldr	r3, [pc, #264]	@ (8005c70 <cdcd_open+0x43c>)
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d006      	beq.n	8005b80 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8005b72:	79fb      	ldrb	r3, [r7, #7]
 8005b74:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f008 f8b1 	bl	800dce0 <tu_edpt_stream_write_xfer>
 8005b7e:	e053      	b.n	8005c28 <cdcd_open+0x3f4>
 8005b80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b84:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8005b86:	6a3b      	ldr	r3, [r7, #32]
 8005b88:	3308      	adds	r3, #8
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f002 fdf9 	bl	8008782 <tu_fifo_clear>
 8005b90:	e04a      	b.n	8005c28 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8005b92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b96:	3320      	adds	r3, #32
 8005b98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ba0:	61fb      	str	r3, [r7, #28]
 8005ba2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ba6:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	789a      	ldrb	r2, [r3, #2]
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	705a      	strb	r2, [r3, #1]
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	889b      	ldrh	r3, [r3, #4]
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bbe:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8005bc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bc4:	bf0c      	ite	eq
 8005bc6:	2301      	moveq	r3, #1
 8005bc8:	2300      	movne	r3, #0
 8005bca:	b2d9      	uxtb	r1, r3
 8005bcc:	69fa      	ldr	r2, [r7, #28]
 8005bce:	7813      	ldrb	r3, [r2, #0]
 8005bd0:	f361 0341 	bfi	r3, r1, #1, #1
 8005bd4:	7013      	strb	r3, [r2, #0]
}
 8005bd6:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8005bd8:	4b25      	ldr	r3, [pc, #148]	@ (8005c70 <cdcd_open+0x43c>)
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	f083 0301 	eor.w	r3, r3, #1
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d007      	beq.n	8005bfc <cdcd_open+0x3c8>
 8005bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005bf0:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	3308      	adds	r3, #8
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f002 fdc3 	bl	8008782 <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8005bfc:	79fb      	ldrb	r3, [r7, #7]
 8005bfe:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8005c02:	4618      	mov	r0, r3
 8005c04:	f008 fa94 	bl	800e130 <tu_edpt_stream_read_xfer>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10c      	bne.n	8005c28 <cdcd_open+0x3f4>
 8005c0e:	4b19      	ldr	r3, [pc, #100]	@ (8005c74 <cdcd_open+0x440>)
 8005c10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d000      	beq.n	8005c24 <cdcd_open+0x3f0>
 8005c22:	be00      	bkpt	0x0000
 8005c24:	2300      	movs	r3, #0
 8005c26:	e01f      	b.n	8005c68 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8005c28:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8005c32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005c36:	791b      	ldrb	r3, [r3, #4]
 8005c38:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	f4ff aefb 	bcc.w	8005a38 <cdcd_open+0x204>
 8005c42:	e000      	b.n	8005c46 <cdcd_open+0x412>
          break;
 8005c44:	bf00      	nop
 8005c46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005c4a:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	461a      	mov	r2, r3
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8005c5a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8005c5e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	b29b      	uxth	r3, r3
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	37c0      	adds	r7, #192	@ 0xc0
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	20000024 	.word	0x20000024
 8005c74:	e000edf0 	.word	0xe000edf0

08005c78 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b08a      	sub	sp, #40	@ 0x28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	4603      	mov	r3, r0
 8005c80:	603a      	str	r2, [r7, #0]
 8005c82:	71fb      	strb	r3, [r7, #7]
 8005c84:	460b      	mov	r3, r1
 8005c86:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b20      	cmp	r3, #32
 8005c94:	d001      	beq.n	8005c9a <cdcd_control_xfer_cb+0x22>
 8005c96:	2300      	movs	r3, #0
 8005c98:	e0d9      	b.n	8005e4e <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005ca0:	e014      	b.n	8005ccc <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8005ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ca6:	22b4      	movs	r2, #180	@ 0xb4
 8005ca8:	fb02 f303 	mul.w	r3, r2, r3
 8005cac:	4a6a      	ldr	r2, [pc, #424]	@ (8005e58 <cdcd_control_xfer_cb+0x1e0>)
 8005cae:	4413      	add	r3, r2
 8005cb0:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	785b      	ldrb	r3, [r3, #1]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	889b      	ldrh	r3, [r3, #4]
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d009      	beq.n	8005cd6 <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8005cc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d0e6      	beq.n	8005ca2 <cdcd_control_xfer_cb+0x2a>
 8005cd4:	e000      	b.n	8005cd8 <cdcd_control_xfer_cb+0x60>
      break;
 8005cd6:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8005cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d001      	beq.n	8005ce4 <cdcd_control_xfer_cb+0x6c>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	e0b4      	b.n	8005e4e <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	785b      	ldrb	r3, [r3, #1]
 8005ce8:	3b20      	subs	r3, #32
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	f200 80a5 	bhi.w	8005e3a <cdcd_control_xfer_cb+0x1c2>
 8005cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf8 <cdcd_control_xfer_cb+0x80>)
 8005cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf6:	bf00      	nop
 8005cf8:	08005d09 	.word	0x08005d09
 8005cfc:	08005d39 	.word	0x08005d39
 8005d00:	08005d51 	.word	0x08005d51
 8005d04:	08005e0f 	.word	0x08005e0f
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8005d08:	79bb      	ldrb	r3, [r7, #6]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d107      	bne.n	8005d1e <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	1d1a      	adds	r2, r3, #4
 8005d12:	79f8      	ldrb	r0, [r7, #7]
 8005d14:	2307      	movs	r3, #7
 8005d16:	6839      	ldr	r1, [r7, #0]
 8005d18:	f005 fae8 	bl	800b2ec <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8005d1c:	e08f      	b.n	8005e3e <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005d1e:	79bb      	ldrb	r3, [r7, #6]
 8005d20:	2b03      	cmp	r3, #3
 8005d22:	f040 808c 	bne.w	8005e3e <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	1d1a      	adds	r2, r3, #4
 8005d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d2e:	4611      	mov	r1, r2
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7ff fbb1 	bl	8005498 <tud_cdc_line_coding_cb>
      break;
 8005d36:	e082      	b.n	8005e3e <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8005d38:	79bb      	ldrb	r3, [r7, #6]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	f040 8081 	bne.w	8005e42 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8005d40:	6a3b      	ldr	r3, [r7, #32]
 8005d42:	1d1a      	adds	r2, r3, #4
 8005d44:	79f8      	ldrb	r0, [r7, #7]
 8005d46:	2307      	movs	r3, #7
 8005d48:	6839      	ldr	r1, [r7, #0]
 8005d4a:	f005 facf 	bl	800b2ec <tud_control_xfer>
      }
      break;
 8005d4e:	e078      	b.n	8005e42 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8005d50:	79bb      	ldrb	r3, [r7, #6]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d105      	bne.n	8005d62 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	6839      	ldr	r1, [r7, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f005 fa42 	bl	800b1e4 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8005d60:	e071      	b.n	8005e46 <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005d62:	79bb      	ldrb	r3, [r7, #6]
 8005d64:	2b03      	cmp	r3, #3
 8005d66:	d16e      	bne.n	8005e46 <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	885b      	ldrh	r3, [r3, #2]
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	613b      	str	r3, [r7, #16]
 8005d70:	2300      	movs	r3, #0
 8005d72:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005d74:	7bfb      	ldrb	r3, [r7, #15]
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	fa22 f303 	lsr.w	r3, r2, r3
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	bf14      	ite	ne
 8005d84:	2301      	movne	r3, #1
 8005d86:	2300      	moveq	r3, #0
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	885b      	ldrh	r3, [r3, #2]
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	61bb      	str	r3, [r7, #24]
 8005d94:	2301      	movs	r3, #1
 8005d96:	75fb      	strb	r3, [r7, #23]
 8005d98:	7dfb      	ldrb	r3, [r7, #23]
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005da0:	f003 0301 	and.w	r3, r3, #1
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	bf14      	ite	ne
 8005da8:	2301      	movne	r3, #1
 8005daa:	2300      	moveq	r3, #0
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	885b      	ldrh	r3, [r3, #2]
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8005dbc:	4b27      	ldr	r3, [pc, #156]	@ (8005e5c <cdcd_control_xfer_cb+0x1e4>)
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d013      	beq.n	8005df2 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8005dca:	6a3b      	ldr	r3, [r7, #32]
 8005dcc:	f103 0214 	add.w	r2, r3, #20
 8005dd0:	7ffb      	ldrb	r3, [r7, #31]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	bf14      	ite	ne
 8005dd6:	2301      	movne	r3, #1
 8005dd8:	2300      	moveq	r3, #0
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	f083 0301 	eor.w	r3, r3, #1
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	4619      	mov	r1, r3
 8005dea:	4610      	mov	r0, r2
 8005dec:	f002 fcda 	bl	80087a4 <tu_fifo_set_overwritable>
 8005df0:	e005      	b.n	8005dfe <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8005df2:	6a3b      	ldr	r3, [r7, #32]
 8005df4:	3314      	adds	r3, #20
 8005df6:	2100      	movs	r1, #0
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f002 fcd3 	bl	80087a4 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8005dfe:	7fba      	ldrb	r2, [r7, #30]
 8005e00:	7ff9      	ldrb	r1, [r7, #31]
 8005e02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7ff fb37 	bl	800547a <tud_cdc_line_state_cb>
      break;
 8005e0c:	e01b      	b.n	8005e46 <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8005e0e:	79bb      	ldrb	r3, [r7, #6]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d105      	bne.n	8005e20 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8005e14:	79fb      	ldrb	r3, [r7, #7]
 8005e16:	6839      	ldr	r1, [r7, #0]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f005 f9e3 	bl	800b1e4 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8005e1e:	e014      	b.n	8005e4a <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005e20:	79bb      	ldrb	r3, [r7, #6]
 8005e22:	2b03      	cmp	r3, #3
 8005e24:	d111      	bne.n	8005e4a <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	885b      	ldrh	r3, [r3, #2]
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e30:	4611      	mov	r1, r2
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7ff fb3c 	bl	80054b0 <tud_cdc_send_break_cb>
      break;
 8005e38:	e007      	b.n	8005e4a <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	e007      	b.n	8005e4e <cdcd_control_xfer_cb+0x1d6>
      break;
 8005e3e:	bf00      	nop
 8005e40:	e004      	b.n	8005e4c <cdcd_control_xfer_cb+0x1d4>
      break;
 8005e42:	bf00      	nop
 8005e44:	e002      	b.n	8005e4c <cdcd_control_xfer_cb+0x1d4>
      break;
 8005e46:	bf00      	nop
 8005e48:	e000      	b.n	8005e4c <cdcd_control_xfer_cb+0x1d4>
      break;
 8005e4a:	bf00      	nop
  }

  return true;
 8005e4c:	2301      	movs	r3, #1
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3728      	adds	r7, #40	@ 0x28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20010b38 	.word	0x20010b38
 8005e5c:	20000024 	.word	0x20000024

08005e60 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b098      	sub	sp, #96	@ 0x60
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	603b      	str	r3, [r7, #0]
 8005e68:	4603      	mov	r3, r0
 8005e6a:	71fb      	strb	r3, [r7, #7]
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	71bb      	strb	r3, [r7, #6]
 8005e70:	4613      	mov	r3, r2
 8005e72:	717b      	strb	r3, [r7, #5]
 8005e74:	79bb      	ldrb	r3, [r7, #6]
 8005e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005e80:	e026      	b.n	8005ed0 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8005e82:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005e86:	22b4      	movs	r2, #180	@ 0xb4
 8005e88:	fb02 f303 	mul.w	r3, r2, r3
 8005e8c:	4a81      	ldr	r2, [pc, #516]	@ (8006094 <cdcd_xfer_cb+0x234>)
 8005e8e:	4413      	add	r3, r2
 8005e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e94:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005e98:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d00f      	beq.n	8005ec0 <cdcd_xfer_cb+0x60>
 8005ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ea2:	7b5b      	ldrb	r3, [r3, #13]
 8005ea4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d009      	beq.n	8005ec0 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eae:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005eb0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d106      	bne.n	8005ec6 <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005eb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d002      	beq.n	8005ec6 <cdcd_xfer_cb+0x66>
      return idx;
 8005ec0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005ec4:	e009      	b.n	8005eda <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005ec6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005eca:	3301      	adds	r3, #1
 8005ecc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005ed0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d0d4      	beq.n	8005e82 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8005ed8:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8005eda:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8005ede:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00a      	beq.n	8005efc <cdcd_xfer_cb+0x9c>
 8005ee6:	4b6c      	ldr	r3, [pc, #432]	@ (8006098 <cdcd_xfer_cb+0x238>)
 8005ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d000      	beq.n	8005ef8 <cdcd_xfer_cb+0x98>
 8005ef6:	be00      	bkpt	0x0000
 8005ef8:	2300      	movs	r3, #0
 8005efa:	e0c7      	b.n	800608c <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8005efc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005f00:	22b4      	movs	r2, #180	@ 0xb4
 8005f02:	fb02 f303 	mul.w	r3, r2, r3
 8005f06:	4a63      	ldr	r2, [pc, #396]	@ (8006094 <cdcd_xfer_cb+0x234>)
 8005f08:	4413      	add	r3, r2
 8005f0a:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8005f0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f0e:	3320      	adds	r3, #32
 8005f10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8005f12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f14:	330c      	adds	r3, #12
 8005f16:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8005f18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f1a:	785b      	ldrb	r3, [r3, #1]
 8005f1c:	79ba      	ldrb	r2, [r7, #6]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	f040 8091 	bne.w	8006046 <cdcd_xfer_cb+0x1e6>
 8005f24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8005f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2e:	3308      	adds	r3, #8
 8005f30:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 8005f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f34:	889b      	ldrh	r3, [r3, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d014      	beq.n	8005f64 <cdcd_xfer_cb+0x104>
 8005f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d010      	beq.n	8005f64 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8005f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f44:	f103 0208 	add.w	r2, r3, #8
 8005f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005f4e:	b289      	uxth	r1, r1
 8005f50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f54:	460b      	mov	r3, r1
 8005f56:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8005f58:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f60:	f002 ff5c 	bl	8008e1c <tu_fifo_write_n_access_mode>
}
 8005f64:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8005f66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f68:	7adb      	ldrb	r3, [r3, #11]
 8005f6a:	2bff      	cmp	r3, #255	@ 0xff
 8005f6c:	d04a      	beq.n	8006004 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8005f6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f70:	3308      	adds	r3, #8
 8005f72:	f107 0208 	add.w	r2, r7, #8
 8005f76:	4611      	mov	r1, r2
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f003 f996 	bl	80092aa <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8005f7e:	8a3b      	ldrh	r3, [r7, #16]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d005      	beq.n	8005f90 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	8a3b      	ldrh	r3, [r7, #16]
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	4413      	add	r3, r2
 8005f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f8e:	e00a      	b.n	8005fa6 <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8005f90:	893b      	ldrh	r3, [r7, #8]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d005      	beq.n	8005fa2 <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	893b      	ldrh	r3, [r7, #8]
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	4413      	add	r3, r2
 8005f9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fa0:	e001      	b.n	8005fa6 <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8005fa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d02b      	beq.n	8006004 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8005fac:	2300      	movs	r3, #0
 8005fae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fb0:	e022      	b.n	8005ff8 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 8005fb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fb4:	7ada      	ldrb	r2, [r3, #11]
 8005fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d108      	bne.n	8005fd0 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8005fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc0:	7ada      	ldrb	r2, [r3, #11]
 8005fc2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7ff fa32 	bl	8005432 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8005fce:	e019      	b.n	8006004 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d105      	bne.n	8005fe4 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	893b      	ldrh	r3, [r7, #8]
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	4413      	add	r3, r2
 8005fe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fe2:	e006      	b.n	8005ff2 <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d00a      	beq.n	8006002 <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8005fec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8005ff2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ff8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d3d8      	bcc.n	8005fb2 <cdcd_xfer_cb+0x152>
 8006000:	e000      	b.n	8006004 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 8006002:	bf00      	nop
 8006004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006006:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8006008:	6a3b      	ldr	r3, [r7, #32]
 800600a:	3308      	adds	r3, #8
 800600c:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	891b      	ldrh	r3, [r3, #8]
 8006012:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	895b      	ldrh	r3, [r3, #10]
 8006018:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 800601a:	8b7a      	ldrh	r2, [r7, #26]
 800601c:	8b3b      	ldrh	r3, [r7, #24]
 800601e:	429a      	cmp	r2, r3
 8006020:	bf0c      	ite	eq
 8006022:	2301      	moveq	r3, #1
 8006024:	2300      	movne	r3, #0
 8006026:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8006028:	f083 0301 	eor.w	r3, r3, #1
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d004      	beq.n	800603c <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 8006032:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff f9f0 	bl	800541c <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 800603c:	79fb      	ldrb	r3, [r7, #7]
 800603e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006040:	4618      	mov	r0, r3
 8006042:	f008 f875 	bl	800e130 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8006046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006048:	785b      	ldrb	r3, [r3, #1]
 800604a:	79ba      	ldrb	r2, [r7, #6]
 800604c:	429a      	cmp	r2, r3
 800604e:	d112      	bne.n	8006076 <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8006050:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006054:	4618      	mov	r0, r3
 8006056:	f7ff f9fa 	bl	800544e <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 800605a:	79fb      	ldrb	r3, [r7, #7]
 800605c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800605e:	4618      	mov	r0, r3
 8006060:	f007 fe3e 	bl	800dce0 <tu_edpt_stream_write_xfer>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d105      	bne.n	8006076 <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 800606a:	79fb      	ldrb	r3, [r7, #7]
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006070:	4618      	mov	r0, r3
 8006072:	f007 fd9b 	bl	800dbac <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 8006076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006078:	789b      	ldrb	r3, [r3, #2]
 800607a:	79ba      	ldrb	r2, [r7, #6]
 800607c:	429a      	cmp	r2, r3
 800607e:	d104      	bne.n	800608a <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 8006080:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006084:	4618      	mov	r0, r3
 8006086:	f7ff f9ed 	bl	8005464 <tud_cdc_notify_complete_cb>
  }

  return true;
 800608a:	2301      	movs	r3, #1
}
 800608c:	4618      	mov	r0, r3
 800608e:	3760      	adds	r7, #96	@ 0x60
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	20010b38 	.word	0x20010b38
 8006098:	e000edf0 	.word	0xe000edf0

0800609c <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	4603      	mov	r3, r0
 80060a4:	460a      	mov	r2, r1
 80060a6:	71fb      	strb	r3, [r7, #7]
 80060a8:	4613      	mov	r3, r2
 80060aa:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4603      	mov	r3, r0
 80060c0:	460a      	mov	r2, r1
 80060c2:	71fb      	strb	r3, [r7, #7]
 80060c4:	4613      	mov	r3, r2
 80060c6:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 80060c8:	2301      	movs	r3, #1
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	370c      	adds	r7, #12
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr

080060d6 <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	4603      	mov	r3, r0
 80060de:	6039      	str	r1, [r7, #0]
 80060e0:	71fb      	strb	r3, [r7, #7]
 80060e2:	4613      	mov	r3, r2
 80060e4:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 80060f2:	b480      	push	{r7}
 80060f4:	b083      	sub	sp, #12
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	603a      	str	r2, [r7, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	4603      	mov	r3, r0
 80060fe:	71fb      	strb	r3, [r7, #7]
 8006100:	460b      	mov	r3, r1
 8006102:	71bb      	strb	r3, [r7, #6]
 8006104:	4613      	mov	r3, r2
 8006106:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <tud_hid_n_ready>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_hid_n_ready(uint8_t instance) {
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	4603      	mov	r3, r0
 800611c:	71fb      	strb	r3, [r7, #7]
  uint8_t const rhport = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	73fb      	strb	r3, [r7, #15]
  uint8_t const ep_in = _hidd_itf[instance].ep_in;
 8006122:	79fa      	ldrb	r2, [r7, #7]
 8006124:	491d      	ldr	r1, [pc, #116]	@ (800619c <tud_hid_n_ready+0x88>)
 8006126:	4613      	mov	r3, r2
 8006128:	005b      	lsls	r3, r3, #1
 800612a:	4413      	add	r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	440b      	add	r3, r1
 8006130:	3301      	adds	r3, #1
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	73bb      	strb	r3, [r7, #14]
  const bool is_mounted = tud_mounted();
 8006136:	f003 f9d7 	bl	80094e8 <tud_mounted>
 800613a:	4603      	mov	r3, r0
 800613c:	737b      	strb	r3, [r7, #13]
  const bool is_suspended = tud_suspended();
 800613e:	f003 f9e5 	bl	800950c <tud_suspended>
 8006142:	4603      	mov	r3, r0
 8006144:	733b      	strb	r3, [r7, #12]
  return is_mounted && !is_suspended;
 8006146:	7b7b      	ldrb	r3, [r7, #13]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d007      	beq.n	800615c <tud_hid_n_ready+0x48>
 800614c:	7b3b      	ldrb	r3, [r7, #12]
 800614e:	f083 0301 	eor.w	r3, r3, #1
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d001      	beq.n	800615c <tud_hid_n_ready+0x48>
 8006158:	2301      	movs	r3, #1
 800615a:	e000      	b.n	800615e <tud_hid_n_ready+0x4a>
 800615c:	2300      	movs	r3, #0
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	b2db      	uxtb	r3, r3
  return tud_ready() && (ep_in != 0) && !usbd_edpt_busy(rhport, ep_in);
 8006164:	2b00      	cmp	r3, #0
 8006166:	d010      	beq.n	800618a <tud_hid_n_ready+0x76>
 8006168:	7bbb      	ldrb	r3, [r7, #14]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00d      	beq.n	800618a <tud_hid_n_ready+0x76>
 800616e:	7bba      	ldrb	r2, [r7, #14]
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	4611      	mov	r1, r2
 8006174:	4618      	mov	r0, r3
 8006176:	f004 ff33 	bl	800afe0 <usbd_edpt_busy>
 800617a:	4603      	mov	r3, r0
 800617c:	f083 0301 	eor.w	r3, r3, #1
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d001      	beq.n	800618a <tud_hid_n_ready+0x76>
 8006186:	2301      	movs	r3, #1
 8006188:	e000      	b.n	800618c <tud_hid_n_ready+0x78>
 800618a:	2300      	movs	r3, #0
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	b2db      	uxtb	r3, r3
}
 8006192:	4618      	mov	r0, r3
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	20010bec 	.word	0x20010bec

080061a0 <tud_hid_n_report>:

bool tud_hid_n_report(uint8_t instance, uint8_t report_id, void const *report, uint16_t len) {
 80061a0:	b590      	push	{r4, r7, lr}
 80061a2:	b091      	sub	sp, #68	@ 0x44
 80061a4:	af02      	add	r7, sp, #8
 80061a6:	603a      	str	r2, [r7, #0]
 80061a8:	461a      	mov	r2, r3
 80061aa:	4603      	mov	r3, r0
 80061ac:	71fb      	strb	r3, [r7, #7]
 80061ae:	460b      	mov	r3, r1
 80061b0:	71bb      	strb	r3, [r7, #6]
 80061b2:	4613      	mov	r3, r2
 80061b4:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(instance < CFG_TUD_HID);
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d001      	beq.n	80061c0 <tud_hid_n_report+0x20>
 80061bc:	2300      	movs	r3, #0
 80061be:	e091      	b.n	80062e4 <tud_hid_n_report+0x144>
  const uint8_t rhport = 0;
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  hidd_interface_t *p_hid = &_hidd_itf[instance];
 80061c6:	79fa      	ldrb	r2, [r7, #7]
 80061c8:	4613      	mov	r3, r2
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	4413      	add	r3, r2
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4a46      	ldr	r2, [pc, #280]	@ (80062ec <tud_hid_n_report+0x14c>)
 80061d2:	4413      	add	r3, r2
 80061d4:	633b      	str	r3, [r7, #48]	@ 0x30
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 80061d6:	79fa      	ldrb	r2, [r7, #7]
 80061d8:	4613      	mov	r3, r2
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	4413      	add	r3, r2
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	4a43      	ldr	r2, [pc, #268]	@ (80062f0 <tud_hid_n_report+0x150>)
 80061e2:	4413      	add	r3, r2
 80061e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // claim endpoint
  TU_VERIFY(usbd_edpt_claim(rhport, p_hid->ep_in));
 80061e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e8:	785a      	ldrb	r2, [r3, #1]
 80061ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80061ee:	4611      	mov	r1, r2
 80061f0:	4618      	mov	r0, r3
 80061f2:	f004 fdb1 	bl	800ad58 <usbd_edpt_claim>
 80061f6:	4603      	mov	r3, r0
 80061f8:	f083 0301 	eor.w	r3, r3, #1
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <tud_hid_n_report+0x66>
 8006202:	2300      	movs	r3, #0
 8006204:	e06e      	b.n	80062e4 <tud_hid_n_report+0x144>

  // prepare data
  if (report_id) {
 8006206:	79bb      	ldrb	r3, [r7, #6]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d032      	beq.n	8006272 <tud_hid_n_report+0xd2>
    p_epbuf->epin[0] = report_id;
 800620c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620e:	79ba      	ldrb	r2, [r7, #6]
 8006210:	741a      	strb	r2, [r3, #16]
    TU_VERIFY(0 == tu_memcpy_s(p_epbuf->epin + 1, CFG_TUD_HID_EP_BUFSIZE - 1, report, len));
 8006212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006214:	3310      	adds	r3, #16
 8006216:	1c5a      	adds	r2, r3, #1
 8006218:	88bb      	ldrh	r3, [r7, #4]
 800621a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800621c:	220f      	movs	r2, #15
 800621e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	623a      	str	r2, [r7, #32]
 8006224:	61fb      	str	r3, [r7, #28]
  if (dest == NULL) {
 8006226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006228:	2b00      	cmp	r3, #0
 800622a:	d102      	bne.n	8006232 <tud_hid_n_report+0x92>
    return -1;
 800622c:	f04f 33ff 	mov.w	r3, #4294967295
 8006230:	e017      	b.n	8006262 <tud_hid_n_report+0xc2>
  if (count == 0u) {
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <tud_hid_n_report+0x9c>
    return 0;
 8006238:	2300      	movs	r3, #0
 800623a:	e012      	b.n	8006262 <tud_hid_n_report+0xc2>
  if (src == NULL) {
 800623c:	6a3b      	ldr	r3, [r7, #32]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d102      	bne.n	8006248 <tud_hid_n_report+0xa8>
    return -1;
 8006242:	f04f 33ff 	mov.w	r3, #4294967295
 8006246:	e00c      	b.n	8006262 <tud_hid_n_report+0xc2>
  if (count > destsz) {
 8006248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	429a      	cmp	r2, r3
 800624e:	d202      	bcs.n	8006256 <tud_hid_n_report+0xb6>
    return -1;
 8006250:	f04f 33ff 	mov.w	r3, #4294967295
 8006254:	e005      	b.n	8006262 <tud_hid_n_report+0xc2>
  (void) memcpy(dest, src, count);
 8006256:	69fa      	ldr	r2, [r7, #28]
 8006258:	6a39      	ldr	r1, [r7, #32]
 800625a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800625c:	f008 f9be 	bl	800e5dc <memcpy>
  return 0;
 8006260:	2300      	movs	r3, #0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <tud_hid_n_report+0xca>
 8006266:	2300      	movs	r3, #0
 8006268:	e03c      	b.n	80062e4 <tud_hid_n_report+0x144>
    len++;
 800626a:	88bb      	ldrh	r3, [r7, #4]
 800626c:	3301      	adds	r3, #1
 800626e:	80bb      	strh	r3, [r7, #4]
 8006270:	e02b      	b.n	80062ca <tud_hid_n_report+0x12a>
  } else {
    TU_VERIFY(0 == tu_memcpy_s(p_epbuf->epin, CFG_TUD_HID_EP_BUFSIZE, report, len));
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	f103 0210 	add.w	r2, r3, #16
 8006278:	88bb      	ldrh	r3, [r7, #4]
 800627a:	61ba      	str	r2, [r7, #24]
 800627c:	2210      	movs	r2, #16
 800627e:	617a      	str	r2, [r7, #20]
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	613a      	str	r2, [r7, #16]
 8006284:	60fb      	str	r3, [r7, #12]
  if (dest == NULL) {
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d102      	bne.n	8006292 <tud_hid_n_report+0xf2>
    return -1;
 800628c:	f04f 33ff 	mov.w	r3, #4294967295
 8006290:	e017      	b.n	80062c2 <tud_hid_n_report+0x122>
  if (count == 0u) {
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <tud_hid_n_report+0xfc>
    return 0;
 8006298:	2300      	movs	r3, #0
 800629a:	e012      	b.n	80062c2 <tud_hid_n_report+0x122>
  if (src == NULL) {
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d102      	bne.n	80062a8 <tud_hid_n_report+0x108>
    return -1;
 80062a2:	f04f 33ff 	mov.w	r3, #4294967295
 80062a6:	e00c      	b.n	80062c2 <tud_hid_n_report+0x122>
  if (count > destsz) {
 80062a8:	697a      	ldr	r2, [r7, #20]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d202      	bcs.n	80062b6 <tud_hid_n_report+0x116>
    return -1;
 80062b0:	f04f 33ff 	mov.w	r3, #4294967295
 80062b4:	e005      	b.n	80062c2 <tud_hid_n_report+0x122>
  (void) memcpy(dest, src, count);
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	6939      	ldr	r1, [r7, #16]
 80062ba:	69b8      	ldr	r0, [r7, #24]
 80062bc:	f008 f98e 	bl	800e5dc <memcpy>
  return 0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d001      	beq.n	80062ca <tud_hid_n_report+0x12a>
 80062c6:	2300      	movs	r3, #0
 80062c8:	e00c      	b.n	80062e4 <tud_hid_n_report+0x144>
  }

  return usbd_edpt_xfer(rhport, p_hid->ep_in, p_epbuf->epin, len, false);
 80062ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062cc:	7859      	ldrb	r1, [r3, #1]
 80062ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d0:	f103 0210 	add.w	r2, r3, #16
 80062d4:	88bb      	ldrh	r3, [r7, #4]
 80062d6:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80062da:	2400      	movs	r4, #0
 80062dc:	9400      	str	r4, [sp, #0]
 80062de:	f004 fd8b 	bl	800adf8 <usbd_edpt_xfer>
 80062e2:	4603      	mov	r3, r0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	373c      	adds	r7, #60	@ 0x3c
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd90      	pop	{r4, r7, pc}
 80062ec:	20010bec 	.word	0x20010bec
 80062f0:	20010bf8 	.word	0x20010bf8

080062f4 <tud_hid_n_keyboard_report>:

uint8_t tud_hid_n_get_protocol(uint8_t instance) {
  return _hidd_itf[instance].protocol_mode;
}

bool tud_hid_n_keyboard_report(uint8_t instance, uint8_t report_id, uint8_t modifier, const uint8_t keycode[6]) {
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	603b      	str	r3, [r7, #0]
 80062fc:	4603      	mov	r3, r0
 80062fe:	71fb      	strb	r3, [r7, #7]
 8006300:	460b      	mov	r3, r1
 8006302:	71bb      	strb	r3, [r7, #6]
 8006304:	4613      	mov	r3, r2
 8006306:	717b      	strb	r3, [r7, #5]
  hid_keyboard_report_t report;
  report.modifier = modifier;
 8006308:	797b      	ldrb	r3, [r7, #5]
 800630a:	723b      	strb	r3, [r7, #8]
  report.reserved = 0;
 800630c:	2300      	movs	r3, #0
 800630e:	727b      	strb	r3, [r7, #9]

  if (keycode) {
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <tud_hid_n_keyboard_report+0x32>
    memcpy(report.keycode, keycode, sizeof(report.keycode));
 8006316:	683a      	ldr	r2, [r7, #0]
 8006318:	f107 030a 	add.w	r3, r7, #10
 800631c:	6811      	ldr	r1, [r2, #0]
 800631e:	6019      	str	r1, [r3, #0]
 8006320:	8892      	ldrh	r2, [r2, #4]
 8006322:	809a      	strh	r2, [r3, #4]
 8006324:	e007      	b.n	8006336 <tud_hid_n_keyboard_report+0x42>
  } else {
    tu_memclr(report.keycode, 6);
 8006326:	f107 0308 	add.w	r3, r7, #8
 800632a:	3302      	adds	r3, #2
 800632c:	2206      	movs	r2, #6
 800632e:	2100      	movs	r1, #0
 8006330:	4618      	mov	r0, r3
 8006332:	f008 f909 	bl	800e548 <memset>
  }

  return tud_hid_n_report(instance, report_id, &report, sizeof(report));
 8006336:	f107 0208 	add.w	r2, r7, #8
 800633a:	79b9      	ldrb	r1, [r7, #6]
 800633c:	79f8      	ldrb	r0, [r7, #7]
 800633e:	2308      	movs	r3, #8
 8006340:	f7ff ff2e 	bl	80061a0 <tud_hid_n_report>
 8006344:	4603      	mov	r3, r0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800634e:	b580      	push	{r7, lr}
 8006350:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8006352:	2000      	movs	r0, #0
 8006354:	f000 f80a 	bl	800636c <hidd_reset>
}
 8006358:	bf00      	nop
 800635a:	bd80      	pop	{r7, pc}

0800635c <hidd_deinit>:

bool hidd_deinit(void) {
 800635c:	b480      	push	{r7}
 800635e:	af00      	add	r7, sp, #0
  return true;
 8006360:	2301      	movs	r3, #1
}
 8006362:	4618      	mov	r0, r3
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	4603      	mov	r3, r0
 8006374:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8006376:	220c      	movs	r2, #12
 8006378:	2100      	movs	r1, #0
 800637a:	4803      	ldr	r0, [pc, #12]	@ (8006388 <hidd_reset+0x1c>)
 800637c:	f008 f8e4 	bl	800e548 <memset>
}
 8006380:	bf00      	nop
 8006382:	3708      	adds	r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	20010bec 	.word	0x20010bec

0800638c <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 800638c:	b580      	push	{r7, lr}
 800638e:	b094      	sub	sp, #80	@ 0x50
 8006390:	af02      	add	r7, sp, #8
 8006392:	4603      	mov	r3, r0
 8006394:	6039      	str	r1, [r7, #0]
 8006396:	71fb      	strb	r3, [r7, #7]
 8006398:	4613      	mov	r3, r2
 800639a:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	795b      	ldrb	r3, [r3, #5]
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d001      	beq.n	80063a8 <hidd_open+0x1c>
 80063a4:	2300      	movs	r3, #0
 80063a6:	e0d0      	b.n	800654a <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	791b      	ldrb	r3, [r3, #4]
 80063ac:	461a      	mov	r2, r3
 80063ae:	00d2      	lsls	r2, r2, #3
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 80063b4:	3312      	adds	r3, #18
 80063b6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 80063ba:	88ba      	ldrh	r2, [r7, #4]
 80063bc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d20a      	bcs.n	80063da <hidd_open+0x4e>
 80063c4:	4b63      	ldr	r3, [pc, #396]	@ (8006554 <hidd_open+0x1c8>)
 80063c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0301 	and.w	r3, r3, #1
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d000      	beq.n	80063d6 <hidd_open+0x4a>
 80063d4:	be00      	bkpt	0x0000
 80063d6:	2300      	movs	r3, #0
 80063d8:	e0b7      	b.n	800654a <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 80063da:	2300      	movs	r3, #0
 80063dc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063e0:	e011      	b.n	8006406 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 80063e2:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80063e6:	4613      	mov	r3, r2
 80063e8:	005b      	lsls	r3, r3, #1
 80063ea:	4413      	add	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4a5a      	ldr	r2, [pc, #360]	@ (8006558 <hidd_open+0x1cc>)
 80063f0:	4413      	add	r3, r2
 80063f2:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 80063f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063f6:	785b      	ldrb	r3, [r3, #1]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d009      	beq.n	8006410 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 80063fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006400:	3301      	adds	r3, #1
 8006402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006406:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800640a:	2b00      	cmp	r3, #0
 800640c:	d0e9      	beq.n	80063e2 <hidd_open+0x56>
 800640e:	e000      	b.n	8006412 <hidd_open+0x86>
      break;
 8006410:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8006412:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00a      	beq.n	8006430 <hidd_open+0xa4>
 800641a:	4b4e      	ldr	r3, [pc, #312]	@ (8006554 <hidd_open+0x1c8>)
 800641c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800641e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b00      	cmp	r3, #0
 8006428:	d000      	beq.n	800642c <hidd_open+0xa0>
 800642a:	be00      	bkpt	0x0000
 800642c:	2300      	movs	r3, #0
 800642e:	e08c      	b.n	800654a <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8006430:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8006434:	4613      	mov	r3, r2
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	4413      	add	r3, r2
 800643a:	011b      	lsls	r3, r3, #4
 800643c:	4a47      	ldr	r2, [pc, #284]	@ (800655c <hidd_open+0x1d0>)
 800643e:	4413      	add	r3, r2
 8006440:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006448:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	461a      	mov	r2, r3
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8006458:	63bb      	str	r3, [r7, #56]	@ 0x38
 800645a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800645c:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	3301      	adds	r3, #1
 8006462:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8006464:	2b21      	cmp	r3, #33	@ 0x21
 8006466:	d00a      	beq.n	800647e <hidd_open+0xf2>
 8006468:	4b3a      	ldr	r3, [pc, #232]	@ (8006554 <hidd_open+0x1c8>)
 800646a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800646c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	d000      	beq.n	800647a <hidd_open+0xee>
 8006478:	be00      	bkpt	0x0000
 800647a:	2300      	movs	r3, #0
 800647c:	e065      	b.n	800654a <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 800647e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006480:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006482:	609a      	str	r2, [r3, #8]
 8006484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006486:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8006496:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	7919      	ldrb	r1, [r3, #4]
 800649c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800649e:	3302      	adds	r3, #2
 80064a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064a2:	3201      	adds	r2, #1
 80064a4:	79f8      	ldrb	r0, [r7, #7]
 80064a6:	9201      	str	r2, [sp, #4]
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	2303      	movs	r3, #3
 80064ac:	460a      	mov	r2, r1
 80064ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80064b0:	f004 fba4 	bl	800abfc <usbd_open_edpt_pair>
 80064b4:	4603      	mov	r3, r0
 80064b6:	f083 0301 	eor.w	r3, r3, #1
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00a      	beq.n	80064d6 <hidd_open+0x14a>
 80064c0:	4b24      	ldr	r3, [pc, #144]	@ (8006554 <hidd_open+0x1c8>)
 80064c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80064c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d000      	beq.n	80064d2 <hidd_open+0x146>
 80064d0:	be00      	bkpt	0x0000
 80064d2:	2300      	movs	r3, #0
 80064d4:	e039      	b.n	800654a <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	799b      	ldrb	r3, [r3, #6]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d103      	bne.n	80064e6 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	79da      	ldrb	r2, [r3, #7]
 80064e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064e4:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 80064e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064e8:	2201      	movs	r2, #1
 80064ea:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	789a      	ldrb	r2, [r3, #2]
 80064f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064f2:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 80064f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	3307      	adds	r3, #7
 80064fa:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	881a      	ldrh	r2, [r3, #0]
 8006500:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006502:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8006504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006506:	789b      	ldrb	r3, [r3, #2]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d01c      	beq.n	8006546 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800650c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800650e:	7899      	ldrb	r1, [r3, #2]
 8006510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006512:	f103 0220 	add.w	r2, r3, #32
 8006516:	79f8      	ldrb	r0, [r7, #7]
 8006518:	2300      	movs	r3, #0
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	2310      	movs	r3, #16
 800651e:	f004 fc6b 	bl	800adf8 <usbd_edpt_xfer>
 8006522:	4603      	mov	r3, r0
 8006524:	f083 0301 	eor.w	r3, r3, #1
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00b      	beq.n	8006546 <hidd_open+0x1ba>
 800652e:	4b09      	ldr	r3, [pc, #36]	@ (8006554 <hidd_open+0x1c8>)
 8006530:	637b      	str	r3, [r7, #52]	@ 0x34
 8006532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b00      	cmp	r3, #0
 800653c:	d000      	beq.n	8006540 <hidd_open+0x1b4>
 800653e:	be00      	bkpt	0x0000
 8006540:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006544:	e001      	b.n	800654a <hidd_open+0x1be>
  }

  return drv_len;
 8006546:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 800654a:	4618      	mov	r0, r3
 800654c:	3748      	adds	r7, #72	@ 0x48
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	e000edf0 	.word	0xe000edf0
 8006558:	20010bec 	.word	0x20010bec
 800655c:	20010bf8 	.word	0x20010bf8

08006560 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8006560:	b580      	push	{r7, lr}
 8006562:	b094      	sub	sp, #80	@ 0x50
 8006564:	af02      	add	r7, sp, #8
 8006566:	4603      	mov	r3, r0
 8006568:	603a      	str	r2, [r7, #0]
 800656a:	71fb      	strb	r3, [r7, #7]
 800656c:	460b      	mov	r3, r1
 800656e:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	f003 031f 	and.w	r3, r3, #31
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b01      	cmp	r3, #1
 800657c:	d001      	beq.n	8006582 <hidd_control_xfer_cb+0x22>
 800657e:	2300      	movs	r3, #0
 8006580:	e1d6      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	889b      	ldrh	r3, [r3, #4]
 8006586:	b29b      	uxth	r3, r3
 8006588:	b2db      	uxtb	r3, r3
 800658a:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800658c:	2300      	movs	r3, #0
 800658e:	77bb      	strb	r3, [r7, #30]
 8006590:	e00f      	b.n	80065b2 <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 8006592:	7fba      	ldrb	r2, [r7, #30]
 8006594:	498f      	ldr	r1, [pc, #572]	@ (80067d4 <hidd_control_xfer_cb+0x274>)
 8006596:	4613      	mov	r3, r2
 8006598:	005b      	lsls	r3, r3, #1
 800659a:	4413      	add	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	440b      	add	r3, r1
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	7ffa      	ldrb	r2, [r7, #31]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d101      	bne.n	80065ac <hidd_control_xfer_cb+0x4c>
      return i;
 80065a8:	7fbb      	ldrb	r3, [r7, #30]
 80065aa:	e006      	b.n	80065ba <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80065ac:	7fbb      	ldrb	r3, [r7, #30]
 80065ae:	3301      	adds	r3, #1
 80065b0:	77bb      	strb	r3, [r7, #30]
 80065b2:	7fbb      	ldrb	r3, [r7, #30]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d0ec      	beq.n	8006592 <hidd_control_xfer_cb+0x32>
  return 0xFF;
 80065b8:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80065ba:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 80065be:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <hidd_control_xfer_cb+0x6a>
 80065c6:	2300      	movs	r3, #0
 80065c8:	e1b2      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 80065ca:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80065ce:	4613      	mov	r3, r2
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	4413      	add	r3, r2
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	4a7f      	ldr	r2, [pc, #508]	@ (80067d4 <hidd_control_xfer_cb+0x274>)
 80065d8:	4413      	add	r3, r2
 80065da:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 80065dc:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80065e0:	4613      	mov	r3, r2
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	4413      	add	r3, r2
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	4a7b      	ldr	r2, [pc, #492]	@ (80067d8 <hidd_control_xfer_cb+0x278>)
 80065ea:	4413      	add	r3, r2
 80065ec:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d145      	bne.n	8006688 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 80065fc:	79bb      	ldrb	r3, [r7, #6]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	f040 8195 	bne.w	800692e <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	885b      	ldrh	r3, [r3, #2]
 8006608:	b29b      	uxth	r3, r3
 800660a:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800660c:	8bbb      	ldrh	r3, [r7, #28]
 800660e:	0a1b      	lsrs	r3, r3, #8
 8006610:	b29b      	uxth	r3, r3
 8006612:	b2db      	uxtb	r3, r3
 8006614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	785b      	ldrb	r3, [r3, #1]
 800661c:	2b06      	cmp	r3, #6
 800661e:	d11b      	bne.n	8006658 <hidd_control_xfer_cb+0xf8>
 8006620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006624:	2b21      	cmp	r3, #33	@ 0x21
 8006626:	d117      	bne.n	8006658 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8006628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d101      	bne.n	8006634 <hidd_control_xfer_cb+0xd4>
 8006630:	2300      	movs	r3, #0
 8006632:	e17d      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8006634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	79f8      	ldrb	r0, [r7, #7]
 8006640:	6839      	ldr	r1, [r7, #0]
 8006642:	f004 fe53 	bl	800b2ec <tud_control_xfer>
 8006646:	4603      	mov	r3, r0
 8006648:	f083 0301 	eor.w	r3, r3, #1
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	f000 816d 	beq.w	800692e <hidd_control_xfer_cb+0x3ce>
 8006654:	2300      	movs	r3, #0
 8006656:	e16b      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	785b      	ldrb	r3, [r3, #1]
 800665c:	2b06      	cmp	r3, #6
 800665e:	d111      	bne.n	8006684 <hidd_control_xfer_cb+0x124>
 8006660:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006664:	2b22      	cmp	r3, #34	@ 0x22
 8006666:	d10d      	bne.n	8006684 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8006668:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800666c:	4618      	mov	r0, r3
 800666e:	f7fa ff31 	bl	80014d4 <tud_hid_descriptor_report_cb>
 8006672:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 8006674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006676:	889b      	ldrh	r3, [r3, #4]
 8006678:	79f8      	ldrb	r0, [r7, #7]
 800667a:	6a3a      	ldr	r2, [r7, #32]
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	f004 fe35 	bl	800b2ec <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8006682:	e154      	b.n	800692e <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8006684:	2300      	movs	r3, #0
 8006686:	e153      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b20      	cmp	r3, #32
 8006694:	f040 813e 	bne.w	8006914 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	785b      	ldrb	r3, [r3, #1]
 800669c:	3b01      	subs	r3, #1
 800669e:	2b0a      	cmp	r3, #10
 80066a0:	f200 8136 	bhi.w	8006910 <hidd_control_xfer_cb+0x3b0>
 80066a4:	a201      	add	r2, pc, #4	@ (adr r2, 80066ac <hidd_control_xfer_cb+0x14c>)
 80066a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066aa:	bf00      	nop
 80066ac:	080066d9 	.word	0x080066d9
 80066b0:	080068af 	.word	0x080068af
 80066b4:	080068c5 	.word	0x080068c5
 80066b8:	08006911 	.word	0x08006911
 80066bc:	08006911 	.word	0x08006911
 80066c0:	08006911 	.word	0x08006911
 80066c4:	08006911 	.word	0x08006911
 80066c8:	08006911 	.word	0x08006911
 80066cc:	080067af 	.word	0x080067af
 80066d0:	08006869 	.word	0x08006869
 80066d4:	080068db 	.word	0x080068db
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 80066d8:	79bb      	ldrb	r3, [r7, #6]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	f040 811c 	bne.w	8006918 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	885b      	ldrh	r3, [r3, #2]
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	82bb      	strh	r3, [r7, #20]
 80066e8:	8abb      	ldrh	r3, [r7, #20]
 80066ea:	0a1b      	lsrs	r3, r3, #8
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	885b      	ldrh	r3, [r3, #2]
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80066fc:	8afb      	ldrh	r3, [r7, #22]
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	88db      	ldrh	r3, [r3, #6]
 800670c:	b29b      	uxth	r3, r3
 800670e:	837b      	strh	r3, [r7, #26]
 8006710:	2310      	movs	r3, #16
 8006712:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006714:	8b7a      	ldrh	r2, [r7, #26]
 8006716:	8b3b      	ldrh	r3, [r7, #24]
 8006718:	4293      	cmp	r3, r2
 800671a:	bf28      	it	cs
 800671c:	4613      	movcs	r3, r2
 800671e:	b29b      	uxth	r3, r3
 8006720:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8006724:	2300      	movs	r3, #0
 8006726:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 800672a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d013      	beq.n	800675a <hidd_control_xfer_cb+0x1fa>
 8006732:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006736:	2b01      	cmp	r3, #1
 8006738:	d90f      	bls.n	800675a <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 800673a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800673c:	1c5a      	adds	r2, r3, #1
 800673e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006740:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8006744:	701a      	strb	r2, [r3, #0]
            req_len--;
 8006746:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800674a:	3b01      	subs	r3, #1
 800674c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 8006750:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006754:	3301      	adds	r3, #1
 8006756:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 800675a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800675e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8006762:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8006766:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800676e:	f7f9 ff35 	bl	80005dc <tud_hid_get_report_cb>
 8006772:	4603      	mov	r3, r0
 8006774:	461a      	mov	r2, r3
 8006776:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800677a:	4413      	add	r3, r2
 800677c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 8006780:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10a      	bne.n	800679e <hidd_control_xfer_cb+0x23e>
 8006788:	4b14      	ldr	r3, [pc, #80]	@ (80067dc <hidd_control_xfer_cb+0x27c>)
 800678a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800678c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0301 	and.w	r3, r3, #1
 8006794:	2b00      	cmp	r3, #0
 8006796:	d000      	beq.n	800679a <hidd_control_xfer_cb+0x23a>
 8006798:	be00      	bkpt	0x0000
 800679a:	2300      	movs	r3, #0
 800679c:	e0c8      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800679e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067a0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80067a4:	79f8      	ldrb	r0, [r7, #7]
 80067a6:	6839      	ldr	r1, [r7, #0]
 80067a8:	f004 fda0 	bl	800b2ec <tud_control_xfer>
        }
        break;
 80067ac:	e0b4      	b.n	8006918 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 80067ae:	79bb      	ldrb	r3, [r7, #6]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d115      	bne.n	80067e0 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	88db      	ldrh	r3, [r3, #6]
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	2b10      	cmp	r3, #16
 80067bc:	d901      	bls.n	80067c2 <hidd_control_xfer_cb+0x262>
 80067be:	2300      	movs	r3, #0
 80067c0:	e0b6      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 80067c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	88db      	ldrh	r3, [r3, #6]
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	79f8      	ldrb	r0, [r7, #7]
 80067cc:	6839      	ldr	r1, [r7, #0]
 80067ce:	f004 fd8d 	bl	800b2ec <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 80067d2:	e0a3      	b.n	800691c <hidd_control_xfer_cb+0x3bc>
 80067d4:	20010bec 	.word	0x20010bec
 80067d8:	20010bf8 	.word	0x20010bf8
 80067dc:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 80067e0:	79bb      	ldrb	r3, [r7, #6]
 80067e2:	2b03      	cmp	r3, #3
 80067e4:	f040 809a 	bne.w	800691c <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	885b      	ldrh	r3, [r3, #2]
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80067f0:	89bb      	ldrh	r3, [r7, #12]
 80067f2:	0a1b      	lsrs	r3, r3, #8
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	885b      	ldrh	r3, [r3, #2]
 8006800:	b29b      	uxth	r3, r3
 8006802:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006804:	89fb      	ldrh	r3, [r7, #14]
 8006806:	b2db      	uxtb	r3, r3
 8006808:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 800680c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800680e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	88db      	ldrh	r3, [r3, #6]
 8006814:	b29b      	uxth	r3, r3
 8006816:	827b      	strh	r3, [r7, #18]
 8006818:	2310      	movs	r3, #16
 800681a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800681c:	8a7a      	ldrh	r2, [r7, #18]
 800681e:	8a3b      	ldrh	r3, [r7, #16]
 8006820:	4293      	cmp	r3, r2
 8006822:	bf28      	it	cs
 8006824:	4613      	movcs	r3, r2
 8006826:	b29b      	uxth	r3, r3
 8006828:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 800682a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00e      	beq.n	8006850 <hidd_control_xfer_cb+0x2f0>
 8006832:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006834:	2b01      	cmp	r3, #1
 8006836:	d90b      	bls.n	8006850 <hidd_control_xfer_cb+0x2f0>
 8006838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8006840:	429a      	cmp	r2, r3
 8006842:	d105      	bne.n	8006850 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8006844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006846:	3301      	adds	r3, #1
 8006848:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 800684a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800684c:	3b01      	subs	r3, #1
 800684e:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 8006850:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006854:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8006858:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800685c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006862:	f7f9 feab 	bl	80005bc <tud_hid_set_report_cb>
        break;
 8006866:	e059      	b.n	800691c <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8006868:	79bb      	ldrb	r3, [r7, #6]
 800686a:	2b01      	cmp	r3, #1
 800686c:	d158      	bne.n	8006920 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	885b      	ldrh	r3, [r3, #2]
 8006872:	b29b      	uxth	r3, r3
 8006874:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8006876:	897b      	ldrh	r3, [r7, #10]
 8006878:	0a1b      	lsrs	r3, r3, #8
 800687a:	b29b      	uxth	r3, r3
 800687c:	b2da      	uxtb	r2, r3
 800687e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006880:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 8006882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006884:	79da      	ldrb	r2, [r3, #7]
 8006886:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800688a:	4611      	mov	r1, r2
 800688c:	4618      	mov	r0, r3
 800688e:	f7ff fc13 	bl	80060b8 <tud_hid_set_idle_cb>
 8006892:	4603      	mov	r3, r0
 8006894:	f083 0301 	eor.w	r3, r3, #1
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <hidd_control_xfer_cb+0x342>
 800689e:	2300      	movs	r3, #0
 80068a0:	e046      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 80068a2:	79fb      	ldrb	r3, [r7, #7]
 80068a4:	6839      	ldr	r1, [r7, #0]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f004 fc9c 	bl	800b1e4 <tud_control_status>
        }
        break;
 80068ac:	e038      	b.n	8006920 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80068ae:	79bb      	ldrb	r3, [r7, #6]
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d137      	bne.n	8006924 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 80068b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068b6:	1dda      	adds	r2, r3, #7
 80068b8:	79f8      	ldrb	r0, [r7, #7]
 80068ba:	2301      	movs	r3, #1
 80068bc:	6839      	ldr	r1, [r7, #0]
 80068be:	f004 fd15 	bl	800b2ec <tud_control_xfer>
        }
        break;
 80068c2:	e02f      	b.n	8006924 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 80068c4:	79bb      	ldrb	r3, [r7, #6]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d12e      	bne.n	8006928 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 80068ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068cc:	1d9a      	adds	r2, r3, #6
 80068ce:	79f8      	ldrb	r0, [r7, #7]
 80068d0:	2301      	movs	r3, #1
 80068d2:	6839      	ldr	r1, [r7, #0]
 80068d4:	f004 fd0a 	bl	800b2ec <tud_control_xfer>
        }
        break;
 80068d8:	e026      	b.n	8006928 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 80068da:	79bb      	ldrb	r3, [r7, #6]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d105      	bne.n	80068ec <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 80068e0:	79fb      	ldrb	r3, [r7, #7]
 80068e2:	6839      	ldr	r1, [r7, #0]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f004 fc7d 	bl	800b1e4 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 80068ea:	e01f      	b.n	800692c <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 80068ec:	79bb      	ldrb	r3, [r7, #6]
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	d11c      	bne.n	800692c <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	885b      	ldrh	r3, [r3, #2]
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	b2da      	uxtb	r2, r3
 80068fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068fc:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 80068fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006900:	799a      	ldrb	r2, [r3, #6]
 8006902:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006906:	4611      	mov	r1, r2
 8006908:	4618      	mov	r0, r3
 800690a:	f7ff fbc7 	bl	800609c <tud_hid_set_protocol_cb>
        break;
 800690e:	e00d      	b.n	800692c <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 8006910:	2300      	movs	r3, #0
 8006912:	e00d      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8006914:	2300      	movs	r3, #0
 8006916:	e00b      	b.n	8006930 <hidd_control_xfer_cb+0x3d0>
        break;
 8006918:	bf00      	nop
 800691a:	e008      	b.n	800692e <hidd_control_xfer_cb+0x3ce>
        break;
 800691c:	bf00      	nop
 800691e:	e006      	b.n	800692e <hidd_control_xfer_cb+0x3ce>
        break;
 8006920:	bf00      	nop
 8006922:	e004      	b.n	800692e <hidd_control_xfer_cb+0x3ce>
        break;
 8006924:	bf00      	nop
 8006926:	e002      	b.n	800692e <hidd_control_xfer_cb+0x3ce>
        break;
 8006928:	bf00      	nop
 800692a:	e000      	b.n	800692e <hidd_control_xfer_cb+0x3ce>
        break;
 800692c:	bf00      	nop
  }

  return true;
 800692e:	2301      	movs	r3, #1
}
 8006930:	4618      	mov	r0, r3
 8006932:	3748      	adds	r7, #72	@ 0x48
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8006938:	b580      	push	{r7, lr}
 800693a:	b08a      	sub	sp, #40	@ 0x28
 800693c:	af02      	add	r7, sp, #8
 800693e:	603b      	str	r3, [r7, #0]
 8006940:	4603      	mov	r3, r0
 8006942:	71fb      	strb	r3, [r7, #7]
 8006944:	460b      	mov	r3, r1
 8006946:	71bb      	strb	r3, [r7, #6]
 8006948:	4613      	mov	r3, r2
 800694a:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800694c:	2300      	movs	r3, #0
 800694e:	77fb      	strb	r3, [r7, #31]
 8006950:	e014      	b.n	800697c <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 8006952:	7ffa      	ldrb	r2, [r7, #31]
 8006954:	4613      	mov	r3, r2
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	4413      	add	r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a5c <hidd_xfer_cb+0x124>)
 800695e:	4413      	add	r3, r2
 8006960:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	789b      	ldrb	r3, [r3, #2]
 8006966:	79ba      	ldrb	r2, [r7, #6]
 8006968:	429a      	cmp	r2, r3
 800696a:	d00a      	beq.n	8006982 <hidd_xfer_cb+0x4a>
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	785b      	ldrb	r3, [r3, #1]
 8006970:	79ba      	ldrb	r2, [r7, #6]
 8006972:	429a      	cmp	r2, r3
 8006974:	d005      	beq.n	8006982 <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8006976:	7ffb      	ldrb	r3, [r7, #31]
 8006978:	3301      	adds	r3, #1
 800697a:	77fb      	strb	r3, [r7, #31]
 800697c:	7ffb      	ldrb	r3, [r7, #31]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d0e7      	beq.n	8006952 <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 8006982:	7ffb      	ldrb	r3, [r7, #31]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00a      	beq.n	800699e <hidd_xfer_cb+0x66>
 8006988:	4b35      	ldr	r3, [pc, #212]	@ (8006a60 <hidd_xfer_cb+0x128>)
 800698a:	60fb      	str	r3, [r7, #12]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b00      	cmp	r3, #0
 8006996:	d000      	beq.n	800699a <hidd_xfer_cb+0x62>
 8006998:	be00      	bkpt	0x0000
 800699a:	2300      	movs	r3, #0
 800699c:	e059      	b.n	8006a52 <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800699e:	7ffa      	ldrb	r2, [r7, #31]
 80069a0:	4613      	mov	r3, r2
 80069a2:	005b      	lsls	r3, r3, #1
 80069a4:	4413      	add	r3, r2
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006a64 <hidd_xfer_cb+0x12c>)
 80069aa:	4413      	add	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	785b      	ldrb	r3, [r3, #1]
 80069b2:	79ba      	ldrb	r2, [r7, #6]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d116      	bne.n	80069e6 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 80069b8:	797b      	ldrb	r3, [r7, #5]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d109      	bne.n	80069d2 <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f103 0110 	add.w	r1, r3, #16
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	7ffb      	ldrb	r3, [r7, #31]
 80069ca:	4618      	mov	r0, r3
 80069cc:	f7ff fb83 	bl	80060d6 <tud_hid_report_complete_cb>
 80069d0:	e03e      	b.n	8006a50 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	f103 0210 	add.w	r2, r3, #16
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	b29b      	uxth	r3, r3
 80069dc:	7ff8      	ldrb	r0, [r7, #31]
 80069de:	2101      	movs	r1, #1
 80069e0:	f7ff fb87 	bl	80060f2 <tud_hid_report_failed_cb>
 80069e4:	e034      	b.n	8006a50 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 80069e6:	797b      	ldrb	r3, [r7, #5]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10c      	bne.n	8006a06 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f103 0220 	add.w	r2, r3, #32
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	7ff8      	ldrb	r0, [r7, #31]
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	4613      	mov	r3, r2
 80069fc:	2202      	movs	r2, #2
 80069fe:	2100      	movs	r1, #0
 8006a00:	f7f9 fddc 	bl	80005bc <tud_hid_set_report_cb>
 8006a04:	e008      	b.n	8006a18 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f103 0220 	add.w	r2, r3, #32
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	7ff8      	ldrb	r0, [r7, #31]
 8006a12:	2102      	movs	r1, #2
 8006a14:	f7ff fb6d 	bl	80060f2 <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	7899      	ldrb	r1, [r3, #2]
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f103 0220 	add.w	r2, r3, #32
 8006a22:	79f8      	ldrb	r0, [r7, #7]
 8006a24:	2300      	movs	r3, #0
 8006a26:	9300      	str	r3, [sp, #0]
 8006a28:	2310      	movs	r3, #16
 8006a2a:	f004 f9e5 	bl	800adf8 <usbd_edpt_xfer>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	f083 0301 	eor.w	r3, r3, #1
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00a      	beq.n	8006a50 <hidd_xfer_cb+0x118>
 8006a3a:	4b09      	ldr	r3, [pc, #36]	@ (8006a60 <hidd_xfer_cb+0x128>)
 8006a3c:	613b      	str	r3, [r7, #16]
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d000      	beq.n	8006a4c <hidd_xfer_cb+0x114>
 8006a4a:	be00      	bkpt	0x0000
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	e000      	b.n	8006a52 <hidd_xfer_cb+0x11a>
  }

  return true;
 8006a50:	2301      	movs	r3, #1
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3720      	adds	r7, #32
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	20010bec 	.word	0x20010bec
 8006a60:	e000edf0 	.word	0xe000edf0
 8006a64:	20010bf8 	.word	0x20010bf8

08006a68 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	4603      	mov	r3, r0
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	3320      	adds	r3, #32
 8006a98:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	7fdb      	ldrb	r3, [r3, #31]
 8006a9e:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	78fa      	ldrb	r2, [r7, #3]
 8006aa4:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689a      	ldr	r2, [r3, #8]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006aae:	1ad2      	subs	r2, r2, r3
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d106      	bne.n	8006ad4 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	7b58      	ldrb	r0, [r3, #13]
 8006aca:	2300      	movs	r3, #0
 8006acc:	2220      	movs	r2, #32
 8006ace:	2105      	movs	r1, #5
 8006ad0:	f000 f984 	bl	8006ddc <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d028      	beq.n	8006b2e <fail_scsi_op+0xaa>
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d024      	beq.n	8006b2e <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	7b1b      	ldrb	r3, [r3, #12]
 8006ae8:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 8006aea:	7dbb      	ldrb	r3, [r7, #22]
 8006aec:	613b      	str	r3, [r7, #16]
 8006aee:	2307      	movs	r3, #7
 8006af0:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006af2:	7bfb      	ldrb	r3, [r7, #15]
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	fa22 f303 	lsr.w	r3, r2, r3
 8006afa:	f003 0301 	and.w	r3, r3, #1
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	bf14      	ite	ne
 8006b02:	2301      	movne	r3, #1
 8006b04:	2300      	moveq	r3, #0
 8006b06:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006b12:	7dfb      	ldrb	r3, [r7, #23]
 8006b14:	4611      	mov	r1, r2
 8006b16:	4618      	mov	r0, r3
 8006b18:	f004 fa90 	bl	800b03c <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8006b1c:	e007      	b.n	8006b2e <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006b24:	7dfb      	ldrb	r3, [r7, #23]
 8006b26:	4611      	mov	r1, r2
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f004 fa87 	bl	800b03c <usbd_edpt_stall>
}
 8006b2e:	bf00      	nop
 8006b30:	3720      	adds	r7, #32
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8006b36:	b480      	push	{r7}
 8006b38:	b08b      	sub	sp, #44	@ 0x2c
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	330f      	adds	r3, #15
 8006b4c:	3307      	adds	r3, #7
 8006b4e:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	881b      	ldrh	r3, [r3, #0]
 8006b54:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8006b56:	8b7b      	ldrh	r3, [r7, #26]
 8006b58:	ba5b      	rev16	r3, r3
 8006b5a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8006b5c:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d106      	bne.n	8006b74 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8006b66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d04d      	beq.n	8006c08 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006b72:	e049      	b.n	8006c08 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	7bdb      	ldrb	r3, [r3, #15]
 8006b78:	2b28      	cmp	r3, #40	@ 0x28
 8006b7a:	d11a      	bne.n	8006bb2 <rdwr10_validate_cmd+0x7c>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	7b1b      	ldrb	r3, [r3, #12]
 8006b80:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8006b82:	7e7b      	ldrb	r3, [r7, #25]
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	2307      	movs	r3, #7
 8006b88:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006b8a:	7cfb      	ldrb	r3, [r7, #19]
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	bf14      	ite	ne
 8006b9a:	2301      	movne	r3, #1
 8006b9c:	2300      	moveq	r3, #0
 8006b9e:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8006ba0:	f083 0301 	eor.w	r3, r3, #1
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006baa:	2302      	movs	r3, #2
 8006bac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006bb0:	e02a      	b.n	8006c08 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	7bdb      	ldrb	r3, [r3, #15]
 8006bb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bb8:	d117      	bne.n	8006bea <rdwr10_validate_cmd+0xb4>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	7b1b      	ldrb	r3, [r3, #12]
 8006bbe:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8006bc0:	7cbb      	ldrb	r3, [r7, #18]
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	2307      	movs	r3, #7
 8006bc6:	72fb      	strb	r3, [r7, #11]
 8006bc8:	7afb      	ldrb	r3, [r7, #11]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8006bd0:	f003 0301 	and.w	r3, r3, #1
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	bf14      	ite	ne
 8006bd8:	2301      	movne	r3, #1
 8006bda:	2300      	moveq	r3, #0
 8006bdc:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006be2:	2302      	movs	r3, #2
 8006be4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006be8:	e00e      	b.n	8006c08 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 8006bea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d103      	bne.n	8006bf8 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006bf6:	e007      	b.n	8006c08 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d202      	bcs.n	8006c08 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006c02:	2302      	movs	r3, #2
 8006c04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8006c08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	372c      	adds	r7, #44	@ 0x2c
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b08c      	sub	sp, #48	@ 0x30
 8006c1c:	af02      	add	r7, sp, #8
 8006c1e:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	7fdb      	ldrb	r3, [r3, #31]
 8006c24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006c32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c36:	4611      	mov	r1, r2
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f004 fa7b 	bl	800b134 <usbd_edpt_stalled>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	f083 0301 	eor.w	r3, r3, #1
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d055      	beq.n	8006cf6 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8006c4a:	6a3b      	ldr	r3, [r7, #32]
 8006c4c:	689a      	ldr	r2, [r3, #8]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d91d      	bls.n	8006c92 <proc_stage_status+0x7a>
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	7b1b      	ldrb	r3, [r3, #12]
 8006c5a:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8006c5c:	7efb      	ldrb	r3, [r7, #27]
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	2307      	movs	r3, #7
 8006c62:	74fb      	strb	r3, [r7, #19]
 8006c64:	7cfb      	ldrb	r3, [r7, #19]
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	fa22 f303 	lsr.w	r3, r2, r3
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	bf14      	ite	ne
 8006c74:	2301      	movne	r3, #1
 8006c76:	2300      	moveq	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d009      	beq.n	8006c92 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006c84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c88:	4611      	mov	r1, r2
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f004 f9d6 	bl	800b03c <usbd_edpt_stall>
 8006c90:	e031      	b.n	8006cf6 <proc_stage_status+0xde>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	7fdb      	ldrb	r3, [r3, #31]
 8006c9a:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca4:	1ad2      	subs	r2, r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2203      	movs	r2, #3
 8006cae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	3320      	adds	r3, #32
 8006cb6:	220d      	movs	r2, #13
 8006cb8:	4619      	mov	r1, r3
 8006cba:	4811      	ldr	r0, [pc, #68]	@ (8006d00 <proc_stage_status+0xe8>)
 8006cbc:	f007 fc8e 	bl	800e5dc <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8006cc6:	7af8      	ldrb	r0, [r7, #11]
 8006cc8:	2300      	movs	r3, #0
 8006cca:	9300      	str	r3, [sp, #0]
 8006ccc:	230d      	movs	r3, #13
 8006cce:	4a0c      	ldr	r2, [pc, #48]	@ (8006d00 <proc_stage_status+0xe8>)
 8006cd0:	f004 f892 	bl	800adf8 <usbd_edpt_xfer>
 8006cd4:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8006cd6:	f083 0301 	eor.w	r3, r3, #1
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <proc_stage_status+0xde>
 8006ce0:	4b08      	ldr	r3, [pc, #32]	@ (8006d04 <proc_stage_status+0xec>)
 8006ce2:	61fb      	str	r3, [r7, #28]
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0301 	and.w	r3, r3, #1
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d000      	beq.n	8006cf2 <proc_stage_status+0xda>
 8006cf0:	be00      	bkpt	0x0000
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	e000      	b.n	8006cf8 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8006cf6:	2301      	movs	r3, #1
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3728      	adds	r7, #40	@ 0x28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	20010c68 	.word	0x20010c68
 8006d04:	e000edf0 	.word	0xe000edf0

08006d08 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	4603      	mov	r3, r0
 8006d10:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8006d12:	bf00      	nop
 8006d14:	370c      	adds	r7, #12
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr

08006d1e <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 8006d1e:	b480      	push	{r7}
 8006d20:	b083      	sub	sp, #12
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	4603      	mov	r3, r0
 8006d26:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	6039      	str	r1, [r7, #0]
 8006d3e:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
  return 1;
 8006d50:	2301      	movs	r3, #1
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8006d5c:	b490      	push	{r4, r7}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	4604      	mov	r4, r0
 8006d64:	4608      	mov	r0, r1
 8006d66:	4611      	mov	r1, r2
 8006d68:	461a      	mov	r2, r3
 8006d6a:	4623      	mov	r3, r4
 8006d6c:	71fb      	strb	r3, [r7, #7]
 8006d6e:	4603      	mov	r3, r0
 8006d70:	71bb      	strb	r3, [r7, #6]
 8006d72:	460b      	mov	r3, r1
 8006d74:	717b      	strb	r3, [r7, #5]
 8006d76:	4613      	mov	r3, r2
 8006d78:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8006d7a:	2301      	movs	r3, #1
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bc90      	pop	{r4, r7}
 8006d84:	4770      	bx	lr

08006d86 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 8006d86:	b480      	push	{r7}
 8006d88:	b083      	sub	sp, #12
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	71fb      	strb	r3, [r7, #7]
 8006d90:	460b      	mov	r3, r1
 8006d92:	71bb      	strb	r3, [r7, #6]
 8006d94:	4613      	mov	r3, r2
 8006d96:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8006d98:	2301      	movs	r3, #1
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 8006da6:	b480      	push	{r7}
 8006da8:	b083      	sub	sp, #12
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	4603      	mov	r3, r0
 8006dae:	6039      	str	r1, [r7, #0]
 8006db0:	71fb      	strb	r3, [r7, #7]
 8006db2:	4613      	mov	r3, r2
 8006db4:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 8006db6:	2312      	movs	r3, #18
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	4603      	mov	r3, r0
 8006dcc:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8006dce:	2301      	movs	r3, #1
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8006ddc:	b490      	push	{r4, r7}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	4604      	mov	r4, r0
 8006de4:	4608      	mov	r0, r1
 8006de6:	4611      	mov	r1, r2
 8006de8:	461a      	mov	r2, r3
 8006dea:	4623      	mov	r3, r4
 8006dec:	71fb      	strb	r3, [r7, #7]
 8006dee:	4603      	mov	r3, r0
 8006df0:	71bb      	strb	r3, [r7, #6]
 8006df2:	460b      	mov	r3, r1
 8006df4:	717b      	strb	r3, [r7, #5]
 8006df6:	4613      	mov	r3, r2
 8006df8:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 8006dfa:	4a09      	ldr	r2, [pc, #36]	@ (8006e20 <tud_msc_set_sense+0x44>)
 8006dfc:	79bb      	ldrb	r3, [r7, #6]
 8006dfe:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8006e02:	4a07      	ldr	r2, [pc, #28]	@ (8006e20 <tud_msc_set_sense+0x44>)
 8006e04:	797b      	ldrb	r3, [r7, #5]
 8006e06:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 8006e0a:	4a05      	ldr	r2, [pc, #20]	@ (8006e20 <tud_msc_set_sense+0x44>)
 8006e0c:	793b      	ldrb	r3, [r7, #4]
 8006e0e:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 8006e12:	2301      	movs	r3, #1
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3708      	adds	r7, #8
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc90      	pop	{r4, r7}
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	20010c28 	.word	0x20010c28

08006e24 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8006e24:	b580      	push	{r7, lr}
 8006e26:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8006e28:	2240      	movs	r2, #64	@ 0x40
 8006e2a:	2100      	movs	r1, #0
 8006e2c:	4802      	ldr	r0, [pc, #8]	@ (8006e38 <mscd_init+0x14>)
 8006e2e:	f007 fb8b 	bl	800e548 <memset>
}
 8006e32:	bf00      	nop
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	20010c28 	.word	0x20010c28

08006e3c <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	4603      	mov	r3, r0
 8006e44:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8006e46:	2240      	movs	r2, #64	@ 0x40
 8006e48:	2100      	movs	r1, #0
 8006e4a:	4803      	ldr	r0, [pc, #12]	@ (8006e58 <mscd_reset+0x1c>)
 8006e4c:	f007 fb7c 	bl	800e548 <memset>
}
 8006e50:	bf00      	nop
 8006e52:	3708      	adds	r7, #8
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	20010c28 	.word	0x20010c28

08006e5c <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b08e      	sub	sp, #56	@ 0x38
 8006e60:	af02      	add	r7, sp, #8
 8006e62:	4603      	mov	r3, r0
 8006e64:	6039      	str	r1, [r7, #0]
 8006e66:	71fb      	strb	r3, [r7, #7]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	795b      	ldrb	r3, [r3, #5]
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	d107      	bne.n	8006e84 <mscd_open+0x28>
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	799b      	ldrb	r3, [r3, #6]
 8006e78:	2b06      	cmp	r3, #6
 8006e7a:	d103      	bne.n	8006e84 <mscd_open+0x28>
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	79db      	ldrb	r3, [r3, #7]
 8006e80:	2b50      	cmp	r3, #80	@ 0x50
 8006e82:	d001      	beq.n	8006e88 <mscd_open+0x2c>
 8006e84:	2300      	movs	r3, #0
 8006e86:	e064      	b.n	8006f52 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8006e88:	2317      	movs	r3, #23
 8006e8a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8006e8c:	88ba      	ldrh	r2, [r7, #4]
 8006e8e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d20a      	bcs.n	8006eaa <mscd_open+0x4e>
 8006e94:	4b31      	ldr	r3, [pc, #196]	@ (8006f5c <mscd_open+0x100>)
 8006e96:	61fb      	str	r3, [r7, #28]
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0301 	and.w	r3, r3, #1
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d000      	beq.n	8006ea6 <mscd_open+0x4a>
 8006ea4:	be00      	bkpt	0x0000
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	e053      	b.n	8006f52 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8006eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8006f60 <mscd_open+0x104>)
 8006eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	789a      	ldrb	r2, [r3, #2]
 8006eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8006eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eba:	79fa      	ldrb	r2, [r7, #7]
 8006ebc:	77da      	strb	r2, [r3, #31]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8006ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed2:	332f      	adds	r3, #47	@ 0x2f
 8006ed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ed6:	322e      	adds	r2, #46	@ 0x2e
 8006ed8:	79f8      	ldrb	r0, [r7, #7]
 8006eda:	9201      	str	r2, [sp, #4]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	2302      	movs	r3, #2
 8006ee0:	2202      	movs	r2, #2
 8006ee2:	f003 fe8b 	bl	800abfc <usbd_open_edpt_pair>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	f083 0301 	eor.w	r3, r3, #1
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00a      	beq.n	8006f08 <mscd_open+0xac>
 8006ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8006f5c <mscd_open+0x100>)
 8006ef4:	623b      	str	r3, [r7, #32]
 8006ef6:	6a3b      	ldr	r3, [r7, #32]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d000      	beq.n	8006f04 <mscd_open+0xa8>
 8006f02:	be00      	bkpt	0x0000
 8006f04:	2300      	movs	r3, #0
 8006f06:	e024      	b.n	8006f52 <mscd_open+0xf6>
 8006f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0a:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	7fdb      	ldrb	r3, [r3, #31]
 8006f10:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006f20:	7bf8      	ldrb	r0, [r7, #15]
 8006f22:	2300      	movs	r3, #0
 8006f24:	9300      	str	r3, [sp, #0]
 8006f26:	231f      	movs	r3, #31
 8006f28:	4a0e      	ldr	r2, [pc, #56]	@ (8006f64 <mscd_open+0x108>)
 8006f2a:	f003 ff65 	bl	800adf8 <usbd_edpt_xfer>
 8006f2e:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8006f30:	f083 0301 	eor.w	r3, r3, #1
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00a      	beq.n	8006f50 <mscd_open+0xf4>
 8006f3a:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <mscd_open+0x100>)
 8006f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d000      	beq.n	8006f4c <mscd_open+0xf0>
 8006f4a:	be00      	bkpt	0x0000
 8006f4c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006f4e:	e000      	b.n	8006f52 <mscd_open+0xf6>

  return drv_len;
 8006f50:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3730      	adds	r7, #48	@ 0x30
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	e000edf0 	.word	0xe000edf0
 8006f60:	20010c28 	.word	0x20010c28
 8006f64:	20010c68 	.word	0x20010c68

08006f68 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b08e      	sub	sp, #56	@ 0x38
 8006fac:	af02      	add	r7, sp, #8
 8006fae:	4603      	mov	r3, r0
 8006fb0:	603a      	str	r2, [r7, #0]
 8006fb2:	71fb      	strb	r3, [r7, #7]
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 8006fb8:	79bb      	ldrb	r3, [r7, #6]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d001      	beq.n	8006fc2 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e115      	b.n	80071ee <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8006fc2:	4b8d      	ldr	r3, [pc, #564]	@ (80071f8 <mscd_control_xfer_cb+0x250>)
 8006fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f040 80c4 	bne.w	800715e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	f003 031f 	and.w	r3, r3, #31
 8006fde:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	f040 80bc 	bne.w	800715e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	f040 80b7 	bne.w	800715e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	885b      	ldrh	r3, [r3, #2]
 8006ff4:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f040 80b1 	bne.w	800715e <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	889b      	ldrh	r3, [r3, #4]
 8007000:	b29b      	uxth	r3, r3
 8007002:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8007004:	8bfb      	ldrh	r3, [r7, #30]
 8007006:	b2db      	uxtb	r3, r3
 8007008:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 800700c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007012:	2b04      	cmp	r3, #4
 8007014:	d107      	bne.n	8007026 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8007016:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800701a:	79fb      	ldrb	r3, [r7, #7]
 800701c:	4611      	mov	r1, r2
 800701e:	4618      	mov	r0, r3
 8007020:	f004 f80c 	bl	800b03c <usbd_edpt_stall>
 8007024:	e099      	b.n	800715a <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8007026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007028:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800702c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8007030:	429a      	cmp	r2, r3
 8007032:	d137      	bne.n	80070a4 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8007034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007036:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800703a:	2b02      	cmp	r3, #2
 800703c:	f040 808d 	bne.w	800715a <mscd_control_xfer_cb+0x1b2>
 8007040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007042:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	7fdb      	ldrb	r3, [r3, #31]
 8007048:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	689a      	ldr	r2, [r3, #8]
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007052:	1ad2      	subs	r2, r2, r3
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	2203      	movs	r2, #3
 800705c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	3320      	adds	r3, #32
 8007064:	220d      	movs	r2, #13
 8007066:	4619      	mov	r1, r3
 8007068:	4864      	ldr	r0, [pc, #400]	@ (80071fc <mscd_control_xfer_cb+0x254>)
 800706a:	f007 fab7 	bl	800e5dc <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8007074:	7df8      	ldrb	r0, [r7, #23]
 8007076:	2300      	movs	r3, #0
 8007078:	9300      	str	r3, [sp, #0]
 800707a:	230d      	movs	r3, #13
 800707c:	4a5f      	ldr	r2, [pc, #380]	@ (80071fc <mscd_control_xfer_cb+0x254>)
 800707e:	f003 febb 	bl	800adf8 <usbd_edpt_xfer>
 8007082:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8007084:	f083 0301 	eor.w	r3, r3, #1
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d065      	beq.n	800715a <mscd_control_xfer_cb+0x1b2>
 800708e:	4b5c      	ldr	r3, [pc, #368]	@ (8007200 <mscd_control_xfer_cb+0x258>)
 8007090:	623b      	str	r3, [r7, #32]
 8007092:	6a3b      	ldr	r3, [r7, #32]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	d000      	beq.n	80070a0 <mscd_control_xfer_cb+0xf8>
 800709e:	be00      	bkpt	0x0000
 80070a0:	2300      	movs	r3, #0
 80070a2:	e0a4      	b.n	80071ee <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 80070a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80070aa:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d153      	bne.n	800715a <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 80070b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d14e      	bne.n	800715a <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 80070bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070be:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80070c2:	79fb      	ldrb	r3, [r7, #7]
 80070c4:	75bb      	strb	r3, [r7, #22]
 80070c6:	4613      	mov	r3, r2
 80070c8:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 80070ca:	7d7a      	ldrb	r2, [r7, #21]
 80070cc:	7dbb      	ldrb	r3, [r7, #22]
 80070ce:	4611      	mov	r1, r2
 80070d0:	4618      	mov	r0, r3
 80070d2:	f003 ff85 	bl	800afe0 <usbd_edpt_busy>
 80070d6:	4603      	mov	r3, r0
 80070d8:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 80070da:	7d7a      	ldrb	r2, [r7, #21]
 80070dc:	7dbb      	ldrb	r3, [r7, #22]
 80070de:	4611      	mov	r1, r2
 80070e0:	4618      	mov	r0, r3
 80070e2:	f004 f827 	bl	800b134 <usbd_edpt_stalled>
 80070e6:	4603      	mov	r3, r0
 80070e8:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 80070ea:	7d3b      	ldrb	r3, [r7, #20]
 80070ec:	f083 0301 	eor.w	r3, r3, #1
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d007      	beq.n	8007106 <mscd_control_xfer_cb+0x15e>
 80070f6:	7cfb      	ldrb	r3, [r7, #19]
 80070f8:	f083 0301 	eor.w	r3, r3, #1
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <mscd_control_xfer_cb+0x15e>
 8007102:	2301      	movs	r3, #1
 8007104:	e000      	b.n	8007108 <mscd_control_xfer_cb+0x160>
 8007106:	2300      	movs	r3, #0
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d023      	beq.n	800715a <mscd_control_xfer_cb+0x1b2>
 8007112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007114:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	7fdb      	ldrb	r3, [r3, #31]
 800711a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800712a:	7af8      	ldrb	r0, [r7, #11]
 800712c:	2300      	movs	r3, #0
 800712e:	9300      	str	r3, [sp, #0]
 8007130:	231f      	movs	r3, #31
 8007132:	4a32      	ldr	r2, [pc, #200]	@ (80071fc <mscd_control_xfer_cb+0x254>)
 8007134:	f003 fe60 	bl	800adf8 <usbd_edpt_xfer>
 8007138:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 800713a:	f083 0301 	eor.w	r3, r3, #1
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00a      	beq.n	800715a <mscd_control_xfer_cb+0x1b2>
 8007144:	4b2e      	ldr	r3, [pc, #184]	@ (8007200 <mscd_control_xfer_cb+0x258>)
 8007146:	627b      	str	r3, [r7, #36]	@ 0x24
 8007148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0301 	and.w	r3, r3, #1
 8007150:	2b00      	cmp	r3, #0
 8007152:	d000      	beq.n	8007156 <mscd_control_xfer_cb+0x1ae>
 8007154:	be00      	bkpt	0x0000
 8007156:	2300      	movs	r3, #0
 8007158:	e049      	b.n	80071ee <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 800715a:	2301      	movs	r3, #1
 800715c:	e047      	b.n	80071ee <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007166:	b2db      	uxtb	r3, r3
 8007168:	2b20      	cmp	r3, #32
 800716a:	d001      	beq.n	8007170 <mscd_control_xfer_cb+0x1c8>
 800716c:	2300      	movs	r3, #0
 800716e:	e03e      	b.n	80071ee <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	785b      	ldrb	r3, [r3, #1]
 8007174:	2bfe      	cmp	r3, #254	@ 0xfe
 8007176:	d016      	beq.n	80071a6 <mscd_control_xfer_cb+0x1fe>
 8007178:	2bff      	cmp	r3, #255	@ 0xff
 800717a:	d135      	bne.n	80071e8 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	885b      	ldrh	r3, [r3, #2]
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d104      	bne.n	8007190 <mscd_control_xfer_cb+0x1e8>
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	88db      	ldrh	r3, [r3, #6]
 800718a:	b29b      	uxth	r3, r3
 800718c:	2b00      	cmp	r3, #0
 800718e:	d001      	beq.n	8007194 <mscd_control_xfer_cb+0x1ec>
 8007190:	2300      	movs	r3, #0
 8007192:	e02c      	b.n	80071ee <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8007194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007196:	f7ff fee7 	bl	8006f68 <proc_bot_reset>
      tud_control_status(rhport, request);
 800719a:	79fb      	ldrb	r3, [r7, #7]
 800719c:	6839      	ldr	r1, [r7, #0]
 800719e:	4618      	mov	r0, r3
 80071a0:	f004 f820 	bl	800b1e4 <tud_control_status>
    break;
 80071a4:	e022      	b.n	80071ec <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	885b      	ldrh	r3, [r3, #2]
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d104      	bne.n	80071ba <mscd_control_xfer_cb+0x212>
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	88db      	ldrh	r3, [r3, #6]
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d001      	beq.n	80071be <mscd_control_xfer_cb+0x216>
 80071ba:	2300      	movs	r3, #0
 80071bc:	e017      	b.n	80071ee <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 80071be:	f7ff fdc5 	bl	8006d4c <tud_msc_get_maxlun_cb>
 80071c2:	4603      	mov	r3, r0
 80071c4:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 80071c6:	7abb      	ldrb	r3, [r7, #10]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <mscd_control_xfer_cb+0x228>
 80071cc:	2300      	movs	r3, #0
 80071ce:	e00e      	b.n	80071ee <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 80071d0:	7abb      	ldrb	r3, [r7, #10]
 80071d2:	3b01      	subs	r3, #1
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 80071d8:	f107 020a 	add.w	r2, r7, #10
 80071dc:	79f8      	ldrb	r0, [r7, #7]
 80071de:	2301      	movs	r3, #1
 80071e0:	6839      	ldr	r1, [r7, #0]
 80071e2:	f004 f883 	bl	800b2ec <tud_control_xfer>
 80071e6:	e001      	b.n	80071ec <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 80071e8:	2300      	movs	r3, #0
 80071ea:	e000      	b.n	80071ee <mscd_control_xfer_cb+0x246>
  }

  return true;
 80071ec:	2301      	movs	r3, #1
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3730      	adds	r7, #48	@ 0x30
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	20010c28 	.word	0x20010c28
 80071fc:	20010c68 	.word	0x20010c68
 8007200:	e000edf0 	.word	0xe000edf0

08007204 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8007204:	b580      	push	{r7, lr}
 8007206:	b09c      	sub	sp, #112	@ 0x70
 8007208:	af02      	add	r7, sp, #8
 800720a:	603b      	str	r3, [r7, #0]
 800720c:	4603      	mov	r3, r0
 800720e:	71fb      	strb	r3, [r7, #7]
 8007210:	460b      	mov	r3, r1
 8007212:	71bb      	strb	r3, [r7, #6]
 8007214:	4613      	mov	r3, r2
 8007216:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8007218:	4b93      	ldr	r3, [pc, #588]	@ (8007468 <mscd_xfer_cb+0x264>)
 800721a:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800721c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800721e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8007220:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007222:	3320      	adds	r3, #32
 8007224:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8007226:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007228:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800722c:	2b03      	cmp	r3, #3
 800722e:	f200 820e 	bhi.w	800764e <mscd_xfer_cb+0x44a>
 8007232:	a201      	add	r2, pc, #4	@ (adr r2, 8007238 <mscd_xfer_cb+0x34>)
 8007234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007238:	08007249 	.word	0x08007249
 800723c:	080074d1 	.word	0x080074d1
 8007240:	0800764f 	.word	0x0800764f
 8007244:	080075bd 	.word	0x080075bd
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8007248:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800724a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800724e:	79ba      	ldrb	r2, [r7, #6]
 8007250:	429a      	cmp	r2, r3
 8007252:	d001      	beq.n	8007258 <mscd_xfer_cb+0x54>
        return true;
 8007254:	2301      	movs	r3, #1
 8007256:	e21b      	b.n	8007690 <mscd_xfer_cb+0x48c>
 8007258:	4b84      	ldr	r3, [pc, #528]	@ (800746c <mscd_xfer_cb+0x268>)
 800725a:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 8007260:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	2b1f      	cmp	r3, #31
 8007266:	d103      	bne.n	8007270 <mscd_xfer_cb+0x6c>
 8007268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800726a:	4a81      	ldr	r2, [pc, #516]	@ (8007470 <mscd_xfer_cb+0x26c>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d015      	beq.n	800729c <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 8007270:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007272:	2204      	movs	r2, #4
 8007274:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 8007278:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800727a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800727e:	79fb      	ldrb	r3, [r7, #7]
 8007280:	4611      	mov	r1, r2
 8007282:	4618      	mov	r0, r3
 8007284:	f003 feda 	bl	800b03c <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 8007288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800728a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800728e:	79fb      	ldrb	r3, [r7, #7]
 8007290:	4611      	mov	r1, r2
 8007292:	4618      	mov	r0, r3
 8007294:	f003 fed2 	bl	800b03c <usbd_edpt_stall>
        return false;
 8007298:	2300      	movs	r3, #0
 800729a:	e1f9      	b.n	8007690 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800729c:	221f      	movs	r2, #31
 800729e:	4973      	ldr	r1, [pc, #460]	@ (800746c <mscd_xfer_cb+0x268>)
 80072a0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80072a2:	f007 f99b 	bl	800e5dc <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 80072a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072a8:	2200      	movs	r2, #0
 80072aa:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 80072ae:	701a      	strb	r2, [r3, #0]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 80072b6:	705a      	strb	r2, [r3, #1]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 80072be:	709a      	strb	r2, [r3, #2]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 80072c6:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 80072c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072ce:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 80072d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072d2:	2200      	movs	r2, #0
 80072d4:	721a      	strb	r2, [r3, #8]
 80072d6:	2200      	movs	r2, #0
 80072d8:	725a      	strb	r2, [r3, #9]
 80072da:	2200      	movs	r2, #0
 80072dc:	729a      	strb	r2, [r3, #10]
 80072de:	2200      	movs	r2, #0
 80072e0:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 80072e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072e4:	2200      	movs	r2, #0
 80072e6:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 80072e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 80072f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072f2:	689a      	ldr	r2, [r3, #8]
 80072f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072f6:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 80072f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072fa:	2200      	movs	r2, #0
 80072fc:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80072fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007300:	7bdb      	ldrb	r3, [r3, #15]
 8007302:	2b28      	cmp	r3, #40	@ 0x28
 8007304:	d003      	beq.n	800730e <mscd_xfer_cb+0x10a>
 8007306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007308:	7bdb      	ldrb	r3, [r3, #15]
 800730a:	2b2a      	cmp	r3, #42	@ 0x2a
 800730c:	d125      	bne.n	800735a <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800730e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007310:	f7ff fc11 	bl	8006b36 <rdwr10_validate_cmd>
 8007314:	4603      	mov	r3, r0
 8007316:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800731a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800731e:	2b00      	cmp	r3, #0
 8007320:	d006      	beq.n	8007330 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8007322:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8007326:	4619      	mov	r1, r3
 8007328:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800732a:	f7ff fbab 	bl	8006a84 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800732e:	e0ce      	b.n	80074ce <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 8007330:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00b      	beq.n	8007350 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8007338:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800733a:	7bdb      	ldrb	r3, [r3, #15]
 800733c:	2b28      	cmp	r3, #40	@ 0x28
 800733e:	d103      	bne.n	8007348 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 8007340:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007342:	f000 fc99 	bl	8007c78 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8007346:	e0c2      	b.n	80074ce <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8007348:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800734a:	f000 fd6b 	bl	8007e24 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800734e:	e0be      	b.n	80074ce <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 8007350:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007352:	2202      	movs	r2, #2
 8007354:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8007358:	e0b9      	b.n	80074ce <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800735a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d041      	beq.n	80073e6 <mscd_xfer_cb+0x1e2>
 8007362:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007364:	7b1b      	ldrb	r3, [r3, #12]
 8007366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800736a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800736e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007370:	2307      	movs	r3, #7
 8007372:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8007376:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800737a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800737c:	fa22 f303 	lsr.w	r3, r2, r3
 8007380:	f003 0301 	and.w	r3, r3, #1
 8007384:	2b00      	cmp	r3, #0
 8007386:	bf14      	ite	ne
 8007388:	2301      	movne	r3, #1
 800738a:	2300      	moveq	r3, #0
 800738c:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800738e:	f083 0301 	eor.w	r3, r3, #1
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d026      	beq.n	80073e6 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8007398:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073a0:	d904      	bls.n	80073ac <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80073a2:	2101      	movs	r1, #1
 80073a4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80073a6:	f7ff fb6d 	bl	8006a84 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80073aa:	e08f      	b.n	80074cc <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 80073ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073ae:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80073b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	79f8      	ldrb	r0, [r7, #7]
 80073ba:	2200      	movs	r2, #0
 80073bc:	9200      	str	r2, [sp, #0]
 80073be:	4a2b      	ldr	r2, [pc, #172]	@ (800746c <mscd_xfer_cb+0x268>)
 80073c0:	f003 fd1a 	bl	800adf8 <usbd_edpt_xfer>
 80073c4:	4603      	mov	r3, r0
 80073c6:	f083 0301 	eor.w	r3, r3, #1
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d07d      	beq.n	80074cc <mscd_xfer_cb+0x2c8>
 80073d0:	4b28      	ldr	r3, [pc, #160]	@ (8007474 <mscd_xfer_cb+0x270>)
 80073d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80073d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d000      	beq.n	80073e2 <mscd_xfer_cb+0x1de>
 80073e0:	be00      	bkpt	0x0000
 80073e2:	2300      	movs	r3, #0
 80073e4:	e154      	b.n	8007690 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 80073e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073e8:	7b58      	ldrb	r0, [r3, #13]
 80073ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073ec:	f103 010f 	add.w	r1, r3, #15
 80073f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073f4:	4a1d      	ldr	r2, [pc, #116]	@ (800746c <mscd_xfer_cb+0x268>)
 80073f6:	f000 f953 	bl	80076a0 <proc_builtin_scsi>
 80073fa:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 80073fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073fe:	2b00      	cmp	r3, #0
 8007400:	da10      	bge.n	8007424 <mscd_xfer_cb+0x220>
 8007402:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007404:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10b      	bne.n	8007424 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800740c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800740e:	7b58      	ldrb	r0, [r3, #13]
 8007410:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007412:	f103 010f 	add.w	r1, r3, #15
 8007416:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741a:	b29b      	uxth	r3, r3
 800741c:	4a13      	ldr	r2, [pc, #76]	@ (800746c <mscd_xfer_cb+0x268>)
 800741e:	f7f9 fdeb 	bl	8000ff8 <tud_msc_scsi_cb>
 8007422:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8007424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007426:	2b00      	cmp	r3, #0
 8007428:	da04      	bge.n	8007434 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800742a:	2101      	movs	r1, #1
 800742c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800742e:	f7ff fb29 	bl	8006a84 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 8007432:	e10e      	b.n	8007652 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8007434:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10d      	bne.n	8007456 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800743a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d004      	beq.n	800744c <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007442:	2101      	movs	r1, #1
 8007444:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007446:	f7ff fb1d 	bl	8006a84 <fail_scsi_op>
      break;
 800744a:	e102      	b.n	8007652 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800744c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800744e:	2202      	movs	r2, #2
 8007450:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 8007454:	e0fd      	b.n	8007652 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 8007456:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d10c      	bne.n	8007478 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800745e:	2101      	movs	r1, #1
 8007460:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007462:	f7ff fb0f 	bl	8006a84 <fail_scsi_op>
      break;
 8007466:	e0f4      	b.n	8007652 <mscd_xfer_cb+0x44e>
 8007468:	20010c28 	.word	0x20010c28
 800746c:	20010c68 	.word	0x20010c68
 8007470:	43425355 	.word	0x43425355
 8007474:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 8007478:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800747a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	623a      	str	r2, [r7, #32]
 8007480:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8007482:	6a3a      	ldr	r2, [r7, #32]
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	429a      	cmp	r2, r3
 8007488:	bf28      	it	cs
 800748a:	461a      	movcs	r2, r3
 800748c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800748e:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8007490:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007492:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8007496:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800749a:	b29b      	uxth	r3, r3
 800749c:	79f8      	ldrb	r0, [r7, #7]
 800749e:	2200      	movs	r2, #0
 80074a0:	9200      	str	r2, [sp, #0]
 80074a2:	4a7d      	ldr	r2, [pc, #500]	@ (8007698 <mscd_xfer_cb+0x494>)
 80074a4:	f003 fca8 	bl	800adf8 <usbd_edpt_xfer>
 80074a8:	4603      	mov	r3, r0
 80074aa:	f083 0301 	eor.w	r3, r3, #1
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 80ce 	beq.w	8007652 <mscd_xfer_cb+0x44e>
 80074b6:	4b79      	ldr	r3, [pc, #484]	@ (800769c <mscd_xfer_cb+0x498>)
 80074b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0301 	and.w	r3, r3, #1
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d000      	beq.n	80074c8 <mscd_xfer_cb+0x2c4>
 80074c6:	be00      	bkpt	0x0000
 80074c8:	2300      	movs	r3, #0
 80074ca:	e0e1      	b.n	8007690 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80074cc:	bf00      	nop
      break;
 80074ce:	e0c0      	b.n	8007652 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074d6:	d90a      	bls.n	80074ee <mscd_xfer_cb+0x2ea>
 80074d8:	4b70      	ldr	r3, [pc, #448]	@ (800769c <mscd_xfer_cb+0x498>)
 80074da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 0301 	and.w	r3, r3, #1
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d000      	beq.n	80074ea <mscd_xfer_cb+0x2e6>
 80074e8:	be00      	bkpt	0x0000
 80074ea:	2300      	movs	r3, #0
 80074ec:	e0d0      	b.n	8007690 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 80074ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074f0:	7bdb      	ldrb	r3, [r3, #15]
 80074f2:	2b28      	cmp	r3, #40	@ 0x28
 80074f4:	d114      	bne.n	8007520 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 80074f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	441a      	add	r2, r3
 80074fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007500:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8007502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007506:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750a:	429a      	cmp	r2, r3
 800750c:	d304      	bcc.n	8007518 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800750e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007510:	2202      	movs	r2, #2
 8007512:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 8007516:	e09e      	b.n	8007656 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 8007518:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800751a:	f000 fbad 	bl	8007c78 <proc_read10_cmd>
    break;
 800751e:	e09a      	b.n	8007656 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 8007520:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007522:	7bdb      	ldrb	r3, [r3, #15]
 8007524:	2b2a      	cmp	r3, #42	@ 0x2a
 8007526:	d104      	bne.n	8007532 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 8007528:	6839      	ldr	r1, [r7, #0]
 800752a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800752c:	f000 fcca 	bl	8007ec4 <proc_write10_host_data>
    break;
 8007530:	e091      	b.n	8007656 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 8007532:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007534:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	441a      	add	r2, r3
 800753a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800753c:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800753e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007540:	7b1b      	ldrb	r3, [r3, #12]
 8007542:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8007544:	7efb      	ldrb	r3, [r7, #27]
 8007546:	617b      	str	r3, [r7, #20]
 8007548:	2307      	movs	r3, #7
 800754a:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800754c:	7cfb      	ldrb	r3, [r7, #19]
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	fa22 f303 	lsr.w	r3, r2, r3
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	2b00      	cmp	r3, #0
 800755a:	bf14      	ite	ne
 800755c:	2301      	movne	r3, #1
 800755e:	2300      	moveq	r3, #0
 8007560:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 8007562:	f083 0301 	eor.w	r3, r3, #1
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b00      	cmp	r3, #0
 800756a:	d012      	beq.n	8007592 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800756c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800756e:	7b58      	ldrb	r0, [r3, #13]
 8007570:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007572:	f103 010f 	add.w	r1, r3, #15
 8007576:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800757a:	b29b      	uxth	r3, r3
 800757c:	4a46      	ldr	r2, [pc, #280]	@ (8007698 <mscd_xfer_cb+0x494>)
 800757e:	f7f9 fd3b 	bl	8000ff8 <tud_msc_scsi_cb>
 8007582:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 8007584:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007586:	2b00      	cmp	r3, #0
 8007588:	da03      	bge.n	8007592 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800758a:	2101      	movs	r1, #1
 800758c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800758e:	f7ff fa79 	bl	8006a84 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8007592:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007594:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800759a:	429a      	cmp	r2, r3
 800759c:	d304      	bcc.n	80075a8 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800759e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075a0:	2202      	movs	r2, #2
 80075a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 80075a6:	e056      	b.n	8007656 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 80075a8:	4b3c      	ldr	r3, [pc, #240]	@ (800769c <mscd_xfer_cb+0x498>)
 80075aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0301 	and.w	r3, r3, #1
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d04e      	beq.n	8007656 <mscd_xfer_cb+0x452>
 80075b8:	be00      	bkpt	0x0000
    break;
 80075ba:	e04c      	b.n	8007656 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 80075bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075be:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80075c2:	79ba      	ldrb	r2, [r7, #6]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d148      	bne.n	800765a <mscd_xfer_cb+0x456>
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	2b0d      	cmp	r3, #13
 80075cc:	d145      	bne.n	800765a <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 80075ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075d0:	7bdb      	ldrb	r3, [r3, #15]
 80075d2:	2b28      	cmp	r3, #40	@ 0x28
 80075d4:	d002      	beq.n	80075dc <mscd_xfer_cb+0x3d8>
 80075d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80075d8:	d006      	beq.n	80075e8 <mscd_xfer_cb+0x3e4>
 80075da:	e00b      	b.n	80075f4 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 80075dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075de:	7b5b      	ldrb	r3, [r3, #13]
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7ff fb91 	bl	8006d08 <tud_msc_read10_complete_cb>
            break;
 80075e6:	e00e      	b.n	8007606 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 80075e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075ea:	7b5b      	ldrb	r3, [r3, #13]
 80075ec:	4618      	mov	r0, r3
 80075ee:	f7ff fb96 	bl	8006d1e <tud_msc_write10_complete_cb>
            break;
 80075f2:	e008      	b.n	8007606 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 80075f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f6:	7b5a      	ldrb	r2, [r3, #13]
 80075f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075fa:	330f      	adds	r3, #15
 80075fc:	4619      	mov	r1, r3
 80075fe:	4610      	mov	r0, r2
 8007600:	f7ff fb98 	bl	8006d34 <tud_msc_scsi_complete_cb>
            break;
 8007604:	bf00      	nop
 8007606:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007608:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	7fdb      	ldrb	r3, [r3, #31]
 800760e:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800761e:	7af8      	ldrb	r0, [r7, #11]
 8007620:	2300      	movs	r3, #0
 8007622:	9300      	str	r3, [sp, #0]
 8007624:	231f      	movs	r3, #31
 8007626:	4a1c      	ldr	r2, [pc, #112]	@ (8007698 <mscd_xfer_cb+0x494>)
 8007628:	f003 fbe6 	bl	800adf8 <usbd_edpt_xfer>
 800762c:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800762e:	f083 0301 	eor.w	r3, r3, #1
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	d010      	beq.n	800765a <mscd_xfer_cb+0x456>
 8007638:	4b18      	ldr	r3, [pc, #96]	@ (800769c <mscd_xfer_cb+0x498>)
 800763a:	657b      	str	r3, [r7, #84]	@ 0x54
 800763c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d000      	beq.n	800764a <mscd_xfer_cb+0x446>
 8007648:	be00      	bkpt	0x0000
 800764a:	2300      	movs	r3, #0
 800764c:	e020      	b.n	8007690 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800764e:	bf00      	nop
 8007650:	e004      	b.n	800765c <mscd_xfer_cb+0x458>
      break;
 8007652:	bf00      	nop
 8007654:	e002      	b.n	800765c <mscd_xfer_cb+0x458>
    break;
 8007656:	bf00      	nop
 8007658:	e000      	b.n	800765c <mscd_xfer_cb+0x458>
      break;
 800765a:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800765c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800765e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007662:	2b02      	cmp	r3, #2
 8007664:	d113      	bne.n	800768e <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 8007666:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007668:	f7ff fad6 	bl	8006c18 <proc_stage_status>
 800766c:	4603      	mov	r3, r0
 800766e:	f083 0301 	eor.w	r3, r3, #1
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00a      	beq.n	800768e <mscd_xfer_cb+0x48a>
 8007678:	4b08      	ldr	r3, [pc, #32]	@ (800769c <mscd_xfer_cb+0x498>)
 800767a:	637b      	str	r3, [r7, #52]	@ 0x34
 800767c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b00      	cmp	r3, #0
 8007686:	d000      	beq.n	800768a <mscd_xfer_cb+0x486>
 8007688:	be00      	bkpt	0x0000
 800768a:	2300      	movs	r3, #0
 800768c:	e000      	b.n	8007690 <mscd_xfer_cb+0x48c>
  }

  return true;
 800768e:	2301      	movs	r3, #1
}
 8007690:	4618      	mov	r0, r3
 8007692:	3768      	adds	r7, #104	@ 0x68
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	20010c68 	.word	0x20010c68
 800769c:	e000edf0 	.word	0xe000edf0

080076a0 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b0ac      	sub	sp, #176	@ 0xb0
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60b9      	str	r1, [r7, #8]
 80076a8:	607a      	str	r2, [r7, #4]
 80076aa:	603b      	str	r3, [r7, #0]
 80076ac:	4603      	mov	r3, r0
 80076ae:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 80076b0:	4bc6      	ldr	r3, [pc, #792]	@ (80079cc <proc_builtin_scsi+0x32c>)
 80076b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	2b25      	cmp	r3, #37	@ 0x25
 80076bc:	f200 82c3 	bhi.w	8007c46 <proc_builtin_scsi+0x5a6>
 80076c0:	a201      	add	r2, pc, #4	@ (adr r2, 80076c8 <proc_builtin_scsi+0x28>)
 80076c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c6:	bf00      	nop
 80076c8:	08007761 	.word	0x08007761
 80076cc:	08007c47 	.word	0x08007c47
 80076d0:	08007c47 	.word	0x08007c47
 80076d4:	08007b79 	.word	0x08007b79
 80076d8:	08007c47 	.word	0x08007c47
 80076dc:	08007c47 	.word	0x08007c47
 80076e0:	08007c47 	.word	0x08007c47
 80076e4:	08007c47 	.word	0x08007c47
 80076e8:	08007c47 	.word	0x08007c47
 80076ec:	08007c47 	.word	0x08007c47
 80076f0:	08007c47 	.word	0x08007c47
 80076f4:	08007c47 	.word	0x08007c47
 80076f8:	08007c47 	.word	0x08007c47
 80076fc:	08007c47 	.word	0x08007c47
 8007700:	08007c47 	.word	0x08007c47
 8007704:	08007c47 	.word	0x08007c47
 8007708:	08007c47 	.word	0x08007c47
 800770c:	08007c47 	.word	0x08007c47
 8007710:	08007a3f 	.word	0x08007a3f
 8007714:	08007c47 	.word	0x08007c47
 8007718:	08007c47 	.word	0x08007c47
 800771c:	08007c47 	.word	0x08007c47
 8007720:	08007c47 	.word	0x08007c47
 8007724:	08007c47 	.word	0x08007c47
 8007728:	08007c47 	.word	0x08007c47
 800772c:	08007c47 	.word	0x08007c47
 8007730:	08007abd 	.word	0x08007abd
 8007734:	080077ab 	.word	0x080077ab
 8007738:	08007c47 	.word	0x08007c47
 800773c:	08007c47 	.word	0x08007c47
 8007740:	08007833 	.word	0x08007833
 8007744:	08007c47 	.word	0x08007c47
 8007748:	08007c47 	.word	0x08007c47
 800774c:	08007c47 	.word	0x08007c47
 8007750:	08007c47 	.word	0x08007c47
 8007754:	0800796b 	.word	0x0800796b
 8007758:	08007c47 	.word	0x08007c47
 800775c:	0800788f 	.word	0x0800788f
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 8007760:	2300      	movs	r3, #0
 8007762:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 8007766:	7bfb      	ldrb	r3, [r7, #15]
 8007768:	4618      	mov	r0, r3
 800776a:	f7f9 fbb7 	bl	8000edc <tud_msc_test_unit_ready_cb>
 800776e:	4603      	mov	r3, r0
 8007770:	f083 0301 	eor.w	r3, r3, #1
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 826a 	beq.w	8007c50 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 800777c:	f04f 33ff 	mov.w	r3, #4294967295
 8007780:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8007784:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007788:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800778c:	2b00      	cmp	r3, #0
 800778e:	f040 825f 	bne.w	8007c50 <proc_builtin_scsi+0x5b0>
 8007792:	7bfb      	ldrb	r3, [r7, #15]
 8007794:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007798:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800779c:	2300      	movs	r3, #0
 800779e:	223a      	movs	r2, #58	@ 0x3a
 80077a0:	2102      	movs	r1, #2
 80077a2:	f7ff fb1b 	bl	8006ddc <tud_msc_set_sense>
}
 80077a6:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80077a8:	e252      	b.n	8007c50 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 80077aa:	2300      	movs	r3, #0
 80077ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 80077b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077ba:	791b      	ldrb	r3, [r3, #4]
 80077bc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	4619      	mov	r1, r3
 80077c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077c8:	791b      	ldrb	r3, [r3, #4]
 80077ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	bf14      	ite	ne
 80077d4:	2301      	movne	r3, #1
 80077d6:	2300      	moveq	r3, #0
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077de:	791b      	ldrb	r3, [r3, #4]
 80077e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	bf14      	ite	ne
 80077ea:	2301      	movne	r3, #1
 80077ec:	2300      	moveq	r3, #0
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	7bf8      	ldrb	r0, [r7, #15]
 80077f2:	f7ff fab3 	bl	8006d5c <tud_msc_start_stop_cb>
 80077f6:	4603      	mov	r3, r0
 80077f8:	f083 0301 	eor.w	r3, r3, #1
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f000 8228 	beq.w	8007c54 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8007804:	f04f 33ff 	mov.w	r3, #4294967295
 8007808:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800780c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007810:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007814:	2b00      	cmp	r3, #0
 8007816:	f040 821d 	bne.w	8007c54 <proc_builtin_scsi+0x5b4>
 800781a:	7bfb      	ldrb	r3, [r7, #15]
 800781c:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007820:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 8007824:	2300      	movs	r3, #0
 8007826:	223a      	movs	r2, #58	@ 0x3a
 8007828:	2102      	movs	r1, #2
 800782a:	f7ff fad7 	bl	8006ddc <tud_msc_set_sense>
}
 800782e:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8007830:	e210      	b.n	8007c54 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 8007832:	2300      	movs	r3, #0
 8007834:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800783e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007842:	7919      	ldrb	r1, [r3, #4]
 8007844:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007848:	795a      	ldrb	r2, [r3, #5]
 800784a:	7bfb      	ldrb	r3, [r7, #15]
 800784c:	4618      	mov	r0, r3
 800784e:	f7ff fa9a 	bl	8006d86 <tud_msc_prevent_allow_medium_removal_cb>
 8007852:	4603      	mov	r3, r0
 8007854:	f083 0301 	eor.w	r3, r3, #1
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 81fc 	beq.w	8007c58 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 8007860:	f04f 33ff 	mov.w	r3, #4294967295
 8007864:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8007868:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800786c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007870:	2b00      	cmp	r3, #0
 8007872:	f040 81f1 	bne.w	8007c58 <proc_builtin_scsi+0x5b8>
 8007876:	7bfb      	ldrb	r3, [r7, #15]
 8007878:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800787c:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 8007880:	2300      	movs	r3, #0
 8007882:	223a      	movs	r2, #58	@ 0x3a
 8007884:	2102      	movs	r1, #2
 8007886:	f7ff faa9 	bl	8006ddc <tud_msc_set_sense>
}
 800788a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800788c:	e1e4      	b.n	8007c58 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800788e:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8007892:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8007896:	7bfb      	ldrb	r3, [r7, #15]
 8007898:	4618      	mov	r0, r3
 800789a:	f7f9 fb2b 	bl	8000ef4 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800789e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80078a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 80078a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d003      	beq.n	80078b4 <proc_builtin_scsi+0x214>
 80078ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d116      	bne.n	80078e2 <proc_builtin_scsi+0x242>
        resplen = -1;
 80078b4:	f04f 33ff 	mov.w	r3, #4294967295
 80078b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80078bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078c0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f040 81d0 	bne.w	8007c6a <proc_builtin_scsi+0x5ca>
 80078ca:	7bfb      	ldrb	r3, [r7, #15]
 80078cc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80078d0:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 80078d4:	2300      	movs	r3, #0
 80078d6:	223a      	movs	r2, #58	@ 0x3a
 80078d8:	2102      	movs	r1, #2
 80078da:	f7ff fa7f 	bl	8006ddc <tud_msc_set_sense>
}
 80078de:	bf00      	nop
        if (p_msc->sense_key == 0) {
 80078e0:	e1c3      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 80078e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078e4:	3b01      	subs	r3, #1
 80078e6:	ba1b      	rev	r3, r3
 80078e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 80078ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078ee:	ba1b      	rev	r3, r3
 80078f0:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 80078f2:	2308      	movs	r3, #8
 80078f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 80078f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007902:	683a      	ldr	r2, [r7, #0]
 8007904:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8007908:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800790c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007910:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 8007914:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007918:	2b00      	cmp	r3, #0
 800791a:	d102      	bne.n	8007922 <proc_builtin_scsi+0x282>
    return -1;
 800791c:	f04f 33ff 	mov.w	r3, #4294967295
 8007920:	e01e      	b.n	8007960 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 8007922:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007926:	2b00      	cmp	r3, #0
 8007928:	d101      	bne.n	800792e <proc_builtin_scsi+0x28e>
    return 0;
 800792a:	2300      	movs	r3, #0
 800792c:	e018      	b.n	8007960 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800792e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007932:	2b00      	cmp	r3, #0
 8007934:	d102      	bne.n	800793c <proc_builtin_scsi+0x29c>
    return -1;
 8007936:	f04f 33ff 	mov.w	r3, #4294967295
 800793a:	e011      	b.n	8007960 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 800793c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007940:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007944:	429a      	cmp	r2, r3
 8007946:	d202      	bcs.n	800794e <proc_builtin_scsi+0x2ae>
    return -1;
 8007948:	f04f 33ff 	mov.w	r3, #4294967295
 800794c:	e008      	b.n	8007960 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800794e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007952:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8007956:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800795a:	f006 fe3f 	bl	800e5dc <memcpy>
  return 0;
 800795e:	2300      	movs	r3, #0
 8007960:	2b00      	cmp	r3, #0
 8007962:	f000 817b 	beq.w	8007c5c <proc_builtin_scsi+0x5bc>
 8007966:	2300      	movs	r3, #0
 8007968:	e181      	b.n	8007c6e <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 800796a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]
 8007972:	605a      	str	r2, [r3, #4]
 8007974:	609a      	str	r2, [r3, #8]
 8007976:	2308      	movs	r3, #8
 8007978:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800797c:	2302      	movs	r3, #2
 800797e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 8007982:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 8007986:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800798a:	7bfb      	ldrb	r3, [r7, #15]
 800798c:	4618      	mov	r0, r3
 800798e:	f7f9 fab1 	bl	8000ef4 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8007992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007994:	2b00      	cmp	r3, #0
 8007996:	d002      	beq.n	800799e <proc_builtin_scsi+0x2fe>
 8007998:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800799a:	2b00      	cmp	r3, #0
 800799c:	d118      	bne.n	80079d0 <proc_builtin_scsi+0x330>
        resplen = -1;
 800799e:	f04f 33ff 	mov.w	r3, #4294967295
 80079a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80079a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80079aa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f040 815b 	bne.w	8007c6a <proc_builtin_scsi+0x5ca>
 80079b4:	7bfb      	ldrb	r3, [r7, #15]
 80079b6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80079ba:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 80079be:	2300      	movs	r3, #0
 80079c0:	223a      	movs	r2, #58	@ 0x3a
 80079c2:	2102      	movs	r1, #2
 80079c4:	f7ff fa0a 	bl	8006ddc <tud_msc_set_sense>
}
 80079c8:	bf00      	nop
        if (p_msc->sense_key == 0) {
 80079ca:	e14e      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
 80079cc:	20010c28 	.word	0x20010c28
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 80079d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d2:	ba1b      	rev	r3, r3
 80079d4:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 80079d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80079d8:	ba5b      	rev16	r3, r3
 80079da:	b29b      	uxth	r3, r3
 80079dc:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 80079de:	230c      	movs	r3, #12
 80079e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 80079e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	67ba      	str	r2, [r7, #120]	@ 0x78
 80079ec:	683a      	ldr	r2, [r7, #0]
 80079ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80079f0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80079f4:	673a      	str	r2, [r7, #112]	@ 0x70
 80079f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 80079f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d102      	bne.n	8007a04 <proc_builtin_scsi+0x364>
    return -1;
 80079fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007a02:	e017      	b.n	8007a34 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8007a04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d101      	bne.n	8007a0e <proc_builtin_scsi+0x36e>
    return 0;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	e012      	b.n	8007a34 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 8007a0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d102      	bne.n	8007a1a <proc_builtin_scsi+0x37a>
    return -1;
 8007a14:	f04f 33ff 	mov.w	r3, #4294967295
 8007a18:	e00c      	b.n	8007a34 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 8007a1a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007a1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d202      	bcs.n	8007a28 <proc_builtin_scsi+0x388>
    return -1;
 8007a22:	f04f 33ff 	mov.w	r3, #4294967295
 8007a26:	e005      	b.n	8007a34 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 8007a28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a2a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8007a2c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8007a2e:	f006 fdd5 	bl	800e5dc <memcpy>
  return 0;
 8007a32:	2300      	movs	r3, #0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f000 8113 	beq.w	8007c60 <proc_builtin_scsi+0x5c0>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	e117      	b.n	8007c6e <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 8007a44:	2224      	movs	r2, #36	@ 0x24
 8007a46:	2100      	movs	r1, #0
 8007a48:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8007a4c:	f006 fd7c 	bl	800e548 <memset>
      inquiry_rsp->is_removable = 1;
 8007a50:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a54:	7853      	ldrb	r3, [r2, #1]
 8007a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a5a:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8007a5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a60:	2202      	movs	r2, #2
 8007a62:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 8007a64:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a68:	78d3      	ldrb	r3, [r2, #3]
 8007a6a:	2102      	movs	r1, #2
 8007a6c:	f361 0303 	bfi	r3, r1, #0, #4
 8007a70:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 8007a72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a76:	221f      	movs	r2, #31
 8007a78:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 8007a7a:	7bfb      	ldrb	r3, [r7, #15]
 8007a7c:	683a      	ldr	r2, [r7, #0]
 8007a7e:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7fe fff0 	bl	8006a68 <tud_msc_inquiry2_cb>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 8007a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f040 80e6 	bne.w	8007c64 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 8007a98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a9c:	f103 0108 	add.w	r1, r3, #8
 8007aa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007aa4:	f103 0210 	add.w	r2, r3, #16
 8007aa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007aac:	3320      	adds	r3, #32
 8007aae:	7bf8      	ldrb	r0, [r7, #15]
 8007ab0:	f7f9 f9f2 	bl	8000e98 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 8007ab4:	2324      	movs	r3, #36	@ 0x24
 8007ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 8007aba:	e0d3      	b.n	8007c64 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 8007abc:	2303      	movs	r3, #3
 8007abe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8007ac8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007acc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007ad0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007ad4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ad8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007adc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 8007ae6:	7bfb      	ldrb	r3, [r7, #15]
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7ff f96b 	bl	8006dc4 <tud_msc_is_writable_cb>
 8007aee:	4603      	mov	r3, r0
 8007af0:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8007af4:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	bf14      	ite	ne
 8007afc:	2301      	movne	r3, #1
 8007afe:	2300      	moveq	r3, #0
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	f083 0301 	eor.w	r3, r3, #1
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 0301 	and.w	r3, r3, #1
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007b12:	f362 13c7 	bfi	r3, r2, #7, #1
 8007b16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 8007b1a:	2304      	movs	r3, #4
 8007b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 8007b20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007b28:	683a      	ldr	r2, [r7, #0]
 8007b2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8007b2c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8007b30:	663a      	str	r2, [r7, #96]	@ 0x60
 8007b32:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 8007b34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d102      	bne.n	8007b40 <proc_builtin_scsi+0x4a0>
    return -1;
 8007b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b3e:	e017      	b.n	8007b70 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 8007b40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d101      	bne.n	8007b4a <proc_builtin_scsi+0x4aa>
    return 0;
 8007b46:	2300      	movs	r3, #0
 8007b48:	e012      	b.n	8007b70 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8007b4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d102      	bne.n	8007b56 <proc_builtin_scsi+0x4b6>
    return -1;
 8007b50:	f04f 33ff 	mov.w	r3, #4294967295
 8007b54:	e00c      	b.n	8007b70 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 8007b56:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007b58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d202      	bcs.n	8007b64 <proc_builtin_scsi+0x4c4>
    return -1;
 8007b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b62:	e005      	b.n	8007b70 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 8007b64:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b66:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007b68:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8007b6a:	f006 fd37 	bl	800e5dc <memcpy>
  return 0;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d079      	beq.n	8007c68 <proc_builtin_scsi+0x5c8>
 8007b74:	2300      	movs	r3, #0
 8007b76:	e07a      	b.n	8007c6e <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 8007b78:	f107 0310 	add.w	r3, r7, #16
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	605a      	str	r2, [r3, #4]
 8007b82:	609a      	str	r2, [r3, #8]
 8007b84:	60da      	str	r2, [r3, #12]
 8007b86:	821a      	strh	r2, [r3, #16]
 8007b88:	7c3b      	ldrb	r3, [r7, #16]
 8007b8a:	2270      	movs	r2, #112	@ 0x70
 8007b8c:	f362 0306 	bfi	r3, r2, #0, #7
 8007b90:	743b      	strb	r3, [r7, #16]
 8007b92:	7c3b      	ldrb	r3, [r7, #16]
 8007b94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b98:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8007b9a:	230a      	movs	r3, #10
 8007b9c:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8007b9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ba2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007ba6:	f003 030f 	and.w	r3, r3, #15
 8007baa:	b2da      	uxtb	r2, r3
 8007bac:	7cbb      	ldrb	r3, [r7, #18]
 8007bae:	f362 0303 	bfi	r3, r2, #0, #4
 8007bb2:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8007bb4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bb8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007bbc:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8007bbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bc2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8007bc6:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8007bc8:	2312      	movs	r3, #18
 8007bca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8007bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007bd6:	683a      	ldr	r2, [r7, #0]
 8007bd8:	657a      	str	r2, [r7, #84]	@ 0x54
 8007bda:	f107 0210 	add.w	r2, r7, #16
 8007bde:	653a      	str	r2, [r7, #80]	@ 0x50
 8007be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 8007be2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d102      	bne.n	8007bee <proc_builtin_scsi+0x54e>
    return -1;
 8007be8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bec:	e017      	b.n	8007c1e <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 8007bee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d101      	bne.n	8007bf8 <proc_builtin_scsi+0x558>
    return 0;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	e012      	b.n	8007c1e <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 8007bf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d102      	bne.n	8007c04 <proc_builtin_scsi+0x564>
    return -1;
 8007bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8007c02:	e00c      	b.n	8007c1e <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8007c04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d202      	bcs.n	8007c12 <proc_builtin_scsi+0x572>
    return -1;
 8007c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c10:	e005      	b.n	8007c1e <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 8007c12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c14:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c16:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007c18:	f006 fce0 	bl	800e5dc <memcpy>
  return 0;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d001      	beq.n	8007c26 <proc_builtin_scsi+0x586>
 8007c22:	2300      	movs	r3, #0
 8007c24:	e023      	b.n	8007c6e <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	7bfb      	ldrb	r3, [r7, #15]
 8007c2c:	6879      	ldr	r1, [r7, #4]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7ff f8b9 	bl	8006da6 <tud_msc_request_sense_cb>
 8007c34:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 8007c38:	7bf8      	ldrb	r0, [r7, #15]
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2100      	movs	r1, #0
 8007c40:	f7ff f8cc 	bl	8006ddc <tud_msc_set_sense>
 8007c44:	e011      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8007c46:	f04f 33ff 	mov.w	r3, #4294967295
 8007c4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 8007c4e:	e00c      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c50:	bf00      	nop
 8007c52:	e00a      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c54:	bf00      	nop
 8007c56:	e008      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c58:	bf00      	nop
 8007c5a:	e006      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c5c:	bf00      	nop
 8007c5e:	e004      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c60:	bf00      	nop
 8007c62:	e002      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c64:	bf00      	nop
 8007c66:	e000      	b.n	8007c6a <proc_builtin_scsi+0x5ca>
      break;
 8007c68:	bf00      	nop
  }

  return resplen;
 8007c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	37b0      	adds	r7, #176	@ 0xb0
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop

08007c78 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b092      	sub	sp, #72	@ 0x48
 8007c7c:	af02      	add	r7, sp, #8
 8007c7e:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8e:	330f      	adds	r3, #15
 8007c90:	3307      	adds	r3, #7
 8007c92:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	881b      	ldrh	r3, [r3, #0]
 8007c98:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8007c9a:	8bfb      	ldrh	r3, [r7, #30]
 8007c9c:	ba5b      	rev16	r3, r3
 8007c9e:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8007ca0:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 8007ca2:	8bbb      	ldrh	r3, [r7, #28]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d101      	bne.n	8007cac <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e005      	b.n	8007cb8 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8007cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cae:	689a      	ldr	r2, [r3, #8]
 8007cb0:	8bbb      	ldrh	r3, [r7, #28]
 8007cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cb6:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8007cb8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8007cba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d043      	beq.n	8007d48 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cc2:	330f      	adds	r3, #15
 8007cc4:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	3302      	adds	r3, #2
 8007cca:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007cda:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007cdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ce0:	4413      	add	r3, r2
 8007ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ce8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007cea:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cee:	fb01 f202 	mul.w	r2, r1, r2
 8007cf2:	1a9b      	subs	r3, r3, r2
 8007cf4:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8007cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cf8:	689a      	ldr	r2, [r3, #8]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d04:	61ba      	str	r2, [r7, #24]
 8007d06:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	bf28      	it	cs
 8007d10:	4613      	movcs	r3, r2
 8007d12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 8007d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d1e:	7b58      	ldrb	r0, [r3, #13]
 8007d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	4b0a      	ldr	r3, [pc, #40]	@ (8007d50 <proc_read10_cmd+0xd8>)
 8007d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d28:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007d2a:	f7f9 f8f7 	bl	8000f1c <tud_msc_read10_cb>
 8007d2e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8007d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d32:	f113 0f02 	cmn.w	r3, #2
 8007d36:	d007      	beq.n	8007d48 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 8007d40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f806 	bl	8007d54 <proc_read_io_data>
  }
}
 8007d48:	3740      	adds	r7, #64	@ 0x40
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20010c68 	.word	0x20010c68

08007d54 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08c      	sub	sp, #48	@ 0x30
 8007d58:	af02      	add	r7, sp, #8
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	7fdb      	ldrb	r3, [r3, #31]
 8007d62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	dd1b      	ble.n	8007da4 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	9200      	str	r2, [sp, #0]
 8007d7e:	4a27      	ldr	r2, [pc, #156]	@ (8007e1c <proc_read_io_data+0xc8>)
 8007d80:	f003 f83a 	bl	800adf8 <usbd_edpt_xfer>
 8007d84:	4603      	mov	r3, r0
 8007d86:	f083 0301 	eor.w	r3, r3, #1
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d042      	beq.n	8007e16 <proc_read_io_data+0xc2>
 8007d90:	4b23      	ldr	r3, [pc, #140]	@ (8007e20 <proc_read_io_data+0xcc>)
 8007d92:	623b      	str	r3, [r7, #32]
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 0301 	and.w	r3, r3, #1
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d039      	beq.n	8007e14 <proc_read_io_data+0xc0>
 8007da0:	be00      	bkpt	0x0000
 8007da2:	e037      	b.n	8007e14 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007daa:	d003      	beq.n	8007db4 <proc_read_io_data+0x60>
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00f      	beq.n	8007dd2 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 8007db2:	e030      	b.n	8007e16 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	7b5b      	ldrb	r3, [r3, #13]
 8007db8:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007dba:	7ff8      	ldrb	r0, [r7, #31]
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	223a      	movs	r2, #58	@ 0x3a
 8007dc0:	2102      	movs	r1, #2
 8007dc2:	f7ff f80b 	bl	8006ddc <tud_msc_set_sense>
}
 8007dc6:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007dc8:	2101      	movs	r1, #1
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7fe fe5a 	bl	8006a84 <fail_scsi_op>
        break;
 8007dd0:	e021      	b.n	8007e16 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8007dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ddc:	77bb      	strb	r3, [r7, #30]
 8007dde:	4613      	mov	r3, r2
 8007de0:	777b      	strb	r3, [r7, #29]
 8007de2:	2300      	movs	r3, #0
 8007de4:	61bb      	str	r3, [r7, #24]
 8007de6:	2300      	movs	r3, #0
 8007de8:	75fb      	strb	r3, [r7, #23]
 8007dea:	2300      	movs	r3, #0
 8007dec:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8007dee:	7fbb      	ldrb	r3, [r7, #30]
 8007df0:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8007df2:	2307      	movs	r3, #7
 8007df4:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8007df6:	7f7b      	ldrb	r3, [r7, #29]
 8007df8:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8007dfe:	7dfb      	ldrb	r3, [r7, #23]
 8007e00:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8007e02:	7dba      	ldrb	r2, [r7, #22]
 8007e04:	f107 0308 	add.w	r3, r7, #8
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f002 fbda 	bl	800a5c4 <dcd_event_handler>
}
 8007e10:	bf00      	nop
        break;
 8007e12:	e000      	b.n	8007e16 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8007e14:	bf00      	nop
    }
  }
}
 8007e16:	3728      	adds	r7, #40	@ 0x28
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	20010c68 	.word	0x20010c68
 8007e20:	e000edf0 	.word	0xe000edf0

08007e24 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b08a      	sub	sp, #40	@ 0x28
 8007e28:	af02      	add	r7, sp, #8
 8007e2a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	7b5b      	ldrb	r3, [r3, #13]
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7fe ffc5 	bl	8006dc4 <tud_msc_is_writable_cb>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 8007e3e:	7efb      	ldrb	r3, [r7, #27]
 8007e40:	f083 0301 	eor.w	r3, r3, #1
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00b      	beq.n	8007e62 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	7b58      	ldrb	r0, [r3, #13]
 8007e4e:	2300      	movs	r3, #0
 8007e50:	2227      	movs	r2, #39	@ 0x27
 8007e52:	2107      	movs	r1, #7
 8007e54:	f7fe ffc2 	bl	8006ddc <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007e58:	2101      	movs	r1, #1
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f7fe fe12 	bl	8006a84 <fail_scsi_op>
    return;
 8007e60:	e029      	b.n	8007eb6 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8007e62:	69fb      	ldr	r3, [r7, #28]
 8007e64:	689a      	ldr	r2, [r3, #8]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e6a:	1ad3      	subs	r3, r2, r3
 8007e6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e70:	613a      	str	r2, [r7, #16]
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	bf28      	it	cs
 8007e7c:	4613      	movcs	r3, r2
 8007e7e:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	7fd8      	ldrb	r0, [r3, #31]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8007e8a:	8b3b      	ldrh	r3, [r7, #24]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	9200      	str	r2, [sp, #0]
 8007e90:	4a0a      	ldr	r2, [pc, #40]	@ (8007ebc <proc_write10_cmd+0x98>)
 8007e92:	f002 ffb1 	bl	800adf8 <usbd_edpt_xfer>
 8007e96:	4603      	mov	r3, r0
 8007e98:	f083 0301 	eor.w	r3, r3, #1
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d009      	beq.n	8007eb6 <proc_write10_cmd+0x92>
 8007ea2:	4b07      	ldr	r3, [pc, #28]	@ (8007ec0 <proc_write10_cmd+0x9c>)
 8007ea4:	617b      	str	r3, [r7, #20]
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 0301 	and.w	r3, r3, #1
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d000      	beq.n	8007eb4 <proc_write10_cmd+0x90>
 8007eb2:	be00      	bkpt	0x0000
 8007eb4:	bf00      	nop
}
 8007eb6:	3720      	adds	r7, #32
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	20010c68 	.word	0x20010c68
 8007ec0:	e000edf0 	.word	0xe000edf0

08007ec4 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b090      	sub	sp, #64	@ 0x40
 8007ec8:	af02      	add	r7, sp, #8
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed4:	623b      	str	r3, [r7, #32]
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	330f      	adds	r3, #15
 8007ede:	3307      	adds	r3, #7
 8007ee0:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8007ee8:	8afb      	ldrh	r3, [r7, #22]
 8007eea:	ba5b      	rev16	r3, r3
 8007eec:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8007eee:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8007ef0:	8abb      	ldrh	r3, [r7, #20]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d101      	bne.n	8007efa <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e005      	b.n	8007f06 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8007efa:	6a3b      	ldr	r3, [r7, #32]
 8007efc:	689a      	ldr	r2, [r3, #8]
 8007efe:	8abb      	ldrh	r3, [r7, #20]
 8007f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f04:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8007f06:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8007f08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d035      	beq.n	8007f7a <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f10:	330f      	adds	r3, #15
 8007f12:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	3302      	adds	r3, #2
 8007f18:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007f28:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007f2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f2e:	4413      	add	r3, r2
 8007f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f36:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007f38:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f3c:	fb01 f202 	mul.w	r2, r1, r2
 8007f40:	1a9b      	subs	r3, r3, r2
 8007f42:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8007f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4e:	7b58      	ldrb	r0, [r3, #13]
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	9300      	str	r3, [sp, #0]
 8007f54:	4b0a      	ldr	r3, [pc, #40]	@ (8007f80 <proc_write10_host_data+0xbc>)
 8007f56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f5a:	f7f9 f819 	bl	8000f90 <tud_msc_write10_cb>
 8007f5e:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8007f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f62:	f113 0f02 	cmn.w	r3, #2
 8007f66:	d008      	beq.n	8007f7a <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8007f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f72:	6839      	ldr	r1, [r7, #0]
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f805 	bl	8007f84 <proc_write_io_data>
  }
}
 8007f7a:	3738      	adds	r7, #56	@ 0x38
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	20010c68 	.word	0x20010c68

08007f84 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b08c      	sub	sp, #48	@ 0x30
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	da14      	bge.n	8007fc0 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f9c:	d15f      	bne.n	800805e <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	7b5b      	ldrb	r3, [r3, #13]
 8007fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007fa6:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8007faa:	2300      	movs	r3, #0
 8007fac:	223a      	movs	r2, #58	@ 0x3a
 8007fae:	2102      	movs	r1, #2
 8007fb0:	f7fe ff14 	bl	8006ddc <tud_msc_set_sense>
}
 8007fb4:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007fb6:	2101      	movs	r1, #1
 8007fb8:	68f8      	ldr	r0, [r7, #12]
 8007fba:	f7fe fd63 	bl	8006a84 <fail_scsi_op>
        break;
 8007fbe:	e04f      	b.n	8008060 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	68ba      	ldr	r2, [r7, #8]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d935      	bls.n	8008034 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	1ad3      	subs	r3, r2, r3
 8007fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	dd07      	ble.n	8007fe6 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a23      	ldr	r2, [pc, #140]	@ (8008068 <proc_write_io_data+0xe4>)
 8007fda:	4413      	add	r3, r2
 8007fdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fde:	4619      	mov	r1, r3
 8007fe0:	4821      	ldr	r0, [pc, #132]	@ (8008068 <proc_write_io_data+0xe4>)
 8007fe2:	f006 fa97 	bl	800e514 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	7fda      	ldrb	r2, [r3, #31]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007ff0:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8007ff4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8007ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008002:	2300      	movs	r3, #0
 8008004:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8008008:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800800c:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800800e:	2307      	movs	r3, #7
 8008010:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8008012:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008016:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8008018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801a:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800801c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008020:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8008022:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8008026:	f107 0314 	add.w	r3, r7, #20
 800802a:	4611      	mov	r1, r2
 800802c:	4618      	mov	r0, r3
 800802e:	f002 fac9 	bl	800a5c4 <dcd_event_handler>
}
 8008032:	e015      	b.n	8008060 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	441a      	add	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008048:	429a      	cmp	r2, r3
 800804a:	d304      	bcc.n	8008056 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2202      	movs	r2, #2
 8008050:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8008054:	e004      	b.n	8008060 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f7ff fee4 	bl	8007e24 <proc_write10_cmd>
}
 800805c:	e000      	b.n	8008060 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800805e:	bf00      	nop
}
 8008060:	bf00      	nop
 8008062:	3730      	adds	r7, #48	@ 0x30
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}
 8008068:	20010c68 	.word	0x20010c68

0800806c <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	4603      	mov	r3, r0
 8008074:	6039      	str	r1, [r7, #0]
 8008076:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 8008078:	bf00      	nop
 800807a:	370c      	adds	r7, #12
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 8008084:	b480      	push	{r7}
 8008086:	b089      	sub	sp, #36	@ 0x24
 8008088:	af00      	add	r7, sp, #0
 800808a:	4603      	mov	r3, r0
 800808c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <tud_vendor_n_available+0x14>
 8008094:	2300      	movs	r3, #0
 8008096:	e036      	b.n	8008106 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8008098:	79fb      	ldrb	r3, [r7, #7]
 800809a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800809e:	fb02 f303 	mul.w	r3, r2, r3
 80080a2:	4a1c      	ldr	r2, [pc, #112]	@ (8008114 <tud_vendor_n_available+0x90>)
 80080a4:	4413      	add	r3, r2
 80080a6:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	3318      	adds	r3, #24
 80080ac:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	3308      	adds	r3, #8
 80080b2:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	8899      	ldrh	r1, [r3, #4]
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	891b      	ldrh	r3, [r3, #8]
 80080bc:	b29a      	uxth	r2, r3
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	895b      	ldrh	r3, [r3, #10]
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	8279      	strh	r1, [r7, #18]
 80080c6:	823a      	strh	r2, [r7, #16]
 80080c8:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 80080ca:	8a3a      	ldrh	r2, [r7, #16]
 80080cc:	89fb      	ldrh	r3, [r7, #14]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d304      	bcc.n	80080dc <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 80080d2:	8a3a      	ldrh	r2, [r7, #16]
 80080d4:	89fb      	ldrh	r3, [r7, #14]
 80080d6:	1ad3      	subs	r3, r2, r3
 80080d8:	b29b      	uxth	r3, r3
 80080da:	e008      	b.n	80080ee <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80080dc:	8a7b      	ldrh	r3, [r7, #18]
 80080de:	005b      	lsls	r3, r3, #1
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	8a39      	ldrh	r1, [r7, #16]
 80080e4:	89fb      	ldrh	r3, [r7, #14]
 80080e6:	1acb      	subs	r3, r1, r3
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	4413      	add	r3, r2
 80080ec:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	8892      	ldrh	r2, [r2, #4]
 80080f2:	81bb      	strh	r3, [r7, #12]
 80080f4:	4613      	mov	r3, r2
 80080f6:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80080f8:	89ba      	ldrh	r2, [r7, #12]
 80080fa:	897b      	ldrh	r3, [r7, #10]
 80080fc:	4293      	cmp	r3, r2
 80080fe:	bf28      	it	cs
 8008100:	4613      	movcs	r3, r2
 8008102:	b29b      	uxth	r3, r3
 8008104:	bf00      	nop
}
 8008106:	4618      	mov	r0, r3
 8008108:	3724      	adds	r7, #36	@ 0x24
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	20010e68 	.word	0x20010e68

08008118 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 8008118:	b580      	push	{r7, lr}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	4603      	mov	r3, r0
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
 8008124:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8008126:	7bfb      	ldrb	r3, [r7, #15]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d001      	beq.n	8008130 <tud_vendor_n_read+0x18>
 800812c:	2300      	movs	r3, #0
 800812e:	e011      	b.n	8008154 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8008130:	7bfb      	ldrb	r3, [r7, #15]
 8008132:	f240 422c 	movw	r2, #1068	@ 0x42c
 8008136:	fb02 f303 	mul.w	r3, r2, r3
 800813a:	4a08      	ldr	r2, [pc, #32]	@ (800815c <tud_vendor_n_read+0x44>)
 800813c:	4413      	add	r3, r2
 800813e:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	7818      	ldrb	r0, [r3, #0]
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	f103 0118 	add.w	r1, r3, #24
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	f006 f98b 	bl	800e468 <tu_edpt_stream_read>
 8008152:	4603      	mov	r3, r0
}
 8008154:	4618      	mov	r0, r3
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	20010e68 	.word	0x20010e68

08008160 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8008160:	b580      	push	{r7, lr}
 8008162:	b086      	sub	sp, #24
 8008164:	af00      	add	r7, sp, #0
 8008166:	4603      	mov	r3, r0
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
 800816c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800816e:	7bfb      	ldrb	r3, [r7, #15]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <tud_vendor_n_write+0x18>
 8008174:	2300      	movs	r3, #0
 8008176:	e011      	b.n	800819c <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8008178:	7bfb      	ldrb	r3, [r7, #15]
 800817a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800817e:	fb02 f303 	mul.w	r3, r2, r3
 8008182:	4a08      	ldr	r2, [pc, #32]	@ (80081a4 <tud_vendor_n_write+0x44>)
 8008184:	4413      	add	r3, r2
 8008186:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	7818      	ldrb	r0, [r3, #0]
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	1d19      	adds	r1, r3, #4
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	b29b      	uxth	r3, r3
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	f005 fe73 	bl	800de80 <tu_edpt_stream_write>
 800819a:	4603      	mov	r3, r0
}
 800819c:	4618      	mov	r0, r3
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	20010e68 	.word	0x20010e68

080081a8 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	4603      	mov	r3, r0
 80081b0:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 80081b2:	79fb      	ldrb	r3, [r7, #7]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d001      	beq.n	80081bc <tud_vendor_n_write_flush+0x14>
 80081b8:	2300      	movs	r3, #0
 80081ba:	e010      	b.n	80081de <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 80081bc:	79fb      	ldrb	r3, [r7, #7]
 80081be:	f240 422c 	movw	r2, #1068	@ 0x42c
 80081c2:	fb02 f303 	mul.w	r3, r2, r3
 80081c6:	4a08      	ldr	r2, [pc, #32]	@ (80081e8 <tud_vendor_n_write_flush+0x40>)
 80081c8:	4413      	add	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	781a      	ldrb	r2, [r3, #0]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	3304      	adds	r3, #4
 80081d4:	4619      	mov	r1, r3
 80081d6:	4610      	mov	r0, r2
 80081d8:	f005 fd82 	bl	800dce0 <tu_edpt_stream_write_xfer>
 80081dc:	4603      	mov	r3, r0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	20010e68 	.word	0x20010e68

080081ec <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	4603      	mov	r3, r0
 80081f4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 80081f6:	79fb      	ldrb	r3, [r7, #7]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d001      	beq.n	8008200 <tud_vendor_n_write_available+0x14>
 80081fc:	2300      	movs	r3, #0
 80081fe:	e010      	b.n	8008222 <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8008200:	79fb      	ldrb	r3, [r7, #7]
 8008202:	f240 422c 	movw	r2, #1068	@ 0x42c
 8008206:	fb02 f303 	mul.w	r3, r2, r3
 800820a:	4a08      	ldr	r2, [pc, #32]	@ (800822c <tud_vendor_n_write_available+0x40>)
 800820c:	4413      	add	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	781a      	ldrb	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	3304      	adds	r3, #4
 8008218:	4619      	mov	r1, r3
 800821a:	4610      	mov	r0, r2
 800821c:	f005 ff28 	bl	800e070 <tu_edpt_stream_write_available>
 8008220:	4603      	mov	r3, r0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	20010e68 	.word	0x20010e68

08008230 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 8008230:	b580      	push	{r7, lr}
 8008232:	b08a      	sub	sp, #40	@ 0x28
 8008234:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 8008236:	f240 422c 	movw	r2, #1068	@ 0x42c
 800823a:	2100      	movs	r1, #0
 800823c:	4822      	ldr	r0, [pc, #136]	@ (80082c8 <vendord_init+0x98>)
 800823e:	f006 f983 	bl	800e548 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8008242:	2300      	movs	r3, #0
 8008244:	75fb      	strb	r3, [r7, #23]
 8008246:	e036      	b.n	80082b6 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8008248:	7dfb      	ldrb	r3, [r7, #23]
 800824a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800824e:	fb02 f303 	mul.w	r3, r2, r3
 8008252:	4a1d      	ldr	r2, [pc, #116]	@ (80082c8 <vendord_init+0x98>)
 8008254:	4413      	add	r3, r2
 8008256:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 8008258:	2300      	movs	r3, #0
 800825a:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 800825c:	2300      	movs	r3, #0
 800825e:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8008266:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	f103 0018 	add.w	r0, r3, #24
 800826e:	2340      	movs	r3, #64	@ 0x40
 8008270:	9303      	str	r3, [sp, #12]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	9302      	str	r3, [sp, #8]
 8008276:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800827a:	9301      	str	r3, [sp, #4]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	9300      	str	r3, [sp, #0]
 8008280:	2300      	movs	r3, #0
 8008282:	2200      	movs	r2, #0
 8008284:	2100      	movs	r1, #0
 8008286:	f005 fc5e 	bl	800db46 <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	332c      	adds	r3, #44	@ 0x2c
 800828e:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	1d18      	adds	r0, r3, #4
 8008294:	2340      	movs	r3, #64	@ 0x40
 8008296:	9303      	str	r3, [sp, #12]
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	9302      	str	r3, [sp, #8]
 800829c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082a0:	9301      	str	r3, [sp, #4]
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	9300      	str	r3, [sp, #0]
 80082a6:	2300      	movs	r3, #0
 80082a8:	2201      	movs	r2, #1
 80082aa:	2100      	movs	r1, #0
 80082ac:	f005 fc4b 	bl	800db46 <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80082b0:	7dfb      	ldrb	r3, [r7, #23]
 80082b2:	3301      	adds	r3, #1
 80082b4:	75fb      	strb	r3, [r7, #23]
 80082b6:	7dfb      	ldrb	r3, [r7, #23]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0c5      	beq.n	8008248 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 80082bc:	bf00      	nop
 80082be:	bf00      	nop
 80082c0:	3718      	adds	r7, #24
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	20010e68 	.word	0x20010e68

080082cc <vendord_deinit>:

bool vendord_deinit(void) {
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80082d2:	2300      	movs	r3, #0
 80082d4:	71fb      	strb	r3, [r7, #7]
 80082d6:	e014      	b.n	8008302 <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 80082d8:	79fb      	ldrb	r3, [r7, #7]
 80082da:	f240 422c 	movw	r2, #1068	@ 0x42c
 80082de:	fb02 f303 	mul.w	r3, r2, r3
 80082e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008314 <vendord_deinit+0x48>)
 80082e4:	4413      	add	r3, r2
 80082e6:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	3318      	adds	r3, #24
 80082ec:	4618      	mov	r0, r3
 80082ee:	f005 fc52 	bl	800db96 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	3304      	adds	r3, #4
 80082f6:	4618      	mov	r0, r3
 80082f8:	f005 fc4d 	bl	800db96 <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80082fc:	79fb      	ldrb	r3, [r7, #7]
 80082fe:	3301      	adds	r3, #1
 8008300:	71fb      	strb	r3, [r7, #7]
 8008302:	79fb      	ldrb	r3, [r7, #7]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d0e7      	beq.n	80082d8 <vendord_deinit+0xc>
  }
  return true;
 8008308:	2301      	movs	r3, #1
}
 800830a:	4618      	mov	r0, r3
 800830c:	3708      	adds	r7, #8
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	20010e68 	.word	0x20010e68

08008318 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8008318:	b580      	push	{r7, lr}
 800831a:	b088      	sub	sp, #32
 800831c:	af00      	add	r7, sp, #0
 800831e:	4603      	mov	r3, r0
 8008320:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8008322:	2300      	movs	r3, #0
 8008324:	77fb      	strb	r3, [r7, #31]
 8008326:	e02d      	b.n	8008384 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8008328:	7ffb      	ldrb	r3, [r7, #31]
 800832a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	4a18      	ldr	r2, [pc, #96]	@ (8008394 <vendord_reset+0x7c>)
 8008334:	4413      	add	r3, r2
 8008336:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 8008338:	2202      	movs	r2, #2
 800833a:	2100      	movs	r1, #0
 800833c:	69b8      	ldr	r0, [r7, #24]
 800833e:	f006 f903 	bl	800e548 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	3318      	adds	r3, #24
 8008346:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	3308      	adds	r3, #8
 800834c:	4618      	mov	r0, r3
 800834e:	f000 fa18 	bl	8008782 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 8008352:	69bb      	ldr	r3, [r7, #24]
 8008354:	3318      	adds	r3, #24
 8008356:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2200      	movs	r2, #0
 800835c:	705a      	strb	r2, [r3, #1]
}
 800835e:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	3304      	adds	r3, #4
 8008364:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	3308      	adds	r3, #8
 800836a:	4618      	mov	r0, r3
 800836c:	f000 fa09 	bl	8008782 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	3304      	adds	r3, #4
 8008374:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	2200      	movs	r2, #0
 800837a:	705a      	strb	r2, [r3, #1]
}
 800837c:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800837e:	7ffb      	ldrb	r3, [r7, #31]
 8008380:	3301      	adds	r3, #1
 8008382:	77fb      	strb	r3, [r7, #31]
 8008384:	7ffb      	ldrb	r3, [r7, #31]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d0ce      	beq.n	8008328 <vendord_reset+0x10>
  }
}
 800838a:	bf00      	nop
 800838c:	bf00      	nop
 800838e:	3720      	adds	r7, #32
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	20010e68 	.word	0x20010e68

08008398 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	4603      	mov	r3, r0
 80083a0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 80083a2:	2300      	movs	r3, #0
 80083a4:	73fb      	strb	r3, [r7, #15]
 80083a6:	e023      	b.n	80083f0 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	f240 422c 	movw	r2, #1068	@ 0x42c
 80083ae:	fb02 f303 	mul.w	r3, r2, r3
 80083b2:	4a14      	ldr	r2, [pc, #80]	@ (8008404 <find_vendor_itf+0x6c>)
 80083b4:	4413      	add	r3, r2
 80083b6:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 80083b8:	79fb      	ldrb	r3, [r7, #7]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d109      	bne.n	80083d2 <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	7e5b      	ldrb	r3, [r3, #25]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d111      	bne.n	80083ea <find_vendor_itf+0x52>
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	795b      	ldrb	r3, [r3, #5]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10d      	bne.n	80083ea <find_vendor_itf+0x52>
        return idx;
 80083ce:	7bfb      	ldrb	r3, [r7, #15]
 80083d0:	e012      	b.n	80083f8 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	7e5b      	ldrb	r3, [r3, #25]
 80083d6:	79fa      	ldrb	r2, [r7, #7]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d004      	beq.n	80083e6 <find_vendor_itf+0x4e>
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	795b      	ldrb	r3, [r3, #5]
 80083e0:	79fa      	ldrb	r2, [r7, #7]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d101      	bne.n	80083ea <find_vendor_itf+0x52>
      return idx;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
 80083e8:	e006      	b.n	80083f8 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 80083ea:	7bfb      	ldrb	r3, [r7, #15]
 80083ec:	3301      	adds	r3, #1
 80083ee:	73fb      	strb	r3, [r7, #15]
 80083f0:	7bfb      	ldrb	r3, [r7, #15]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d0d8      	beq.n	80083a8 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 80083f6:	23ff      	movs	r3, #255	@ 0xff
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3714      	adds	r7, #20
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr
 8008404:	20010e68 	.word	0x20010e68

08008408 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 8008408:	b580      	push	{r7, lr}
 800840a:	b09e      	sub	sp, #120	@ 0x78
 800840c:	af00      	add	r7, sp, #0
 800840e:	4603      	mov	r3, r0
 8008410:	6039      	str	r1, [r7, #0]
 8008412:	71fb      	strb	r3, [r7, #7]
 8008414:	4613      	mov	r3, r2
 8008416:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	795b      	ldrb	r3, [r3, #5]
 800841c:	2bff      	cmp	r3, #255	@ 0xff
 800841e:	d001      	beq.n	8008424 <vendord_open+0x1c>
 8008420:	2300      	movs	r3, #0
 8008422:	e0f4      	b.n	800860e <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 8008424:	88bb      	ldrh	r3, [r7, #4]
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	4413      	add	r3, r2
 800842a:	673b      	str	r3, [r7, #112]	@ 0x70
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008432:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	461a      	mov	r2, r3
 800843a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800843c:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800843e:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 8008440:	2000      	movs	r0, #0
 8008442:	f7ff ffa9 	bl	8008398 <find_vendor_itf>
 8008446:	4603      	mov	r3, r0
 8008448:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800844c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00a      	beq.n	800846a <vendord_open+0x62>
 8008454:	4b70      	ldr	r3, [pc, #448]	@ (8008618 <vendord_open+0x210>)
 8008456:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 0301 	and.w	r3, r3, #1
 8008460:	2b00      	cmp	r3, #0
 8008462:	d000      	beq.n	8008466 <vendord_open+0x5e>
 8008464:	be00      	bkpt	0x0000
 8008466:	2300      	movs	r3, #0
 8008468:	e0d1      	b.n	800860e <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800846a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800846e:	f240 422c 	movw	r2, #1068	@ 0x42c
 8008472:	fb02 f303 	mul.w	r3, r2, r3
 8008476:	4a69      	ldr	r2, [pc, #420]	@ (800861c <vendord_open+0x214>)
 8008478:	4413      	add	r3, r2
 800847a:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800847c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800847e:	79fa      	ldrb	r2, [r7, #7]
 8008480:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	789a      	ldrb	r2, [r3, #2]
 8008486:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008488:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800848a:	e0a0      	b.n	80085ce <vendord_open+0x1c6>
 800848c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800848e:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008490:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008492:	3301      	adds	r3, #1
 8008494:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 8008496:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800849a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800849e:	2b04      	cmp	r3, #4
 80084a0:	f000 80b1 	beq.w	8008606 <vendord_open+0x1fe>
 80084a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80084a8:	2b0b      	cmp	r3, #11
 80084aa:	f000 80ac 	beq.w	8008606 <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 80084ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80084b2:	2b05      	cmp	r3, #5
 80084b4:	f040 8081 	bne.w	80085ba <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 80084b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084ba:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 80084bc:	79fb      	ldrb	r3, [r7, #7]
 80084be:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80084c0:	4618      	mov	r0, r3
 80084c2:	f002 fc03 	bl	800accc <usbd_edpt_open>
 80084c6:	4603      	mov	r3, r0
 80084c8:	f083 0301 	eor.w	r3, r3, #1
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <vendord_open+0xe0>
 80084d2:	4b51      	ldr	r3, [pc, #324]	@ (8008618 <vendord_open+0x210>)
 80084d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80084d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f003 0301 	and.w	r3, r3, #1
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d000      	beq.n	80084e4 <vendord_open+0xdc>
 80084e2:	be00      	bkpt	0x0000
 80084e4:	2300      	movs	r3, #0
 80084e6:	e092      	b.n	800860e <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 80084e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084ea:	789b      	ldrb	r3, [r3, #2]
 80084ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80084f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80084f4:	09db      	lsrs	r3, r3, #7
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d128      	bne.n	800854e <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 80084fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084fe:	3304      	adds	r3, #4
 8008500:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 8008502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008504:	785b      	ldrb	r3, [r3, #1]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d157      	bne.n	80085ba <vendord_open+0x1b2>
 800850a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800850c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800850e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008510:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 8008512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008514:	789a      	ldrb	r2, [r3, #2]
 8008516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008518:	705a      	strb	r2, [r3, #1]
 800851a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851c:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800851e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008520:	889b      	ldrh	r3, [r3, #4]
 8008522:	b29b      	uxth	r3, r3
 8008524:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008528:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800852a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800852e:	bf0c      	ite	eq
 8008530:	2301      	moveq	r3, #1
 8008532:	2300      	movne	r3, #0
 8008534:	b2d9      	uxtb	r1, r3
 8008536:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008538:	7813      	ldrb	r3, [r2, #0]
 800853a:	f361 0341 	bfi	r3, r1, #1, #1
 800853e:	7013      	strb	r3, [r2, #0]
}
 8008540:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008546:	4618      	mov	r0, r3
 8008548:	f005 fbca 	bl	800dce0 <tu_edpt_stream_write_xfer>
 800854c:	e035      	b.n	80085ba <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800854e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008550:	3318      	adds	r3, #24
 8008552:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 8008554:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008556:	785b      	ldrb	r3, [r3, #1]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d12e      	bne.n	80085ba <vendord_open+0x1b2>
 800855c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800855e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008560:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008562:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8008564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008566:	789a      	ldrb	r2, [r3, #2]
 8008568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856a:	705a      	strb	r2, [r3, #1]
 800856c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800856e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008572:	889b      	ldrh	r3, [r3, #4]
 8008574:	b29b      	uxth	r3, r3
 8008576:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800857a:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800857c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008580:	bf0c      	ite	eq
 8008582:	2301      	moveq	r3, #1
 8008584:	2300      	movne	r3, #0
 8008586:	b2d9      	uxtb	r1, r3
 8008588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800858a:	7813      	ldrb	r3, [r2, #0]
 800858c:	f361 0341 	bfi	r3, r1, #1, #1
 8008590:	7013      	strb	r3, [r2, #0]
}
 8008592:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8008594:	79fb      	ldrb	r3, [r7, #7]
 8008596:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8008598:	4618      	mov	r0, r3
 800859a:	f005 fdc9 	bl	800e130 <tu_edpt_stream_read_xfer>
 800859e:	4603      	mov	r3, r0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10a      	bne.n	80085ba <vendord_open+0x1b2>
 80085a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008618 <vendord_open+0x210>)
 80085a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d000      	beq.n	80085b6 <vendord_open+0x1ae>
 80085b4:	be00      	bkpt	0x0000
 80085b6:	2300      	movs	r3, #0
 80085b8:	e029      	b.n	800860e <vendord_open+0x206>
 80085ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80085bc:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80085be:	6a3b      	ldr	r3, [r7, #32]
 80085c0:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	69fb      	ldr	r3, [r7, #28]
 80085ca:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 80085cc:	677b      	str	r3, [r7, #116]	@ 0x74
 80085ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80085d0:	61bb      	str	r3, [r7, #24]
 80085d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085d4:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 80085d6:	69ba      	ldr	r2, [r7, #24]
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d301      	bcc.n	80085e2 <vendord_open+0x1da>
    return false;
 80085de:	2300      	movs	r3, #0
 80085e0:	e00e      	b.n	8008600 <vendord_open+0x1f8>
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	781b      	ldrb	r3, [r3, #0]
 80085ee:	461a      	mov	r2, r3
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	bf2c      	ite	cs
 80085fa:	2301      	movcs	r3, #1
 80085fc:	2300      	movcc	r3, #0
 80085fe:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8008600:	2b00      	cmp	r3, #0
 8008602:	f47f af43 	bne.w	800848c <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 8008606:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	b29b      	uxth	r3, r3
}
 800860e:	4618      	mov	r0, r3
 8008610:	3778      	adds	r7, #120	@ 0x78
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	e000edf0 	.word	0xe000edf0
 800861c:	20010e68 	.word	0x20010e68

08008620 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8008620:	b580      	push	{r7, lr}
 8008622:	b08a      	sub	sp, #40	@ 0x28
 8008624:	af00      	add	r7, sp, #0
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	4603      	mov	r3, r0
 800862a:	71fb      	strb	r3, [r7, #7]
 800862c:	460b      	mov	r3, r1
 800862e:	71bb      	strb	r3, [r7, #6]
 8008630:	4613      	mov	r3, r2
 8008632:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 8008634:	79bb      	ldrb	r3, [r7, #6]
 8008636:	4618      	mov	r0, r3
 8008638:	f7ff feae 	bl	8008398 <find_vendor_itf>
 800863c:	4603      	mov	r3, r0
 800863e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 8008642:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008646:	2b00      	cmp	r3, #0
 8008648:	d001      	beq.n	800864e <vendord_xfer_cb+0x2e>
 800864a:	2300      	movs	r3, #0
 800864c:	e05f      	b.n	800870e <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800864e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008652:	f240 422c 	movw	r2, #1068	@ 0x42c
 8008656:	fb02 f303 	mul.w	r3, r2, r3
 800865a:	4a2f      	ldr	r2, [pc, #188]	@ (8008718 <vendord_xfer_cb+0xf8>)
 800865c:	4413      	add	r3, r2
 800865e:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 8008660:	6a3b      	ldr	r3, [r7, #32]
 8008662:	7e5b      	ldrb	r3, [r3, #25]
 8008664:	79ba      	ldrb	r2, [r7, #6]
 8008666:	429a      	cmp	r2, r3
 8008668:	d131      	bne.n	80086ce <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800866a:	6a3b      	ldr	r3, [r7, #32]
 800866c:	3318      	adds	r3, #24
 800866e:	61fb      	str	r3, [r7, #28]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	3308      	adds	r3, #8
 8008678:	617b      	str	r3, [r7, #20]
  return f->depth;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	889b      	ldrh	r3, [r3, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d014      	beq.n	80086ac <vendord_xfer_cb+0x8c>
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d010      	beq.n	80086ac <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	f103 0208 	add.w	r2, r3, #8
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	69b9      	ldr	r1, [r7, #24]
 8008696:	b289      	uxth	r1, r1
 8008698:	613a      	str	r2, [r7, #16]
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	460b      	mov	r3, r1
 800869e:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 80086a0:	897a      	ldrh	r2, [r7, #10]
 80086a2:	2300      	movs	r3, #0
 80086a4:	68f9      	ldr	r1, [r7, #12]
 80086a6:	6938      	ldr	r0, [r7, #16]
 80086a8:	f000 fbb8 	bl	8008e1c <tu_fifo_write_n_access_mode>
}
 80086ac:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 80086ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086b2:	2200      	movs	r2, #0
 80086b4:	2100      	movs	r1, #0
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7f8 ff92 	bl	80015e0 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 80086bc:	6a3b      	ldr	r3, [r7, #32]
 80086be:	f103 0218 	add.w	r2, r3, #24
 80086c2:	79fb      	ldrb	r3, [r7, #7]
 80086c4:	4611      	mov	r1, r2
 80086c6:	4618      	mov	r0, r3
 80086c8:	f005 fd32 	bl	800e130 <tu_edpt_stream_read_xfer>
 80086cc:	e01e      	b.n	800870c <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 80086ce:	6a3b      	ldr	r3, [r7, #32]
 80086d0:	795b      	ldrb	r3, [r3, #5]
 80086d2:	79ba      	ldrb	r2, [r7, #6]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d119      	bne.n	800870c <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	b29b      	uxth	r3, r3
 80086dc:	461a      	mov	r2, r3
 80086de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086e2:	4611      	mov	r1, r2
 80086e4:	4618      	mov	r0, r3
 80086e6:	f7ff fcc1 	bl	800806c <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 80086ea:	6a3b      	ldr	r3, [r7, #32]
 80086ec:	1d1a      	adds	r2, r3, #4
 80086ee:	79fb      	ldrb	r3, [r7, #7]
 80086f0:	4611      	mov	r1, r2
 80086f2:	4618      	mov	r0, r3
 80086f4:	f005 faf4 	bl	800dce0 <tu_edpt_stream_write_xfer>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d106      	bne.n	800870c <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	1d19      	adds	r1, r3, #4
 8008702:	79fb      	ldrb	r3, [r7, #7]
 8008704:	683a      	ldr	r2, [r7, #0]
 8008706:	4618      	mov	r0, r3
 8008708:	f005 fa50 	bl	800dbac <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800870c:	2301      	movs	r3, #1
}
 800870e:	4618      	mov	r0, r3
 8008710:	3728      	adds	r7, #40	@ 0x28
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	20010e68 	.word	0x20010e68

0800871c <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800871c:	b480      	push	{r7}
 800871e:	b085      	sub	sp, #20
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	4611      	mov	r1, r2
 8008728:	461a      	mov	r2, r3
 800872a:	460b      	mov	r3, r1
 800872c:	80fb      	strh	r3, [r7, #6]
 800872e:	4613      	mov	r3, r2
 8008730:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 8008732:	88fb      	ldrh	r3, [r7, #6]
 8008734:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008738:	d901      	bls.n	800873e <tu_fifo_config+0x22>
    return false;
 800873a:	2300      	movs	r3, #0
 800873c:	e01b      	b.n	8008776 <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	68ba      	ldr	r2, [r7, #8]
 8008742:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	88fa      	ldrh	r2, [r7, #6]
 8008748:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800874a:	88bb      	ldrh	r3, [r7, #4]
 800874c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008750:	b299      	uxth	r1, r3
 8008752:	68fa      	ldr	r2, [r7, #12]
 8008754:	88d3      	ldrh	r3, [r2, #6]
 8008756:	f361 030e 	bfi	r3, r1, #0, #15
 800875a:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	79d3      	ldrb	r3, [r2, #7]
 8008760:	7e39      	ldrb	r1, [r7, #24]
 8008762:	f361 13c7 	bfi	r3, r1, #7, #1
 8008766:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8008774:	2301      	movs	r3, #1
}
 8008776:	4618      	mov	r0, r3
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 8008796:	2301      	movs	r3, #1
}
 8008798:	4618      	mov	r0, r3
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	460b      	mov	r3, r1
 80087ae:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	79db      	ldrb	r3, [r3, #7]
 80087b4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	78fa      	ldrb	r2, [r7, #3]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d101      	bne.n	80087c4 <tu_fifo_set_overwritable+0x20>
    return true;
 80087c0:	2301      	movs	r3, #1
 80087c2:	e006      	b.n	80087d2 <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	79d3      	ldrb	r3, [r2, #7]
 80087c8:	78f9      	ldrb	r1, [r7, #3]
 80087ca:	f361 13c7 	bfi	r3, r1, #7, #1
 80087ce:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 80087d0:	2301      	movs	r3, #1
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 80087de:	b580      	push	{r7, lr}
 80087e0:	b08a      	sub	sp, #40	@ 0x28
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	60f8      	str	r0, [r7, #12]
 80087e6:	60b9      	str	r1, [r7, #8]
 80087e8:	4613      	mov	r3, r2
 80087ea:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 80087ec:	88fb      	ldrh	r3, [r7, #6]
 80087ee:	089b      	lsrs	r3, r3, #2
 80087f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 80087f2:	e00d      	b.n	8008810 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	623b      	str	r3, [r7, #32]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	61fb      	str	r3, [r7, #28]
 80087fe:	6a3b      	ldr	r3, [r7, #32]
 8008800:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	69ba      	ldr	r2, [r7, #24]
 8008806:	601a      	str	r2, [r3, #0]
}
 8008808:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	3304      	adds	r3, #4
 800880e:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8008810:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008812:	1e5a      	subs	r2, r3, #1
 8008814:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8008816:	2b00      	cmp	r3, #0
 8008818:	d1ec      	bne.n	80087f4 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800881a:	88fb      	ldrh	r3, [r7, #6]
 800881c:	b2db      	uxtb	r3, r3
 800881e:	f003 0303 	and.w	r3, r3, #3
 8008822:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 8008826:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00a      	beq.n	8008844 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 8008834:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8008838:	f107 0314 	add.w	r3, r7, #20
 800883c:	4619      	mov	r1, r3
 800883e:	68f8      	ldr	r0, [r7, #12]
 8008840:	f005 fecc 	bl	800e5dc <memcpy>
  }
}
 8008844:	bf00      	nop
 8008846:	3728      	adds	r7, #40	@ 0x28
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800884c:	b580      	push	{r7, lr}
 800884e:	b088      	sub	sp, #32
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	4613      	mov	r3, r2
 8008858:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800885a:	88fb      	ldrh	r3, [r7, #6]
 800885c:	089b      	lsrs	r3, r3, #2
 800885e:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8008860:	e008      	b.n	8008874 <ff_pull_fixed_addr_rw32+0x28>
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	3304      	adds	r3, #4
 8008872:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 8008874:	8bfb      	ldrh	r3, [r7, #30]
 8008876:	1e5a      	subs	r2, r3, #1
 8008878:	83fa      	strh	r2, [r7, #30]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1f1      	bne.n	8008862 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800887e:	88fb      	ldrh	r3, [r7, #6]
 8008880:	b2db      	uxtb	r3, r3
 8008882:	f003 0303 	and.w	r3, r3, #3
 8008886:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8008888:	7f7b      	ldrb	r3, [r7, #29]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00b      	beq.n	80088a6 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800888e:	2300      	movs	r3, #0
 8008890:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8008892:	7f7a      	ldrb	r2, [r7, #29]
 8008894:	f107 0314 	add.w	r3, r7, #20
 8008898:	68b9      	ldr	r1, [r7, #8]
 800889a:	4618      	mov	r0, r3
 800889c:	f005 fe9e 	bl	800e5dc <memcpy>
    *reg_tx = tmp32;
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	601a      	str	r2, [r3, #0]
  }
}
 80088a6:	bf00      	nop
 80088a8:	3720      	adds	r7, #32
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 80088ae:	b580      	push	{r7, lr}
 80088b0:	b092      	sub	sp, #72	@ 0x48
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	60f8      	str	r0, [r7, #12]
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	4611      	mov	r1, r2
 80088ba:	461a      	mov	r2, r3
 80088bc:	460b      	mov	r3, r1
 80088be:	80fb      	strh	r3, [r7, #6]
 80088c0:	4613      	mov	r3, r2
 80088c2:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	889a      	ldrh	r2, [r3, #4]
 80088c8:	88bb      	ldrh	r3, [r7, #4]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 80088ce:	88fa      	ldrh	r2, [r7, #6]
 80088d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	88db      	ldrh	r3, [r3, #6]
 80088da:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80088de:	b29b      	uxth	r3, r3
 80088e0:	461a      	mov	r2, r3
 80088e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80088e4:	fb13 f302 	smulbb	r3, r3, r2
 80088e8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	88db      	ldrh	r3, [r3, #6]
 80088ee:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	461a      	mov	r2, r3
 80088f6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80088f8:	fb13 f302 	smulbb	r3, r3, r2
 80088fc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	88ba      	ldrh	r2, [r7, #4]
 8008906:	68f9      	ldr	r1, [r7, #12]
 8008908:	88c9      	ldrh	r1, [r1, #6]
 800890a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800890e:	b289      	uxth	r1, r1
 8008910:	fb01 f202 	mul.w	r2, r1, r2
 8008914:	4413      	add	r3, r2
 8008916:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8008918:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800891c:	2b00      	cmp	r3, #0
 800891e:	d002      	beq.n	8008926 <ff_push_n+0x78>
 8008920:	2b01      	cmp	r3, #1
 8008922:	d023      	beq.n	800896c <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8008924:	e0ba      	b.n	8008a9c <ff_push_n+0x1ee>
      if (n <= lin_count) {
 8008926:	88fa      	ldrh	r2, [r7, #6]
 8008928:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800892a:	429a      	cmp	r2, r3
 800892c:	d80d      	bhi.n	800894a <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800892e:	88fb      	ldrh	r3, [r7, #6]
 8008930:	68fa      	ldr	r2, [r7, #12]
 8008932:	88d2      	ldrh	r2, [r2, #6]
 8008934:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008938:	b292      	uxth	r2, r2
 800893a:	fb02 f303 	mul.w	r3, r2, r3
 800893e:	461a      	mov	r2, r3
 8008940:	68b9      	ldr	r1, [r7, #8]
 8008942:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008944:	f005 fe4a 	bl	800e5dc <memcpy>
      break;
 8008948:	e0a8      	b.n	8008a9c <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800894a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800894c:	461a      	mov	r2, r3
 800894e:	68b9      	ldr	r1, [r7, #8]
 8008950:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008952:	f005 fe43 	bl	800e5dc <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6818      	ldr	r0, [r3, #0]
 800895a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800895c:	68ba      	ldr	r2, [r7, #8]
 800895e:	4413      	add	r3, r2
 8008960:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008964:	4619      	mov	r1, r3
 8008966:	f005 fe39 	bl	800e5dc <memcpy>
      break;
 800896a:	e097      	b.n	8008a9c <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8008970:	88fa      	ldrh	r2, [r7, #6]
 8008972:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008974:	429a      	cmp	r2, r3
 8008976:	d80f      	bhi.n	8008998 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	88db      	ldrh	r3, [r3, #6]
 800897c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008980:	b29b      	uxth	r3, r3
 8008982:	461a      	mov	r2, r3
 8008984:	88fb      	ldrh	r3, [r7, #6]
 8008986:	fb13 f302 	smulbb	r3, r3, r2
 800898a:	b29b      	uxth	r3, r3
 800898c:	461a      	mov	r2, r3
 800898e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008990:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008992:	f7ff ff24 	bl	80087de <ff_push_fixed_addr_rw32>
      break;
 8008996:	e080      	b.n	8008a9a <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8008998:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800899a:	f023 0303 	bic.w	r3, r3, #3
 800899e:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 80089a0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80089a2:	461a      	mov	r2, r3
 80089a4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80089a6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80089a8:	f7ff ff19 	bl	80087de <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 80089ac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80089ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089b0:	4413      	add	r3, r2
 80089b2:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 80089b4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	f003 0303 	and.w	r3, r3, #3
 80089bc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 80089c0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d05a      	beq.n	8008a7e <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80089c8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	f1c3 0304 	rsb	r3, r3, #4
 80089d2:	b29a      	uxth	r2, r3
 80089d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80089d8:	82fb      	strh	r3, [r7, #22]
 80089da:	4613      	mov	r3, r2
 80089dc:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80089de:	8afa      	ldrh	r2, [r7, #22]
 80089e0:	8abb      	ldrh	r3, [r7, #20]
 80089e2:	4293      	cmp	r3, r2
 80089e4:	bf28      	it	cs
 80089e6:	4613      	movcs	r3, r2
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 80089ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089fa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80089fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a00:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8008a04:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8008a08:	61fb      	str	r3, [r7, #28]
 8008a0a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008a0e:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 8008a10:	2300      	movs	r3, #0
 8008a12:	76bb      	strb	r3, [r7, #26]
 8008a14:	e00b      	b.n	8008a2e <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 8008a16:	7ebb      	ldrb	r3, [r7, #26]
 8008a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a1a:	4413      	add	r3, r2
 8008a1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a1e:	b2d2      	uxtb	r2, r2
 8008a20:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	0a1b      	lsrs	r3, r3, #8
 8008a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 8008a28:	7ebb      	ldrb	r3, [r7, #26]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	76bb      	strb	r3, [r7, #26]
 8008a2e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008a32:	7ebb      	ldrb	r3, [r7, #26]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d8ee      	bhi.n	8008a16 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 8008a38:	2300      	movs	r3, #0
 8008a3a:	767b      	strb	r3, [r7, #25]
 8008a3c:	e00b      	b.n	8008a56 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 8008a3e:	7e7b      	ldrb	r3, [r7, #25]
 8008a40:	69fa      	ldr	r2, [r7, #28]
 8008a42:	4413      	add	r3, r2
 8008a44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a46:	b2d2      	uxtb	r2, r2
 8008a48:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8008a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a4c:	0a1b      	lsrs	r3, r3, #8
 8008a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 8008a50:	7e7b      	ldrb	r3, [r7, #25]
 8008a52:	3301      	adds	r3, #1
 8008a54:	767b      	strb	r3, [r7, #25]
 8008a56:	7efa      	ldrb	r2, [r7, #27]
 8008a58:	7e7b      	ldrb	r3, [r7, #25]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d8ef      	bhi.n	8008a3e <ff_push_n+0x190>
}
 8008a5e:	bf00      	nop
          wrap_bytes -= remrem;
 8008a60:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008a6a:	1ad3      	subs	r3, r2, r3
 8008a6c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008a78:	4413      	add	r3, r2
 8008a7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a7c:	e002      	b.n	8008a84 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8008a84:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d006      	beq.n	8008a9a <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 8008a8c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008a90:	461a      	mov	r2, r3
 8008a92:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008a94:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008a96:	f7ff fea2 	bl	80087de <ff_push_fixed_addr_rw32>
      break;
 8008a9a:	bf00      	nop
  }
}
 8008a9c:	bf00      	nop
 8008a9e:	3748      	adds	r7, #72	@ 0x48
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b092      	sub	sp, #72	@ 0x48
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	4611      	mov	r1, r2
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	460b      	mov	r3, r1
 8008ab4:	80fb      	strh	r3, [r7, #6]
 8008ab6:	4613      	mov	r3, r2
 8008ab8:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	889a      	ldrh	r2, [r3, #4]
 8008abe:	88bb      	ldrh	r3, [r7, #4]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 8008ac4:	88fa      	ldrh	r2, [r7, #6]
 8008ac6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008ac8:	1ad3      	subs	r3, r2, r3
 8008aca:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	88db      	ldrh	r3, [r3, #6]
 8008ad0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008ada:	fb13 f302 	smulbb	r3, r3, r2
 8008ade:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	88db      	ldrh	r3, [r3, #6]
 8008ae4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	461a      	mov	r2, r3
 8008aec:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008aee:	fb13 f302 	smulbb	r3, r3, r2
 8008af2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	88ba      	ldrh	r2, [r7, #4]
 8008afc:	68f9      	ldr	r1, [r7, #12]
 8008afe:	88c9      	ldrh	r1, [r1, #6]
 8008b00:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8008b04:	b289      	uxth	r1, r1
 8008b06:	fb01 f202 	mul.w	r2, r1, r2
 8008b0a:	4413      	add	r3, r2
 8008b0c:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8008b0e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d002      	beq.n	8008b1c <ff_pull_n+0x78>
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d023      	beq.n	8008b62 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8008b1a:	e0c7      	b.n	8008cac <ff_pull_n+0x208>
      if (n <= lin_count) {
 8008b1c:	88fa      	ldrh	r2, [r7, #6]
 8008b1e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d80d      	bhi.n	8008b40 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 8008b24:	88fb      	ldrh	r3, [r7, #6]
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	88d2      	ldrh	r2, [r2, #6]
 8008b2a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008b2e:	b292      	uxth	r2, r2
 8008b30:	fb02 f303 	mul.w	r3, r2, r3
 8008b34:	461a      	mov	r2, r3
 8008b36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b38:	68b8      	ldr	r0, [r7, #8]
 8008b3a:	f005 fd4f 	bl	800e5dc <memcpy>
      break;
 8008b3e:	e0b5      	b.n	8008cac <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 8008b40:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b42:	461a      	mov	r2, r3
 8008b44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b46:	68b8      	ldr	r0, [r7, #8]
 8008b48:	f005 fd48 	bl	800e5dc <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 8008b4c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b4e:	68ba      	ldr	r2, [r7, #8]
 8008b50:	18d0      	adds	r0, r2, r3
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	f005 fd3e 	bl	800e5dc <memcpy>
      break;
 8008b60:	e0a4      	b.n	8008cac <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8008b66:	88fa      	ldrh	r2, [r7, #6]
 8008b68:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d80f      	bhi.n	8008b8e <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	88db      	ldrh	r3, [r3, #6]
 8008b72:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	461a      	mov	r2, r3
 8008b7a:	88fb      	ldrh	r3, [r7, #6]
 8008b7c:	fb13 f302 	smulbb	r3, r3, r2
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	461a      	mov	r2, r3
 8008b84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b86:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008b88:	f7ff fe60 	bl	800884c <ff_pull_fixed_addr_rw32>
      break;
 8008b8c:	e08d      	b.n	8008caa <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8008b8e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b90:	f023 0303 	bic.w	r3, r3, #3
 8008b94:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 8008b96:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008b98:	461a      	mov	r2, r3
 8008b9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b9c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008b9e:	f7ff fe55 	bl	800884c <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8008ba2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008ba4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ba6:	4413      	add	r3, r2
 8008ba8:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8008baa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	f003 0303 	and.w	r3, r3, #3
 8008bb2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8008bb6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d067      	beq.n	8008c8e <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8008bbe:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	f1c3 0304 	rsb	r3, r3, #4
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008bce:	827b      	strh	r3, [r7, #18]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008bd4:	8a7a      	ldrh	r2, [r7, #18]
 8008bd6:	8a3b      	ldrh	r3, [r7, #16]
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	bf28      	it	cs
 8008bdc:	4613      	movcs	r3, r2
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bea:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008bec:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8008bf0:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8008bf4:	623b      	str	r3, [r7, #32]
 8008bf6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008bfa:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8008c00:	2300      	movs	r3, #0
 8008c02:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8008c04:	2300      	movs	r3, #0
 8008c06:	75bb      	strb	r3, [r7, #22]
 8008c08:	e010      	b.n	8008c2c <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 8008c0a:	7dbb      	ldrb	r3, [r7, #22]
 8008c0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c0e:	4413      	add	r3, r2
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	461a      	mov	r2, r3
 8008c14:	7dfb      	ldrb	r3, [r7, #23]
 8008c16:	fa02 f303 	lsl.w	r3, r2, r3
 8008c1a:	69ba      	ldr	r2, [r7, #24]
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8008c20:	7dfb      	ldrb	r3, [r7, #23]
 8008c22:	3308      	adds	r3, #8
 8008c24:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8008c26:	7dbb      	ldrb	r3, [r7, #22]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	75bb      	strb	r3, [r7, #22]
 8008c2c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008c30:	7dbb      	ldrb	r3, [r7, #22]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d8e9      	bhi.n	8008c0a <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 8008c36:	2300      	movs	r3, #0
 8008c38:	757b      	strb	r3, [r7, #21]
 8008c3a:	e010      	b.n	8008c5e <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 8008c3c:	7d7b      	ldrb	r3, [r7, #21]
 8008c3e:	6a3a      	ldr	r2, [r7, #32]
 8008c40:	4413      	add	r3, r2
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	461a      	mov	r2, r3
 8008c46:	7dfb      	ldrb	r3, [r7, #23]
 8008c48:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4c:	69ba      	ldr	r2, [r7, #24]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8008c52:	7dfb      	ldrb	r3, [r7, #23]
 8008c54:	3308      	adds	r3, #8
 8008c56:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8008c58:	7d7b      	ldrb	r3, [r7, #21]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	757b      	strb	r3, [r7, #21]
 8008c5e:	7ffa      	ldrb	r2, [r7, #31]
 8008c60:	7d7b      	ldrb	r3, [r7, #21]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d8ea      	bhi.n	8008c3c <ff_pull_n+0x198>
  return result;
 8008c66:	69bb      	ldr	r3, [r7, #24]
 8008c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8008c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c6e:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 8008c70:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008c88:	4413      	add	r3, r2
 8008c8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c8c:	e002      	b.n	8008c94 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8008c94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d006      	beq.n	8008caa <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 8008c9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ca4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008ca6:	f7ff fdd1 	bl	800884c <ff_pull_fixed_addr_rw32>
      break;
 8008caa:	bf00      	nop
  }
}
 8008cac:	bf00      	nop
 8008cae:	3748      	adds	r7, #72	@ 0x48
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b08c      	sub	sp, #48	@ 0x30
 8008cb8:	af02      	add	r7, sp, #8
 8008cba:	60f8      	str	r0, [r7, #12]
 8008cbc:	60b9      	str	r1, [r7, #8]
 8008cbe:	4611      	mov	r1, r2
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	460b      	mov	r3, r1
 8008cc4:	80fb      	strh	r3, [r7, #6]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	889b      	ldrh	r3, [r3, #4]
 8008cce:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008cd0:	88bb      	ldrh	r3, [r7, #4]
 8008cd2:	843b      	strh	r3, [r7, #32]
 8008cd4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008cd6:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8008cd8:	8c3a      	ldrh	r2, [r7, #32]
 8008cda:	8bfb      	ldrh	r3, [r7, #30]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d304      	bcc.n	8008cea <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8008ce0:	8c3a      	ldrh	r2, [r7, #32]
 8008ce2:	8bfb      	ldrh	r3, [r7, #30]
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	e008      	b.n	8008cfc <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008cea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008cec:	005b      	lsls	r3, r3, #1
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	8c39      	ldrh	r1, [r7, #32]
 8008cf2:	8bfb      	ldrh	r3, [r7, #30]
 8008cf4:	1acb      	subs	r3, r1, r3
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	4413      	add	r3, r2
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8008cfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d101      	bne.n	8008d08 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 8008d04:	2300      	movs	r3, #0
 8008d06:	e041      	b.n	8008d8c <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	889b      	ldrh	r3, [r3, #4]
 8008d0c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d91b      	bls.n	8008d4a <tu_fifo_peek_n_access_mode+0x96>
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	61bb      	str	r3, [r7, #24]
 8008d16:	88bb      	ldrh	r3, [r7, #4]
 8008d18:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8008d1a:	69bb      	ldr	r3, [r7, #24]
 8008d1c:	889b      	ldrh	r3, [r3, #4]
 8008d1e:	8afa      	ldrh	r2, [r7, #22]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d305      	bcc.n	8008d30 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	889b      	ldrh	r3, [r3, #4]
 8008d28:	8afa      	ldrh	r2, [r7, #22]
 8008d2a:	1ad3      	subs	r3, r2, r3
 8008d2c:	82bb      	strh	r3, [r7, #20]
 8008d2e:	e004      	b.n	8008d3a <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	889a      	ldrh	r2, [r3, #4]
 8008d34:	8afb      	ldrh	r3, [r7, #22]
 8008d36:	4413      	add	r3, r2
 8008d38:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	8aba      	ldrh	r2, [r7, #20]
 8008d3e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8008d40:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 8008d42:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	889b      	ldrh	r3, [r3, #4]
 8008d48:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8008d4a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d4c:	88fb      	ldrh	r3, [r7, #6]
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d201      	bcs.n	8008d56 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 8008d52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d54:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	889b      	ldrh	r3, [r3, #4]
 8008d5a:	827b      	strh	r3, [r7, #18]
 8008d5c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008d5e:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008d60:	e003      	b.n	8008d6a <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 8008d62:	8a3a      	ldrh	r2, [r7, #16]
 8008d64:	8a7b      	ldrh	r3, [r7, #18]
 8008d66:	1ad3      	subs	r3, r2, r3
 8008d68:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008d6a:	8a7a      	ldrh	r2, [r7, #18]
 8008d6c:	8a3b      	ldrh	r3, [r7, #16]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d9f7      	bls.n	8008d62 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 8008d72:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008d74:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8008d76:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8008d78:	88fa      	ldrh	r2, [r7, #6]
 8008d7a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	460b      	mov	r3, r1
 8008d82:	68b9      	ldr	r1, [r7, #8]
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f7ff fe8d 	bl	8008aa4 <ff_pull_n>

  return n;
 8008d8a:	88fb      	ldrh	r3, [r7, #6]
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3728      	adds	r7, #40	@ 0x28
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b08a      	sub	sp, #40	@ 0x28
 8008d98:	af02      	add	r7, sp, #8
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	4611      	mov	r1, r2
 8008da0:	461a      	mov	r2, r3
 8008da2:	460b      	mov	r3, r1
 8008da4:	80fb      	strh	r3, [r7, #6]
 8008da6:	4613      	mov	r3, r2
 8008da8:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	891b      	ldrh	r3, [r3, #8]
 8008dae:	b298      	uxth	r0, r3
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	895b      	ldrh	r3, [r3, #10]
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	88f9      	ldrh	r1, [r7, #6]
 8008db8:	797a      	ldrb	r2, [r7, #5]
 8008dba:	9201      	str	r2, [sp, #4]
 8008dbc:	9300      	str	r3, [sp, #0]
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	460a      	mov	r2, r1
 8008dc2:	68b9      	ldr	r1, [r7, #8]
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f7ff ff75 	bl	8008cb4 <tu_fifo_peek_n_access_mode>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	889a      	ldrh	r2, [r3, #4]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	895b      	ldrh	r3, [r3, #10]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	83fa      	strh	r2, [r7, #30]
 8008dda:	83bb      	strh	r3, [r7, #28]
 8008ddc:	88fb      	ldrh	r3, [r7, #6]
 8008dde:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008de0:	8bba      	ldrh	r2, [r7, #28]
 8008de2:	8b7b      	ldrh	r3, [r7, #26]
 8008de4:	4413      	add	r3, r2
 8008de6:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008de8:	8bba      	ldrh	r2, [r7, #28]
 8008dea:	8b3b      	ldrh	r3, [r7, #24]
 8008dec:	429a      	cmp	r2, r3
 8008dee:	d804      	bhi.n	8008dfa <tu_fifo_read_n_access_mode+0x66>
 8008df0:	8b3a      	ldrh	r2, [r7, #24]
 8008df2:	8bfb      	ldrh	r3, [r7, #30]
 8008df4:	005b      	lsls	r3, r3, #1
 8008df6:	429a      	cmp	r2, r3
 8008df8:	db08      	blt.n	8008e0c <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008dfa:	8bfb      	ldrh	r3, [r7, #30]
 8008dfc:	005b      	lsls	r3, r3, #1
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	425b      	negs	r3, r3
 8008e02:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008e04:	8b3a      	ldrh	r2, [r7, #24]
 8008e06:	8afb      	ldrh	r3, [r7, #22]
 8008e08:	4413      	add	r3, r2
 8008e0a:	833b      	strh	r3, [r7, #24]
  return new_idx;
 8008e0c:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8008e12:	88fb      	ldrh	r3, [r7, #6]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3720      	adds	r7, #32
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b096      	sub	sp, #88	@ 0x58
 8008e20:	af02      	add	r7, sp, #8
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	4611      	mov	r1, r2
 8008e28:	461a      	mov	r2, r3
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	80fb      	strh	r3, [r7, #6]
 8008e2e:	4613      	mov	r3, r2
 8008e30:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 8008e32:	88fb      	ldrh	r3, [r7, #6]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d101      	bne.n	8008e3c <tu_fifo_write_n_access_mode+0x20>
    return 0;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	e0fb      	b.n	8009034 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	891b      	ldrh	r3, [r3, #8]
 8008e40:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	895b      	ldrh	r3, [r3, #10]
 8008e48:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	79db      	ldrb	r3, [r3, #7]
 8008e54:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	f083 0301 	eor.w	r3, r3, #1
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d03a      	beq.n	8008eda <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	889b      	ldrh	r3, [r3, #4]
 8008e68:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8008e6a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e6e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008e70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e74:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008e76:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008e78:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008e7a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008e7c:	867b      	strh	r3, [r7, #50]	@ 0x32
 8008e7e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e80:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 8008e82:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008e84:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d304      	bcc.n	8008e94 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8008e8a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008e8c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	e008      	b.n	8008ea6 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008e94:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008e96:	005b      	lsls	r3, r3, #1
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8008e9c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008e9e:	1acb      	subs	r3, r1, r3
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	4413      	add	r3, r2
 8008ea4:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8008ea6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8008ea8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008eaa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d904      	bls.n	8008eba <tu_fifo_write_n_access_mode+0x9e>
 8008eb0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008eb2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008eb4:	1ad3      	subs	r3, r2, r3
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	e000      	b.n	8008ebc <tu_fifo_write_n_access_mode+0xa0>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8008ec0:	88fb      	ldrh	r3, [r7, #6]
 8008ec2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008ec4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008ec8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008eca:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8008ecc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	bf28      	it	cs
 8008ed2:	4613      	movcs	r3, r2
 8008ed4:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 8008ed6:	80fb      	strh	r3, [r7, #6]
 8008ed8:	e06b      	b.n	8008fb2 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	889b      	ldrh	r3, [r3, #4]
 8008ede:	88fa      	ldrh	r2, [r7, #6]
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d319      	bcc.n	8008f18 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 8008ee4:	797b      	ldrb	r3, [r7, #5]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10e      	bne.n	8008f08 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 8008eea:	88fb      	ldrh	r3, [r7, #6]
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	8892      	ldrh	r2, [r2, #4]
 8008ef0:	1a9b      	subs	r3, r3, r2
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	88d2      	ldrh	r2, [r2, #6]
 8008ef6:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008efa:	b292      	uxth	r2, r2
 8008efc:	fb02 f303 	mul.w	r3, r2, r3
 8008f00:	461a      	mov	r2, r3
 8008f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f04:	4413      	add	r3, r2
 8008f06:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	889b      	ldrh	r3, [r3, #4]
 8008f0c:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8008f0e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f12:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008f16:	e04c      	b.n	8008fb2 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	889b      	ldrh	r3, [r3, #4]
 8008f1c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008f1e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008f22:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008f24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f28:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 8008f2a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008f2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d304      	bcc.n	8008f3c <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 8008f32:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008f34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	e008      	b.n	8008f4e <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008f3c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008f3e:	005b      	lsls	r3, r3, #1
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008f44:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008f46:	1acb      	subs	r3, r1, r3
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	4413      	add	r3, r2
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8008f52:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8008f56:	88fb      	ldrh	r3, [r7, #6]
 8008f58:	441a      	add	r2, r3
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	889b      	ldrh	r3, [r3, #4]
 8008f5e:	005b      	lsls	r3, r3, #1
 8008f60:	429a      	cmp	r2, r3
 8008f62:	db26      	blt.n	8008fb2 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	8899      	ldrh	r1, [r3, #4]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	889a      	ldrh	r2, [r3, #4]
 8008f6c:	88fb      	ldrh	r3, [r7, #6]
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	460b      	mov	r3, r1
 8008f74:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008f76:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f7a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008f80:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008f82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008f84:	4413      	add	r3, r2
 8008f86:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008f88:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008f8a:	8c3b      	ldrh	r3, [r7, #32]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d804      	bhi.n	8008f9a <tu_fifo_write_n_access_mode+0x17e>
 8008f90:	8c3a      	ldrh	r2, [r7, #32]
 8008f92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f94:	005b      	lsls	r3, r3, #1
 8008f96:	429a      	cmp	r2, r3
 8008f98:	db08      	blt.n	8008fac <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008f9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f9c:	005b      	lsls	r3, r3, #1
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	425b      	negs	r3, r3
 8008fa2:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008fa4:	8c3a      	ldrh	r2, [r7, #32]
 8008fa6:	8bfb      	ldrh	r3, [r7, #30]
 8008fa8:	4413      	add	r3, r2
 8008faa:	843b      	strh	r3, [r7, #32]
  return new_idx;
 8008fac:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8008fae:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8008fb2:	88fb      	ldrh	r3, [r7, #6]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d03c      	beq.n	8009032 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	889b      	ldrh	r3, [r3, #4]
 8008fbc:	827b      	strh	r3, [r7, #18]
 8008fbe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008fc2:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008fc4:	e003      	b.n	8008fce <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 8008fc6:	8a3a      	ldrh	r2, [r7, #16]
 8008fc8:	8a7b      	ldrh	r3, [r7, #18]
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008fce:	8a7a      	ldrh	r2, [r7, #18]
 8008fd0:	8a3b      	ldrh	r3, [r7, #16]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d9f7      	bls.n	8008fc6 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 8008fd6:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008fd8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8008fdc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8008fe0:	88fa      	ldrh	r2, [r7, #6]
 8008fe2:	797b      	ldrb	r3, [r7, #5]
 8008fe4:	9300      	str	r3, [sp, #0]
 8008fe6:	460b      	mov	r3, r1
 8008fe8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f7ff fc5f 	bl	80088ae <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	889b      	ldrh	r3, [r3, #4]
 8008ff4:	83bb      	strh	r3, [r7, #28]
 8008ff6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008ffa:	837b      	strh	r3, [r7, #26]
 8008ffc:	88fb      	ldrh	r3, [r7, #6]
 8008ffe:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8009000:	8b7a      	ldrh	r2, [r7, #26]
 8009002:	8b3b      	ldrh	r3, [r7, #24]
 8009004:	4413      	add	r3, r2
 8009006:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8009008:	8b7a      	ldrh	r2, [r7, #26]
 800900a:	8afb      	ldrh	r3, [r7, #22]
 800900c:	429a      	cmp	r2, r3
 800900e:	d804      	bhi.n	800901a <tu_fifo_write_n_access_mode+0x1fe>
 8009010:	8afa      	ldrh	r2, [r7, #22]
 8009012:	8bbb      	ldrh	r3, [r7, #28]
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	429a      	cmp	r2, r3
 8009018:	db08      	blt.n	800902c <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800901a:	8bbb      	ldrh	r3, [r7, #28]
 800901c:	005b      	lsls	r3, r3, #1
 800901e:	b29b      	uxth	r3, r3
 8009020:	425b      	negs	r3, r3
 8009022:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8009024:	8afa      	ldrh	r2, [r7, #22]
 8009026:	8abb      	ldrh	r3, [r7, #20]
 8009028:	4413      	add	r3, r2
 800902a:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800902c:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8009032:	88fb      	ldrh	r3, [r7, #6]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3750      	adds	r7, #80	@ 0x50
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800903c:	b580      	push	{r7, lr}
 800903e:	b08a      	sub	sp, #40	@ 0x28
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	4611      	mov	r1, r2
 8009048:	461a      	mov	r2, r3
 800904a:	460b      	mov	r3, r1
 800904c:	80fb      	strh	r3, [r7, #6]
 800904e:	4613      	mov	r3, r2
 8009050:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	889b      	ldrh	r3, [r3, #4]
 8009056:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009058:	88fb      	ldrh	r3, [r7, #6]
 800905a:	843b      	strh	r3, [r7, #32]
 800905c:	88bb      	ldrh	r3, [r7, #4]
 800905e:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8009060:	8c3a      	ldrh	r2, [r7, #32]
 8009062:	8bfb      	ldrh	r3, [r7, #30]
 8009064:	429a      	cmp	r2, r3
 8009066:	d304      	bcc.n	8009072 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8009068:	8c3a      	ldrh	r2, [r7, #32]
 800906a:	8bfb      	ldrh	r3, [r7, #30]
 800906c:	1ad3      	subs	r3, r2, r3
 800906e:	b29b      	uxth	r3, r3
 8009070:	e008      	b.n	8009084 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8009072:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009074:	005b      	lsls	r3, r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	8c39      	ldrh	r1, [r7, #32]
 800907a:	8bfb      	ldrh	r3, [r7, #30]
 800907c:	1acb      	subs	r3, r1, r3
 800907e:	b29b      	uxth	r3, r3
 8009080:	4413      	add	r3, r2
 8009082:	b29b      	uxth	r3, r3
 8009084:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8009086:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <ff_peek_local+0x54>
    return false; // nothing to peek
 800908c:	2300      	movs	r3, #0
 800908e:	e042      	b.n	8009116 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	889b      	ldrh	r3, [r3, #4]
 8009094:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009096:	429a      	cmp	r2, r3
 8009098:	d918      	bls.n	80090cc <ff_peek_local+0x90>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	61bb      	str	r3, [r7, #24]
 800909e:	88fb      	ldrh	r3, [r7, #6]
 80090a0:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	889b      	ldrh	r3, [r3, #4]
 80090a6:	8afa      	ldrh	r2, [r7, #22]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d305      	bcc.n	80090b8 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	889b      	ldrh	r3, [r3, #4]
 80090b0:	8afa      	ldrh	r2, [r7, #22]
 80090b2:	1ad3      	subs	r3, r2, r3
 80090b4:	82bb      	strh	r3, [r7, #20]
 80090b6:	e004      	b.n	80090c2 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	889a      	ldrh	r2, [r3, #4]
 80090bc:	8afb      	ldrh	r3, [r7, #22]
 80090be:	4413      	add	r3, r2
 80090c0:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	8aba      	ldrh	r2, [r7, #20]
 80090c6:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80090c8:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 80090ca:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	889b      	ldrh	r3, [r3, #4]
 80090d0:	827b      	strh	r3, [r7, #18]
 80090d2:	88bb      	ldrh	r3, [r7, #4]
 80090d4:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80090d6:	e003      	b.n	80090e0 <ff_peek_local+0xa4>
    idx -= depth;
 80090d8:	8a3a      	ldrh	r2, [r7, #16]
 80090da:	8a7b      	ldrh	r3, [r7, #18]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80090e0:	8a7a      	ldrh	r2, [r7, #18]
 80090e2:	8a3b      	ldrh	r3, [r7, #16]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d9f7      	bls.n	80090d8 <ff_peek_local+0x9c>
  return idx;
 80090e8:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80090ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80090f2:	68f9      	ldr	r1, [r7, #12]
 80090f4:	88c9      	ldrh	r1, [r1, #6]
 80090f6:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80090fa:	b289      	uxth	r1, r1
 80090fc:	fb01 f202 	mul.w	r2, r1, r2
 8009100:	1899      	adds	r1, r3, r2
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	88db      	ldrh	r3, [r3, #6]
 8009106:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800910a:	b29b      	uxth	r3, r3
 800910c:	461a      	mov	r2, r3
 800910e:	68b8      	ldr	r0, [r7, #8]
 8009110:	f005 fa64 	bl	800e5dc <memcpy>

  return true;
 8009114:	2301      	movs	r3, #1
}
 8009116:	4618      	mov	r0, r3
 8009118:	3728      	adds	r7, #40	@ 0x28
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800911e:	b580      	push	{r7, lr}
 8009120:	b086      	sub	sp, #24
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
 8009126:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	891b      	ldrh	r3, [r3, #8]
 800912c:	b29a      	uxth	r2, r3
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	895b      	ldrh	r3, [r3, #10]
 8009132:	b29b      	uxth	r3, r3
 8009134:	6839      	ldr	r1, [r7, #0]
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7ff ff80 	bl	800903c <ff_peek_local>
 800913c:	4603      	mov	r3, r0
 800913e:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 8009140:	7dfb      	ldrb	r3, [r7, #23]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d021      	beq.n	800918a <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	889a      	ldrh	r2, [r3, #4]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	895b      	ldrh	r3, [r3, #10]
 800914e:	b29b      	uxth	r3, r3
 8009150:	82ba      	strh	r2, [r7, #20]
 8009152:	827b      	strh	r3, [r7, #18]
 8009154:	2301      	movs	r3, #1
 8009156:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8009158:	8a7a      	ldrh	r2, [r7, #18]
 800915a:	8a3b      	ldrh	r3, [r7, #16]
 800915c:	4413      	add	r3, r2
 800915e:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8009160:	8a7a      	ldrh	r2, [r7, #18]
 8009162:	89fb      	ldrh	r3, [r7, #14]
 8009164:	429a      	cmp	r2, r3
 8009166:	d804      	bhi.n	8009172 <tu_fifo_read+0x54>
 8009168:	89fa      	ldrh	r2, [r7, #14]
 800916a:	8abb      	ldrh	r3, [r7, #20]
 800916c:	005b      	lsls	r3, r3, #1
 800916e:	429a      	cmp	r2, r3
 8009170:	db08      	blt.n	8009184 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8009172:	8abb      	ldrh	r3, [r7, #20]
 8009174:	005b      	lsls	r3, r3, #1
 8009176:	b29b      	uxth	r3, r3
 8009178:	425b      	negs	r3, r3
 800917a:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800917c:	89fa      	ldrh	r2, [r7, #14]
 800917e:	89bb      	ldrh	r3, [r7, #12]
 8009180:	4413      	add	r3, r2
 8009182:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8009184:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800918a:	7dfb      	ldrb	r3, [r7, #23]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3718      	adds	r7, #24
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8009194:	b580      	push	{r7, lr}
 8009196:	b08a      	sub	sp, #40	@ 0x28
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	891b      	ldrh	r3, [r3, #8]
 80091a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	8899      	ldrh	r1, [r3, #4]
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	891b      	ldrh	r3, [r3, #8]
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	895b      	ldrh	r3, [r3, #10]
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	8379      	strh	r1, [r7, #26]
 80091ba:	833a      	strh	r2, [r7, #24]
 80091bc:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 80091be:	8b3a      	ldrh	r2, [r7, #24]
 80091c0:	8afb      	ldrh	r3, [r7, #22]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d304      	bcc.n	80091d0 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 80091c6:	8b3a      	ldrh	r2, [r7, #24]
 80091c8:	8afb      	ldrh	r3, [r7, #22]
 80091ca:	1ad3      	subs	r3, r2, r3
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	e008      	b.n	80091e2 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80091d0:	8b7b      	ldrh	r3, [r7, #26]
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	b29a      	uxth	r2, r3
 80091d6:	8b39      	ldrh	r1, [r7, #24]
 80091d8:	8afb      	ldrh	r3, [r7, #22]
 80091da:	1acb      	subs	r3, r1, r3
 80091dc:	b29b      	uxth	r3, r3
 80091de:	4413      	add	r3, r2
 80091e0:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 80091e2:	69fa      	ldr	r2, [r7, #28]
 80091e4:	8892      	ldrh	r2, [r2, #4]
 80091e6:	4293      	cmp	r3, r2
 80091e8:	bf2c      	ite	cs
 80091ea:	2301      	movcs	r3, #1
 80091ec:	2300      	movcc	r3, #0
 80091ee:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00d      	beq.n	8009210 <tu_fifo_write+0x7c>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	79db      	ldrb	r3, [r3, #7]
 80091f8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	f083 0301 	eor.w	r3, r3, #1
 8009202:	b2db      	uxtb	r3, r3
 8009204:	2b00      	cmp	r3, #0
 8009206:	d003      	beq.n	8009210 <tu_fifo_write+0x7c>
    ret = false;
 8009208:	2300      	movs	r3, #0
 800920a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800920e:	e046      	b.n	800929e <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	889b      	ldrh	r3, [r3, #4]
 8009214:	817b      	strh	r3, [r7, #10]
 8009216:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009218:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800921a:	e003      	b.n	8009224 <tu_fifo_write+0x90>
    idx -= depth;
 800921c:	893a      	ldrh	r2, [r7, #8]
 800921e:	897b      	ldrh	r3, [r7, #10]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8009224:	897a      	ldrh	r2, [r7, #10]
 8009226:	893b      	ldrh	r3, [r7, #8]
 8009228:	429a      	cmp	r2, r3
 800922a:	d9f7      	bls.n	800921c <tu_fifo_write+0x88>
  return idx;
 800922c:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800922e:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009236:	6879      	ldr	r1, [r7, #4]
 8009238:	88c9      	ldrh	r1, [r1, #6]
 800923a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800923e:	b289      	uxth	r1, r1
 8009240:	fb01 f202 	mul.w	r2, r1, r2
 8009244:	1898      	adds	r0, r3, r2
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	88db      	ldrh	r3, [r3, #6]
 800924a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800924e:	b29b      	uxth	r3, r3
 8009250:	461a      	mov	r2, r3
 8009252:	6839      	ldr	r1, [r7, #0]
 8009254:	f005 f9c2 	bl	800e5dc <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	889b      	ldrh	r3, [r3, #4]
 800925c:	82bb      	strh	r3, [r7, #20]
 800925e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009260:	827b      	strh	r3, [r7, #18]
 8009262:	2301      	movs	r3, #1
 8009264:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8009266:	8a7a      	ldrh	r2, [r7, #18]
 8009268:	8a3b      	ldrh	r3, [r7, #16]
 800926a:	4413      	add	r3, r2
 800926c:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800926e:	8a7a      	ldrh	r2, [r7, #18]
 8009270:	89fb      	ldrh	r3, [r7, #14]
 8009272:	429a      	cmp	r2, r3
 8009274:	d804      	bhi.n	8009280 <tu_fifo_write+0xec>
 8009276:	89fa      	ldrh	r2, [r7, #14]
 8009278:	8abb      	ldrh	r3, [r7, #20]
 800927a:	005b      	lsls	r3, r3, #1
 800927c:	429a      	cmp	r2, r3
 800927e:	db08      	blt.n	8009292 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8009280:	8abb      	ldrh	r3, [r7, #20]
 8009282:	005b      	lsls	r3, r3, #1
 8009284:	b29b      	uxth	r3, r3
 8009286:	425b      	negs	r3, r3
 8009288:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800928a:	89fa      	ldrh	r2, [r7, #14]
 800928c:	89bb      	ldrh	r3, [r7, #12]
 800928e:	4413      	add	r3, r2
 8009290:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8009292:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8009298:	2301      	movs	r3, #1
 800929a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800929e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3728      	adds	r7, #40	@ 0x28
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 80092aa:	b480      	push	{r7}
 80092ac:	b08b      	sub	sp, #44	@ 0x2c
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
 80092b2:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	891b      	ldrh	r3, [r3, #8]
 80092b8:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	895b      	ldrh	r3, [r3, #10]
 80092be:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	889b      	ldrh	r3, [r3, #4]
 80092c4:	83bb      	strh	r3, [r7, #28]
 80092c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80092c8:	837b      	strh	r3, [r7, #26]
 80092ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80092cc:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 80092ce:	8b7a      	ldrh	r2, [r7, #26]
 80092d0:	8b3b      	ldrh	r3, [r7, #24]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d304      	bcc.n	80092e0 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 80092d6:	8b7a      	ldrh	r2, [r7, #26]
 80092d8:	8b3b      	ldrh	r3, [r7, #24]
 80092da:	1ad3      	subs	r3, r2, r3
 80092dc:	b29b      	uxth	r3, r3
 80092de:	e008      	b.n	80092f2 <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80092e0:	8bbb      	ldrh	r3, [r7, #28]
 80092e2:	005b      	lsls	r3, r3, #1
 80092e4:	b29a      	uxth	r2, r3
 80092e6:	8b79      	ldrh	r1, [r7, #26]
 80092e8:	8b3b      	ldrh	r3, [r7, #24]
 80092ea:	1acb      	subs	r3, r1, r3
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	4413      	add	r3, r2
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	889b      	ldrh	r3, [r3, #4]
 80092f8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d91b      	bls.n	8009336 <tu_fifo_get_read_info+0x8c>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009304:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	889b      	ldrh	r3, [r3, #4]
 800930a:	8a7a      	ldrh	r2, [r7, #18]
 800930c:	429a      	cmp	r2, r3
 800930e:	d305      	bcc.n	800931c <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	889b      	ldrh	r3, [r3, #4]
 8009314:	8a7a      	ldrh	r2, [r7, #18]
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	823b      	strh	r3, [r7, #16]
 800931a:	e004      	b.n	8009326 <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	889a      	ldrh	r2, [r3, #4]
 8009320:	8a7b      	ldrh	r3, [r7, #18]
 8009322:	4413      	add	r3, r2
 8009324:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	8a3a      	ldrh	r2, [r7, #16]
 800932a:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800932c:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800932e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	889b      	ldrh	r3, [r3, #4]
 8009334:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 8009336:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009338:	2b00      	cmp	r3, #0
 800933a:	d10c      	bne.n	8009356 <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	2200      	movs	r2, #0
 8009340:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	2200      	movs	r2, #0
 8009346:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	2200      	movs	r2, #0
 800934c:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	2200      	movs	r2, #0
 8009352:	60da      	str	r2, [r3, #12]
    return;
 8009354:	e045      	b.n	80093e2 <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	889b      	ldrh	r3, [r3, #4]
 800935a:	817b      	strh	r3, [r7, #10]
 800935c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800935e:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8009360:	e003      	b.n	800936a <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 8009362:	893a      	ldrh	r2, [r7, #8]
 8009364:	897b      	ldrh	r3, [r7, #10]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800936a:	897a      	ldrh	r2, [r7, #10]
 800936c:	893b      	ldrh	r3, [r7, #8]
 800936e:	429a      	cmp	r2, r3
 8009370:	d9f7      	bls.n	8009362 <tu_fifo_get_read_info+0xb8>
  return idx;
 8009372:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8009374:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	889b      	ldrh	r3, [r3, #4]
 800937a:	81fb      	strh	r3, [r7, #14]
 800937c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800937e:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8009380:	e003      	b.n	800938a <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 8009382:	89ba      	ldrh	r2, [r7, #12]
 8009384:	89fb      	ldrh	r3, [r7, #14]
 8009386:	1ad3      	subs	r3, r2, r3
 8009388:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800938a:	89fa      	ldrh	r2, [r7, #14]
 800938c:	89bb      	ldrh	r3, [r7, #12]
 800938e:	429a      	cmp	r2, r3
 8009390:	d9f7      	bls.n	8009382 <tu_fifo_get_read_info+0xd8>
  return idx;
 8009392:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8009394:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	8bfb      	ldrh	r3, [r7, #30]
 800939c:	441a      	add	r2, r3
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 80093a2:	8c3a      	ldrh	r2, [r7, #32]
 80093a4:	8bfb      	ldrh	r3, [r7, #30]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d909      	bls.n	80093be <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80093ae:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	2200      	movs	r2, #0
 80093b4:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	2200      	movs	r2, #0
 80093ba:	60da      	str	r2, [r3, #12]
 80093bc:	e011      	b.n	80093e2 <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	889a      	ldrh	r2, [r3, #4]
 80093c2:	8bfb      	ldrh	r3, [r7, #30]
 80093c4:	1ad3      	subs	r3, r2, r3
 80093c6:	b29a      	uxth	r2, r3
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80093d2:	1ad3      	subs	r3, r2, r3
 80093d4:	b29a      	uxth	r2, r3
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	60da      	str	r2, [r3, #12]
  }
}
 80093e2:	372c      	adds	r7, #44	@ 0x2c
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	4603      	mov	r3, r0
 80093f4:	6039      	str	r1, [r7, #0]
 80093f6:	71fb      	strb	r3, [r7, #7]
 80093f8:	4613      	mov	r3, r2
 80093fa:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800941c:	b480      	push	{r7}
 800941e:	af00      	add	r7, sp, #0
  return NULL;
 8009420:	2300      	movs	r3, #0
}
 8009422:	4618      	mov	r0, r3
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr

0800942c <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800942c:	b480      	push	{r7}
 800942e:	af00      	add	r7, sp, #0
  return NULL;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	4603      	mov	r3, r0
 8009444:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr

08009454 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8009454:	b480      	push	{r7}
 8009456:	af00      	add	r7, sp, #0
}
 8009458:	bf00      	nop
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr

08009462 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8009462:	b480      	push	{r7}
 8009464:	af00      	add	r7, sp, #0
}
 8009466:	bf00      	nop
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	4603      	mov	r3, r0
 8009478:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800947a:	bf00      	nop
 800947c:	370c      	adds	r7, #12
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr

08009486 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8009486:	b480      	push	{r7}
 8009488:	af00      	add	r7, sp, #0
}
 800948a:	bf00      	nop
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8009494:	b480      	push	{r7}
 8009496:	b083      	sub	sp, #12
 8009498:	af00      	add	r7, sp, #0
 800949a:	4603      	mov	r3, r0
 800949c:	603a      	str	r2, [r7, #0]
 800949e:	71fb      	strb	r3, [r7, #7]
 80094a0:	460b      	mov	r3, r1
 80094a2:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	370c      	adds	r7, #12
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr

080094b2 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 80094b2:	b480      	push	{r7}
 80094b4:	b083      	sub	sp, #12
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
 80094ba:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 80094bc:	2301      	movs	r3, #1
}
 80094be:	4618      	mov	r0, r3
 80094c0:	370c      	adds	r7, #12
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr

080094ca <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 80094ca:	b480      	push	{r7}
 80094cc:	b083      	sub	sp, #12
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	701a      	strb	r2, [r3, #0]
  return NULL;
 80094d8:	2300      	movs	r3, #0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	370c      	adds	r7, #12
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr
	...

080094e8 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 80094e8:	b480      	push	{r7}
 80094ea:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 80094ec:	4b06      	ldr	r3, [pc, #24]	@ (8009508 <tud_mounted+0x20>)
 80094ee:	785b      	ldrb	r3, [r3, #1]
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	bf14      	ite	ne
 80094f6:	2301      	movne	r3, #1
 80094f8:	2300      	moveq	r3, #0
 80094fa:	b2db      	uxtb	r3, r3
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	20011294 	.word	0x20011294

0800950c <tud_suspended>:

bool tud_suspended(void) {
 800950c:	b480      	push	{r7}
 800950e:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8009510:	4b07      	ldr	r3, [pc, #28]	@ (8009530 <tud_suspended+0x24>)
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009518:	b2db      	uxtb	r3, r3
 800951a:	2b00      	cmp	r3, #0
 800951c:	bf14      	ite	ne
 800951e:	2301      	movne	r3, #1
 8009520:	2300      	moveq	r3, #0
 8009522:	b2db      	uxtb	r3, r3
}
 8009524:	4618      	mov	r0, r3
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	20011294 	.word	0x20011294

08009534 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 8009534:	b580      	push	{r7, lr}
 8009536:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 8009538:	4b03      	ldr	r3, [pc, #12]	@ (8009548 <tud_disconnect+0x14>)
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	4618      	mov	r0, r3
 800953e:	f002 fe47 	bl	800c1d0 <dcd_disconnect>
  return true;
 8009542:	2301      	movs	r3, #1
}
 8009544:	4618      	mov	r0, r3
 8009546:	bd80      	pop	{r7, pc}
 8009548:	20000025 	.word	0x20000025

0800954c <tud_connect>:

bool tud_connect(void) {
 800954c:	b580      	push	{r7, lr}
 800954e:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 8009550:	4b03      	ldr	r3, [pc, #12]	@ (8009560 <tud_connect+0x14>)
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	4618      	mov	r0, r3
 8009556:	f002 fe19 	bl	800c18c <dcd_connect>
  return true;
 800955a:	2301      	movs	r3, #1
}
 800955c:	4618      	mov	r0, r3
 800955e:	bd80      	pop	{r7, pc}
 8009560:	20000025 	.word	0x20000025

08009564 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 8009564:	b480      	push	{r7}
 8009566:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8009568:	4b05      	ldr	r3, [pc, #20]	@ (8009580 <tud_inited+0x1c>)
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	2bff      	cmp	r3, #255	@ 0xff
 800956e:	bf14      	ite	ne
 8009570:	2301      	movne	r3, #1
 8009572:	2300      	moveq	r3, #0
 8009574:	b2db      	uxtb	r3, r3
}
 8009576:	4618      	mov	r0, r3
 8009578:	46bd      	mov	sp, r7
 800957a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957e:	4770      	bx	lr
 8009580:	20000025 	.word	0x20000025

08009584 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8009584:	b580      	push	{r7, lr}
 8009586:	b08e      	sub	sp, #56	@ 0x38
 8009588:	af00      	add	r7, sp, #0
 800958a:	4603      	mov	r3, r0
 800958c:	6039      	str	r1, [r7, #0]
 800958e:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8009590:	f7ff ffe8 	bl	8009564 <tud_inited>
 8009594:	4603      	mov	r3, r0
 8009596:	2b00      	cmp	r3, #0
 8009598:	d001      	beq.n	800959e <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800959a:	2301      	movs	r3, #1
 800959c:	e0b0      	b.n	8009700 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10a      	bne.n	80095ba <tud_rhport_init+0x36>
 80095a4:	4b58      	ldr	r3, [pc, #352]	@ (8009708 <tud_rhport_init+0x184>)
 80095a6:	61fb      	str	r3, [r7, #28]
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d000      	beq.n	80095b6 <tud_rhport_init+0x32>
 80095b4:	be00      	bkpt	0x0000
 80095b6:	2300      	movs	r3, #0
 80095b8:	e0a2      	b.n	8009700 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 80095ba:	222c      	movs	r2, #44	@ 0x2c
 80095bc:	2100      	movs	r1, #0
 80095be:	4853      	ldr	r0, [pc, #332]	@ (800970c <tud_rhport_init+0x188>)
 80095c0:	f004 ffc2 	bl	800e548 <memset>
  _usbd_queued_setup = 0;
 80095c4:	4b52      	ldr	r3, [pc, #328]	@ (8009710 <tud_rhport_init+0x18c>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	701a      	strb	r2, [r3, #0]
 80095ca:	4b52      	ldr	r3, [pc, #328]	@ (8009714 <tud_rhport_init+0x190>)
 80095cc:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 80095ce:	bf00      	nop
 80095d0:	4b51      	ldr	r3, [pc, #324]	@ (8009718 <tud_rhport_init+0x194>)
 80095d2:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 80095d4:	69bb      	ldr	r3, [r7, #24]
 80095d6:	3304      	adds	r3, #4
 80095d8:	4618      	mov	r0, r3
 80095da:	f7ff f8d2 	bl	8008782 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 80095de:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 80095e0:	4a4e      	ldr	r2, [pc, #312]	@ (800971c <tud_rhport_init+0x198>)
 80095e2:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 80095e4:	4b4d      	ldr	r3, [pc, #308]	@ (800971c <tud_rhport_init+0x198>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d10a      	bne.n	8009602 <tud_rhport_init+0x7e>
 80095ec:	4b46      	ldr	r3, [pc, #280]	@ (8009708 <tud_rhport_init+0x184>)
 80095ee:	623b      	str	r3, [r7, #32]
 80095f0:	6a3b      	ldr	r3, [r7, #32]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f003 0301 	and.w	r3, r3, #1
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d000      	beq.n	80095fe <tud_rhport_init+0x7a>
 80095fc:	be00      	bkpt	0x0000
 80095fe:	2300      	movs	r3, #0
 8009600:	e07e      	b.n	8009700 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8009602:	4847      	ldr	r0, [pc, #284]	@ (8009720 <tud_rhport_init+0x19c>)
 8009604:	f7ff ff61 	bl	80094ca <usbd_app_driver_get_cb>
 8009608:	4603      	mov	r3, r0
 800960a:	4a46      	ldr	r2, [pc, #280]	@ (8009724 <tud_rhport_init+0x1a0>)
 800960c:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800960e:	4b44      	ldr	r3, [pc, #272]	@ (8009720 <tud_rhport_init+0x19c>)
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	2bfb      	cmp	r3, #251	@ 0xfb
 8009614:	d90a      	bls.n	800962c <tud_rhport_init+0xa8>
 8009616:	4b3c      	ldr	r3, [pc, #240]	@ (8009708 <tud_rhport_init+0x184>)
 8009618:	627b      	str	r3, [r7, #36]	@ 0x24
 800961a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f003 0301 	and.w	r3, r3, #1
 8009622:	2b00      	cmp	r3, #0
 8009624:	d000      	beq.n	8009628 <tud_rhport_init+0xa4>
 8009626:	be00      	bkpt	0x0000
 8009628:	2300      	movs	r3, #0
 800962a:	e069      	b.n	8009700 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800962c:	2300      	movs	r3, #0
 800962e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009632:	e03f      	b.n	80096b4 <tud_rhport_init+0x130>
 8009634:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009638:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800963a:	2300      	movs	r3, #0
 800963c:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800963e:	4b38      	ldr	r3, [pc, #224]	@ (8009720 <tud_rhport_init+0x19c>)
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	7cfa      	ldrb	r2, [r7, #19]
 8009644:	429a      	cmp	r2, r3
 8009646:	d209      	bcs.n	800965c <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8009648:	4b36      	ldr	r3, [pc, #216]	@ (8009724 <tud_rhport_init+0x1a0>)
 800964a:	6819      	ldr	r1, [r3, #0]
 800964c:	7cfa      	ldrb	r2, [r7, #19]
 800964e:	4613      	mov	r3, r2
 8009650:	00db      	lsls	r3, r3, #3
 8009652:	4413      	add	r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	440b      	add	r3, r1
 8009658:	60fb      	str	r3, [r7, #12]
 800965a:	e00f      	b.n	800967c <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800965c:	4b30      	ldr	r3, [pc, #192]	@ (8009720 <tud_rhport_init+0x19c>)
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	7cfa      	ldrb	r2, [r7, #19]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009666:	7cfb      	ldrb	r3, [r7, #19]
 8009668:	2b03      	cmp	r3, #3
 800966a:	d807      	bhi.n	800967c <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800966c:	7cfa      	ldrb	r2, [r7, #19]
 800966e:	4613      	mov	r3, r2
 8009670:	00db      	lsls	r3, r3, #3
 8009672:	4413      	add	r3, r2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	4a2c      	ldr	r2, [pc, #176]	@ (8009728 <tud_rhport_init+0x1a4>)
 8009678:	4413      	add	r3, r2
 800967a:	60fb      	str	r3, [r7, #12]
  return driver;
 800967c:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800967e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8009680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009682:	2b00      	cmp	r3, #0
 8009684:	d003      	beq.n	800968e <tud_rhport_init+0x10a>
 8009686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10a      	bne.n	80096a4 <tud_rhport_init+0x120>
 800968e:	4b1e      	ldr	r3, [pc, #120]	@ (8009708 <tud_rhport_init+0x184>)
 8009690:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	2b00      	cmp	r3, #0
 800969c:	d000      	beq.n	80096a0 <tud_rhport_init+0x11c>
 800969e:	be00      	bkpt	0x0000
 80096a0:	2300      	movs	r3, #0
 80096a2:	e02d      	b.n	8009700 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 80096a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80096aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80096ae:	3301      	adds	r3, #1
 80096b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80096b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009720 <tud_rhport_init+0x19c>)
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	3304      	adds	r3, #4
 80096ba:	b2db      	uxtb	r3, r3
 80096bc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d3b7      	bcc.n	8009634 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 80096c4:	4a19      	ldr	r2, [pc, #100]	@ (800972c <tud_rhport_init+0x1a8>)
 80096c6:	79fb      	ldrb	r3, [r7, #7]
 80096c8:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 80096ca:	79fb      	ldrb	r3, [r7, #7]
 80096cc:	6839      	ldr	r1, [r7, #0]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f002 fc34 	bl	800bf3c <dcd_init>
 80096d4:	4603      	mov	r3, r0
 80096d6:	f083 0301 	eor.w	r3, r3, #1
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00a      	beq.n	80096f6 <tud_rhport_init+0x172>
 80096e0:	4b09      	ldr	r3, [pc, #36]	@ (8009708 <tud_rhport_init+0x184>)
 80096e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80096e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f003 0301 	and.w	r3, r3, #1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d000      	beq.n	80096f2 <tud_rhport_init+0x16e>
 80096f0:	be00      	bkpt	0x0000
 80096f2:	2300      	movs	r3, #0
 80096f4:	e004      	b.n	8009700 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 80096f6:	79fb      	ldrb	r3, [r7, #7]
 80096f8:	4618      	mov	r0, r3
 80096fa:	f002 fcbd 	bl	800c078 <dcd_int_enable>

  return true;
 80096fe:	2301      	movs	r3, #1
}
 8009700:	4618      	mov	r0, r3
 8009702:	3738      	adds	r7, #56	@ 0x38
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	e000edf0 	.word	0xe000edf0
 800970c:	20011294 	.word	0x20011294
 8009710:	200112c0 	.word	0x200112c0
 8009714:	20000028 	.word	0x20000028
 8009718:	20000030 	.word	0x20000030
 800971c:	2001138c 	.word	0x2001138c
 8009720:	200112c8 	.word	0x200112c8
 8009724:	200112c4 	.word	0x200112c4
 8009728:	0800f170 	.word	0x0800f170
 800972c:	20000025 	.word	0x20000025

08009730 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 8009730:	b580      	push	{r7, lr}
 8009732:	b088      	sub	sp, #32
 8009734:	af00      	add	r7, sp, #0
 8009736:	4603      	mov	r3, r0
 8009738:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800973a:	2300      	movs	r3, #0
 800973c:	77fb      	strb	r3, [r7, #31]
 800973e:	e039      	b.n	80097b4 <configuration_reset+0x84>
 8009740:	7ffb      	ldrb	r3, [r7, #31]
 8009742:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8009744:	2300      	movs	r3, #0
 8009746:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8009748:	4b28      	ldr	r3, [pc, #160]	@ (80097ec <configuration_reset+0xbc>)
 800974a:	781b      	ldrb	r3, [r3, #0]
 800974c:	7cfa      	ldrb	r2, [r7, #19]
 800974e:	429a      	cmp	r2, r3
 8009750:	d209      	bcs.n	8009766 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8009752:	4b27      	ldr	r3, [pc, #156]	@ (80097f0 <configuration_reset+0xc0>)
 8009754:	6819      	ldr	r1, [r3, #0]
 8009756:	7cfa      	ldrb	r2, [r7, #19]
 8009758:	4613      	mov	r3, r2
 800975a:	00db      	lsls	r3, r3, #3
 800975c:	4413      	add	r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	440b      	add	r3, r1
 8009762:	60fb      	str	r3, [r7, #12]
 8009764:	e00f      	b.n	8009786 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 8009766:	4b21      	ldr	r3, [pc, #132]	@ (80097ec <configuration_reset+0xbc>)
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	7cfa      	ldrb	r2, [r7, #19]
 800976c:	1ad3      	subs	r3, r2, r3
 800976e:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009770:	7cfb      	ldrb	r3, [r7, #19]
 8009772:	2b03      	cmp	r3, #3
 8009774:	d807      	bhi.n	8009786 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 8009776:	7cfa      	ldrb	r2, [r7, #19]
 8009778:	4613      	mov	r3, r2
 800977a:	00db      	lsls	r3, r3, #3
 800977c:	4413      	add	r3, r2
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	4a1c      	ldr	r2, [pc, #112]	@ (80097f4 <configuration_reset+0xc4>)
 8009782:	4413      	add	r3, r2
 8009784:	60fb      	str	r3, [r7, #12]
  return driver;
 8009786:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8009788:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d109      	bne.n	80097a4 <configuration_reset+0x74>
 8009790:	4b19      	ldr	r3, [pc, #100]	@ (80097f8 <configuration_reset+0xc8>)
 8009792:	617b      	str	r3, [r7, #20]
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f003 0301 	and.w	r3, r3, #1
 800979c:	2b00      	cmp	r3, #0
 800979e:	d020      	beq.n	80097e2 <configuration_reset+0xb2>
 80097a0:	be00      	bkpt	0x0000
 80097a2:	e01e      	b.n	80097e2 <configuration_reset+0xb2>
    driver->reset(rhport);
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	68db      	ldr	r3, [r3, #12]
 80097a8:	79fa      	ldrb	r2, [r7, #7]
 80097aa:	4610      	mov	r0, r2
 80097ac:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80097ae:	7ffb      	ldrb	r3, [r7, #31]
 80097b0:	3301      	adds	r3, #1
 80097b2:	77fb      	strb	r3, [r7, #31]
 80097b4:	4b0d      	ldr	r3, [pc, #52]	@ (80097ec <configuration_reset+0xbc>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	3304      	adds	r3, #4
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	7ffa      	ldrb	r2, [r7, #31]
 80097be:	429a      	cmp	r2, r3
 80097c0:	d3be      	bcc.n	8009740 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 80097c2:	222c      	movs	r2, #44	@ 0x2c
 80097c4:	2100      	movs	r1, #0
 80097c6:	480d      	ldr	r0, [pc, #52]	@ (80097fc <configuration_reset+0xcc>)
 80097c8:	f004 febe 	bl	800e548 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 80097cc:	2210      	movs	r2, #16
 80097ce:	21ff      	movs	r1, #255	@ 0xff
 80097d0:	480b      	ldr	r0, [pc, #44]	@ (8009800 <configuration_reset+0xd0>)
 80097d2:	f004 feb9 	bl	800e548 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 80097d6:	220c      	movs	r2, #12
 80097d8:	21ff      	movs	r1, #255	@ 0xff
 80097da:	480a      	ldr	r0, [pc, #40]	@ (8009804 <configuration_reset+0xd4>)
 80097dc:	f004 feb4 	bl	800e548 <memset>
 80097e0:	e000      	b.n	80097e4 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 80097e2:	bf00      	nop
}
 80097e4:	3720      	adds	r7, #32
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	200112c8 	.word	0x200112c8
 80097f0:	200112c4 	.word	0x200112c4
 80097f4:	0800f170 	.word	0x0800f170
 80097f8:	e000edf0 	.word	0xe000edf0
 80097fc:	20011294 	.word	0x20011294
 8009800:	20011298 	.word	0x20011298
 8009804:	200112a8 	.word	0x200112a8

08009808 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8009808:	b580      	push	{r7, lr}
 800980a:	b082      	sub	sp, #8
 800980c:	af00      	add	r7, sp, #0
 800980e:	4603      	mov	r3, r0
 8009810:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8009812:	79fb      	ldrb	r3, [r7, #7]
 8009814:	4618      	mov	r0, r3
 8009816:	f7ff ff8b 	bl	8009730 <configuration_reset>
  usbd_control_reset();
 800981a:	f001 fdd7 	bl	800b3cc <usbd_control_reset>
}
 800981e:	bf00      	nop
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
	...

08009828 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8009828:	b590      	push	{r4, r7, lr}
 800982a:	b093      	sub	sp, #76	@ 0x4c
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8009834:	f7ff fe96 	bl	8009564 <tud_inited>
 8009838:	4603      	mov	r3, r0
 800983a:	f083 0301 	eor.w	r3, r3, #1
 800983e:	b2db      	uxtb	r3, r3
 8009840:	2b00      	cmp	r3, #0
 8009842:	f040 8191 	bne.w	8009b68 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 8009846:	4bb5      	ldr	r3, [pc, #724]	@ (8009b1c <tud_task_ext+0x2f4>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	633b      	str	r3, [r7, #48]	@ 0x30
 800984c:	f107 030c 	add.w	r3, r7, #12
 8009850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 8009856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2000      	movs	r0, #0
 800985c:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800985e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009860:	3304      	adds	r3, #4
 8009862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009864:	4618      	mov	r0, r3
 8009866:	f7ff fc5a 	bl	800911e <tu_fifo_read>
 800986a:	4603      	mov	r3, r0
 800986c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8009870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2001      	movs	r0, #1
 8009876:	4798      	blx	r3

  return success;
 8009878:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800987c:	f083 0301 	eor.w	r3, r3, #1
 8009880:	b2db      	uxtb	r3, r3
 8009882:	2b00      	cmp	r3, #0
 8009884:	f040 8172 	bne.w	8009b6c <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8009888:	7b7b      	ldrb	r3, [r7, #13]
 800988a:	3b01      	subs	r3, #1
 800988c:	2b07      	cmp	r3, #7
 800988e:	f200 8153 	bhi.w	8009b38 <tud_task_ext+0x310>
 8009892:	a201      	add	r2, pc, #4	@ (adr r2, 8009898 <tud_task_ext+0x70>)
 8009894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009898:	080098b9 	.word	0x080098b9
 800989c:	080098c9 	.word	0x080098c9
 80098a0:	08009aeb 	.word	0x08009aeb
 80098a4:	08009a9d 	.word	0x08009a9d
 80098a8:	08009ac7 	.word	0x08009ac7
 80098ac:	080098d7 	.word	0x080098d7
 80098b0:	08009987 	.word	0x08009987
 80098b4:	08009adb 	.word	0x08009adb
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 80098b8:	7b3b      	ldrb	r3, [r7, #12]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7ff ffa4 	bl	8009808 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 80098c0:	7c3a      	ldrb	r2, [r7, #16]
 80098c2:	4b97      	ldr	r3, [pc, #604]	@ (8009b20 <tud_task_ext+0x2f8>)
 80098c4:	709a      	strb	r2, [r3, #2]
        break;
 80098c6:	e14e      	b.n	8009b66 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 80098c8:	7b3b      	ldrb	r3, [r7, #12]
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7ff ff9c 	bl	8009808 <usbd_reset>
        tud_umount_cb();
 80098d0:	f7ff fdc7 	bl	8009462 <tud_umount_cb>
        break;
 80098d4:	e147      	b.n	8009b66 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 80098d6:	4b93      	ldr	r3, [pc, #588]	@ (8009b24 <tud_task_ext+0x2fc>)
 80098d8:	781b      	ldrb	r3, [r3, #0]
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d10a      	bne.n	80098f6 <tud_task_ext+0xce>
 80098e0:	4b91      	ldr	r3, [pc, #580]	@ (8009b28 <tud_task_ext+0x300>)
 80098e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 0301 	and.w	r3, r3, #1
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f000 813f 	beq.w	8009b70 <tud_task_ext+0x348>
 80098f2:	be00      	bkpt	0x0000
 80098f4:	e13c      	b.n	8009b70 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 80098f6:	4b8b      	ldr	r3, [pc, #556]	@ (8009b24 <tud_task_ext+0x2fc>)
 80098f8:	781b      	ldrb	r3, [r3, #0]
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	3b01      	subs	r3, #1
 80098fe:	b2da      	uxtb	r2, r3
 8009900:	4b88      	ldr	r3, [pc, #544]	@ (8009b24 <tud_task_ext+0x2fc>)
 8009902:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8009904:	4b87      	ldr	r3, [pc, #540]	@ (8009b24 <tud_task_ext+0x2fc>)
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	f040 811e 	bne.w	8009b4c <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8009910:	4a83      	ldr	r2, [pc, #524]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009912:	7813      	ldrb	r3, [r2, #0]
 8009914:	f043 0301 	orr.w	r3, r3, #1
 8009918:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800991a:	4a81      	ldr	r2, [pc, #516]	@ (8009b20 <tud_task_ext+0x2f8>)
 800991c:	f892 3020 	ldrb.w	r3, [r2, #32]
 8009920:	f023 0301 	bic.w	r3, r3, #1
 8009924:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8009928:	4a7d      	ldr	r2, [pc, #500]	@ (8009b20 <tud_task_ext+0x2f8>)
 800992a:	f892 3020 	ldrb.w	r3, [r2, #32]
 800992e:	f023 0304 	bic.w	r3, r3, #4
 8009932:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 8009936:	4a7a      	ldr	r2, [pc, #488]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009938:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800993c:	f023 0301 	bic.w	r3, r3, #1
 8009940:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 8009944:	4a76      	ldr	r2, [pc, #472]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009946:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800994a:	f023 0304 	bic.w	r3, r3, #4
 800994e:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 8009952:	7b3a      	ldrb	r2, [r7, #12]
 8009954:	f107 030c 	add.w	r3, r7, #12
 8009958:	3304      	adds	r3, #4
 800995a:	4619      	mov	r1, r3
 800995c:	4610      	mov	r0, r2
 800995e:	f000 f927 	bl	8009bb0 <process_control_request>
 8009962:	4603      	mov	r3, r0
 8009964:	f083 0301 	eor.w	r3, r3, #1
 8009968:	b2db      	uxtb	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 80f0 	beq.w	8009b50 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8009970:	7b3b      	ldrb	r3, [r7, #12]
 8009972:	2100      	movs	r1, #0
 8009974:	4618      	mov	r0, r3
 8009976:	f002 fe07 	bl	800c588 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800997a:	7b3b      	ldrb	r3, [r7, #12]
 800997c:	2180      	movs	r1, #128	@ 0x80
 800997e:	4618      	mov	r0, r3
 8009980:	f002 fe02 	bl	800c588 <dcd_edpt_stall>
        }
        break;
 8009984:	e0e4      	b.n	8009b50 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8009986:	7c3b      	ldrb	r3, [r7, #16]
 8009988:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800998c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009990:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009994:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009998:	f003 030f 	and.w	r3, r3, #15
 800999c:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800999e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80099a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80099a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80099aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099ae:	09db      	lsrs	r3, r3, #7
 80099b0:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 80099b2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 80099b6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80099ba:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80099be:	4958      	ldr	r1, [pc, #352]	@ (8009b20 <tud_task_ext+0x2f8>)
 80099c0:	0052      	lsls	r2, r2, #1
 80099c2:	440a      	add	r2, r1
 80099c4:	4413      	add	r3, r2
 80099c6:	f103 0220 	add.w	r2, r3, #32
 80099ca:	7813      	ldrb	r3, [r2, #0]
 80099cc:	f023 0301 	bic.w	r3, r3, #1
 80099d0:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80099d2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80099d6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80099da:	4951      	ldr	r1, [pc, #324]	@ (8009b20 <tud_task_ext+0x2f8>)
 80099dc:	0052      	lsls	r2, r2, #1
 80099de:	440a      	add	r2, r1
 80099e0:	4413      	add	r3, r2
 80099e2:	f103 0220 	add.w	r2, r3, #32
 80099e6:	7813      	ldrb	r3, [r2, #0]
 80099e8:	f023 0304 	bic.w	r3, r3, #4
 80099ec:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 80099ee:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d107      	bne.n	8009a06 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80099f6:	7b38      	ldrb	r0, [r7, #12]
 80099f8:	7c7a      	ldrb	r2, [r7, #17]
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8009a00:	f001 fd1a 	bl	800b438 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8009a04:	e0af      	b.n	8009b66 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8009a06:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8009a0a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8009a0e:	4944      	ldr	r1, [pc, #272]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009a10:	0052      	lsls	r2, r2, #1
 8009a12:	440a      	add	r2, r1
 8009a14:	4413      	add	r3, r2
 8009a16:	3314      	adds	r3, #20
 8009a18:	781b      	ldrb	r3, [r3, #0]
 8009a1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8009a22:	4b42      	ldr	r3, [pc, #264]	@ (8009b2c <tud_task_ext+0x304>)
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d20a      	bcs.n	8009a44 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 8009a2e:	4b40      	ldr	r3, [pc, #256]	@ (8009b30 <tud_task_ext+0x308>)
 8009a30:	6819      	ldr	r1, [r3, #0]
 8009a32:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8009a36:	4613      	mov	r3, r2
 8009a38:	00db      	lsls	r3, r3, #3
 8009a3a:	4413      	add	r3, r2
 8009a3c:	009b      	lsls	r3, r3, #2
 8009a3e:	440b      	add	r3, r1
 8009a40:	623b      	str	r3, [r7, #32]
 8009a42:	e013      	b.n	8009a6c <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 8009a44:	4b39      	ldr	r3, [pc, #228]	@ (8009b2c <tud_task_ext+0x304>)
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8009a4c:	1ad3      	subs	r3, r2, r3
 8009a4e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009a52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009a56:	2b03      	cmp	r3, #3
 8009a58:	d808      	bhi.n	8009a6c <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 8009a5a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8009a5e:	4613      	mov	r3, r2
 8009a60:	00db      	lsls	r3, r3, #3
 8009a62:	4413      	add	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4a33      	ldr	r2, [pc, #204]	@ (8009b34 <tud_task_ext+0x30c>)
 8009a68:	4413      	add	r3, r2
 8009a6a:	623b      	str	r3, [r7, #32]
  return driver;
 8009a6c:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8009a6e:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 8009a70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d109      	bne.n	8009a8a <tud_task_ext+0x262>
 8009a76:	4b2c      	ldr	r3, [pc, #176]	@ (8009b28 <tud_task_ext+0x300>)
 8009a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d076      	beq.n	8009b74 <tud_task_ext+0x34c>
 8009a86:	be00      	bkpt	0x0000
 8009a88:	e074      	b.n	8009b74 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8009a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a8c:	699c      	ldr	r4, [r3, #24]
 8009a8e:	7b38      	ldrb	r0, [r7, #12]
 8009a90:	7c7a      	ldrb	r2, [r7, #17]
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8009a98:	47a0      	blx	r4
        break;
 8009a9a:	e064      	b.n	8009b66 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8009a9c:	4b20      	ldr	r3, [pc, #128]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d054      	beq.n	8009b54 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8009aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	bf14      	ite	ne
 8009ab8:	2301      	movne	r3, #1
 8009aba:	2300      	moveq	r3, #0
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7ff fcd6 	bl	8009470 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8009ac4:	e046      	b.n	8009b54 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 8009ac6:	4b16      	ldr	r3, [pc, #88]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d041      	beq.n	8009b58 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 8009ad4:	f7ff fcd7 	bl	8009486 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8009ad8:	e03e      	b.n	8009b58 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d03d      	beq.n	8009b5c <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	4610      	mov	r0, r2
 8009ae6:	4798      	blx	r3
        }
        break;
 8009ae8:	e038      	b.n	8009b5c <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8009aea:	4b0d      	ldr	r3, [pc, #52]	@ (8009b20 <tud_task_ext+0x2f8>)
 8009aec:	78db      	ldrb	r3, [r3, #3]
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	61fb      	str	r3, [r7, #28]
 8009af2:	2300      	movs	r3, #0
 8009af4:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009af6:	7efb      	ldrb	r3, [r7, #27]
 8009af8:	69fa      	ldr	r2, [r7, #28]
 8009afa:	fa22 f303 	lsr.w	r3, r2, r3
 8009afe:	f003 0301 	and.w	r3, r3, #1
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	bf14      	ite	ne
 8009b06:	2301      	movne	r3, #1
 8009b08:	2300      	moveq	r3, #0
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d027      	beq.n	8009b60 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7ff fc78 	bl	8009408 <tud_sof_cb>
        }
      break;
 8009b18:	e022      	b.n	8009b60 <tud_task_ext+0x338>
 8009b1a:	bf00      	nop
 8009b1c:	2001138c 	.word	0x2001138c
 8009b20:	20011294 	.word	0x20011294
 8009b24:	200112c0 	.word	0x200112c0
 8009b28:	e000edf0 	.word	0xe000edf0
 8009b2c:	200112c8 	.word	0x200112c8
 8009b30:	200112c4 	.word	0x200112c4
 8009b34:	0800f170 	.word	0x0800f170

      default:
        TU_BREAKPOINT();
 8009b38:	4b10      	ldr	r3, [pc, #64]	@ (8009b7c <tud_task_ext+0x354>)
 8009b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d00d      	beq.n	8009b64 <tud_task_ext+0x33c>
 8009b48:	be00      	bkpt	0x0000
        break;
 8009b4a:	e00b      	b.n	8009b64 <tud_task_ext+0x33c>
          break;
 8009b4c:	bf00      	nop
 8009b4e:	e67a      	b.n	8009846 <tud_task_ext+0x1e>
        break;
 8009b50:	bf00      	nop
 8009b52:	e678      	b.n	8009846 <tud_task_ext+0x1e>
        break;
 8009b54:	bf00      	nop
 8009b56:	e676      	b.n	8009846 <tud_task_ext+0x1e>
        break;
 8009b58:	bf00      	nop
 8009b5a:	e674      	b.n	8009846 <tud_task_ext+0x1e>
        break;
 8009b5c:	bf00      	nop
 8009b5e:	e672      	b.n	8009846 <tud_task_ext+0x1e>
      break;
 8009b60:	bf00      	nop
 8009b62:	e670      	b.n	8009846 <tud_task_ext+0x1e>
        break;
 8009b64:	bf00      	nop
  while (1) {
 8009b66:	e66e      	b.n	8009846 <tud_task_ext+0x1e>
    return;
 8009b68:	bf00      	nop
 8009b6a:	e004      	b.n	8009b76 <tud_task_ext+0x34e>
      return;
 8009b6c:	bf00      	nop
 8009b6e:	e002      	b.n	8009b76 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8009b70:	bf00      	nop
 8009b72:	e000      	b.n	8009b76 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 8009b74:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8009b76:	374c      	adds	r7, #76	@ 0x4c
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd90      	pop	{r4, r7, pc}
 8009b7c:	e000edf0 	.word	0xe000edf0

08009b80 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	4603      	mov	r3, r0
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
 8009b8c:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	695b      	ldr	r3, [r3, #20]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f001 fc26 	bl	800b3e4 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	695b      	ldr	r3, [r3, #20]
 8009b9c:	7bf8      	ldrb	r0, [r7, #15]
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	2101      	movs	r1, #1
 8009ba2:	4798      	blx	r3
 8009ba4:	4603      	mov	r3, r0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
	...

08009bb0 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b09a      	sub	sp, #104	@ 0x68
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	6039      	str	r1, [r7, #0]
 8009bba:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8009bbc:	2000      	movs	r0, #0
 8009bbe:	f001 fc11 	bl	800b3e4 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	2b60      	cmp	r3, #96	@ 0x60
 8009bce:	d10a      	bne.n	8009be6 <process_control_request+0x36>
 8009bd0:	4ba8      	ldr	r3, [pc, #672]	@ (8009e74 <process_control_request+0x2c4>)
 8009bd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0301 	and.w	r3, r3, #1
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d000      	beq.n	8009be2 <process_control_request+0x32>
 8009be0:	be00      	bkpt	0x0000
 8009be2:	2300      	movs	r3, #0
 8009be4:	e2cf      	b.n	800a186 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	2b40      	cmp	r3, #64	@ 0x40
 8009bf2:	d10a      	bne.n	8009c0a <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8009bf4:	48a0      	ldr	r0, [pc, #640]	@ (8009e78 <process_control_request+0x2c8>)
 8009bf6:	f001 fbf5 	bl	800b3e4 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8009bfa:	79fb      	ldrb	r3, [r7, #7]
 8009bfc:	683a      	ldr	r2, [r7, #0]
 8009bfe:	2101      	movs	r1, #1
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff fc47 	bl	8009494 <tud_vendor_control_xfer_cb>
 8009c06:	4603      	mov	r3, r0
 8009c08:	e2bd      	b.n	800a186 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	2b02      	cmp	r3, #2
 8009c16:	f000 81d5 	beq.w	8009fc4 <process_control_request+0x414>
 8009c1a:	2b02      	cmp	r3, #2
 8009c1c:	f300 82a6 	bgt.w	800a16c <process_control_request+0x5bc>
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d003      	beq.n	8009c2c <process_control_request+0x7c>
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	f000 8157 	beq.w	8009ed8 <process_control_request+0x328>
 8009c2a:	e29f      	b.n	800a16c <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	2b20      	cmp	r3, #32
 8009c38:	d14a      	bne.n	8009cd0 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	889b      	ldrh	r3, [r3, #4]
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009c42:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8009c4a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009c4e:	2b0f      	cmp	r3, #15
 8009c50:	d901      	bls.n	8009c56 <process_control_request+0xa6>
 8009c52:	2300      	movs	r3, #0
 8009c54:	e297      	b.n	800a186 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009c56:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009c5a:	4a88      	ldr	r2, [pc, #544]	@ (8009e7c <process_control_request+0x2cc>)
 8009c5c:	4413      	add	r3, r2
 8009c5e:	791b      	ldrb	r3, [r3, #4]
 8009c60:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8009c64:	2300      	movs	r3, #0
 8009c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8009c68:	4b85      	ldr	r3, [pc, #532]	@ (8009e80 <process_control_request+0x2d0>)
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d20a      	bcs.n	8009c8a <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8009c74:	4b83      	ldr	r3, [pc, #524]	@ (8009e84 <process_control_request+0x2d4>)
 8009c76:	6819      	ldr	r1, [r3, #0]
 8009c78:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009c7c:	4613      	mov	r3, r2
 8009c7e:	00db      	lsls	r3, r3, #3
 8009c80:	4413      	add	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	440b      	add	r3, r1
 8009c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c88:	e013      	b.n	8009cb2 <process_control_request+0x102>
    drvid -= _app_driver_count;
 8009c8a:	4b7d      	ldr	r3, [pc, #500]	@ (8009e80 <process_control_request+0x2d0>)
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009c92:	1ad3      	subs	r3, r2, r3
 8009c94:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009c98:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8009c9c:	2b03      	cmp	r3, #3
 8009c9e:	d808      	bhi.n	8009cb2 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8009ca0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	00db      	lsls	r3, r3, #3
 8009ca8:	4413      	add	r3, r2
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	4a76      	ldr	r2, [pc, #472]	@ (8009e88 <process_control_request+0x2d8>)
 8009cae:	4413      	add	r3, r2
 8009cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 8009cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 8009cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d101      	bne.n	8009cc0 <process_control_request+0x110>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	e262      	b.n	800a186 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8009cc0:	79fb      	ldrb	r3, [r7, #7]
 8009cc2:	683a      	ldr	r2, [r7, #0]
 8009cc4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7ff ff5a 	bl	8009b80 <invoke_class_control>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	e25a      	b.n	800a186 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d00a      	beq.n	8009cf4 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8009cde:	4b65      	ldr	r3, [pc, #404]	@ (8009e74 <process_control_request+0x2c4>)
 8009ce0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f003 0301 	and.w	r3, r3, #1
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d000      	beq.n	8009cf0 <process_control_request+0x140>
 8009cee:	be00      	bkpt	0x0000
        return false;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	e248      	b.n	800a186 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	785b      	ldrb	r3, [r3, #1]
 8009cf8:	2b09      	cmp	r3, #9
 8009cfa:	f200 80e0 	bhi.w	8009ebe <process_control_request+0x30e>
 8009cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8009d04 <process_control_request+0x154>)
 8009d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d04:	08009e8d 	.word	0x08009e8d
 8009d08:	08009e51 	.word	0x08009e51
 8009d0c:	08009ebf 	.word	0x08009ebf
 8009d10:	08009e2b 	.word	0x08009e2b
 8009d14:	08009ebf 	.word	0x08009ebf
 8009d18:	08009d2d 	.word	0x08009d2d
 8009d1c:	08009e11 	.word	0x08009e11
 8009d20:	08009ebf 	.word	0x08009ebf
 8009d24:	08009d51 	.word	0x08009d51
 8009d28:	08009d69 	.word	0x08009d69
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8009d2c:	6838      	ldr	r0, [r7, #0]
 8009d2e:	f001 fb69 	bl	800b404 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	885b      	ldrh	r3, [r3, #2]
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	b2da      	uxtb	r2, r3
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	4611      	mov	r1, r2
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f002 f9ea 	bl	800c118 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8009d44:	4a4d      	ldr	r2, [pc, #308]	@ (8009e7c <process_control_request+0x2cc>)
 8009d46:	7813      	ldrb	r3, [r2, #0]
 8009d48:	f043 0302 	orr.w	r3, r3, #2
 8009d4c:	7013      	strb	r3, [r2, #0]
        break;
 8009d4e:	e0c2      	b.n	8009ed6 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8009d50:	4b4a      	ldr	r3, [pc, #296]	@ (8009e7c <process_control_request+0x2cc>)
 8009d52:	785b      	ldrb	r3, [r3, #1]
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8009d58:	f107 0213 	add.w	r2, r7, #19
 8009d5c:	79f8      	ldrb	r0, [r7, #7]
 8009d5e:	2301      	movs	r3, #1
 8009d60:	6839      	ldr	r1, [r7, #0]
 8009d62:	f001 fac3 	bl	800b2ec <tud_control_xfer>
        }
        break;
 8009d66:	e0b6      	b.n	8009ed6 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	885b      	ldrh	r3, [r3, #2]
 8009d6c:	b29b      	uxth	r3, r3
 8009d6e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 8009d72:	4b42      	ldr	r3, [pc, #264]	@ (8009e7c <process_control_request+0x2cc>)
 8009d74:	785b      	ldrb	r3, [r3, #1]
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d041      	beq.n	8009e04 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 8009d80:	4b3e      	ldr	r3, [pc, #248]	@ (8009e7c <process_control_request+0x2cc>)
 8009d82:	785b      	ldrb	r3, [r3, #1]
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d014      	beq.n	8009db4 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8009d8a:	79fb      	ldrb	r3, [r7, #7]
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f002 fa40 	bl	800c214 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 8009d94:	79fb      	ldrb	r3, [r7, #7]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f002 faa4 	bl	800c2e4 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8009d9c:	4b37      	ldr	r3, [pc, #220]	@ (8009e7c <process_control_request+0x2cc>)
 8009d9e:	789b      	ldrb	r3, [r3, #2]
 8009da0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 8009da4:	79fb      	ldrb	r3, [r7, #7]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff fcc2 	bl	8009730 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8009dac:	4a33      	ldr	r2, [pc, #204]	@ (8009e7c <process_control_request+0x2cc>)
 8009dae:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8009db2:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 8009db4:	4a31      	ldr	r2, [pc, #196]	@ (8009e7c <process_control_request+0x2cc>)
 8009db6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009dba:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 8009dbc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d102      	bne.n	8009dca <process_control_request+0x21a>
              tud_umount_cb();
 8009dc4:	f7ff fb4d 	bl	8009462 <tud_umount_cb>
 8009dc8:	e01c      	b.n	8009e04 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 8009dca:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009dce:	79fb      	ldrb	r3, [r7, #7]
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f000 f9e0 	bl	800a198 <process_set_config>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	f083 0301 	eor.w	r3, r3, #1
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00d      	beq.n	8009e00 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 8009de4:	4b25      	ldr	r3, [pc, #148]	@ (8009e7c <process_control_request+0x2cc>)
 8009de6:	2200      	movs	r2, #0
 8009de8:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 8009dea:	4b22      	ldr	r3, [pc, #136]	@ (8009e74 <process_control_request+0x2c4>)
 8009dec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f003 0301 	and.w	r3, r3, #1
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d000      	beq.n	8009dfc <process_control_request+0x24c>
 8009dfa:	be00      	bkpt	0x0000
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	e1c2      	b.n	800a186 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 8009e00:	f7ff fb28 	bl	8009454 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8009e04:	79fb      	ldrb	r3, [r7, #7]
 8009e06:	6839      	ldr	r1, [r7, #0]
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f001 f9eb 	bl	800b1e4 <tud_control_status>
        }
        break;
 8009e0e:	e062      	b.n	8009ed6 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8009e10:	79fb      	ldrb	r3, [r7, #7]
 8009e12:	6839      	ldr	r1, [r7, #0]
 8009e14:	4618      	mov	r0, r3
 8009e16:	f000 fafb 	bl	800a410 <process_get_descriptor>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	f083 0301 	eor.w	r3, r3, #1
 8009e20:	b2db      	uxtb	r3, r3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d056      	beq.n	8009ed4 <process_control_request+0x324>
 8009e26:	2300      	movs	r3, #0
 8009e28:	e1ad      	b.n	800a186 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	885b      	ldrh	r3, [r3, #2]
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d10b      	bne.n	8009e4c <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 8009e34:	4a11      	ldr	r2, [pc, #68]	@ (8009e7c <process_control_request+0x2cc>)
 8009e36:	7813      	ldrb	r3, [r2, #0]
 8009e38:	f043 0308 	orr.w	r3, r3, #8
 8009e3c:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 8009e3e:	79fb      	ldrb	r3, [r7, #7]
 8009e40:	6839      	ldr	r1, [r7, #0]
 8009e42:	4618      	mov	r0, r3
 8009e44:	f001 f9ce 	bl	800b1e4 <tud_control_status>
              break;
 8009e48:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8009e4a:	e044      	b.n	8009ed6 <process_control_request+0x326>
            default: return false;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	e19a      	b.n	800a186 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	885b      	ldrh	r3, [r3, #2]
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d001      	beq.n	8009e5e <process_control_request+0x2ae>
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	e193      	b.n	800a186 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 8009e5e:	4a07      	ldr	r2, [pc, #28]	@ (8009e7c <process_control_request+0x2cc>)
 8009e60:	7813      	ldrb	r3, [r2, #0]
 8009e62:	f023 0308 	bic.w	r3, r3, #8
 8009e66:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8009e68:	79fb      	ldrb	r3, [r7, #7]
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f001 f9b9 	bl	800b1e4 <tud_control_status>
          break;
 8009e72:	e030      	b.n	8009ed6 <process_control_request+0x326>
 8009e74:	e000edf0 	.word	0xe000edf0
 8009e78:	08009495 	.word	0x08009495
 8009e7c:	20011294 	.word	0x20011294
 8009e80:	200112c8 	.word	0x200112c8
 8009e84:	200112c4 	.word	0x200112c4
 8009e88:	0800f170 	.word	0x0800f170

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8009e8c:	4b9b      	ldr	r3, [pc, #620]	@ (800a0fc <process_control_request+0x54c>)
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	095b      	lsrs	r3, r3, #5
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	f003 0301 	and.w	r3, r3, #1
 8009e98:	b29a      	uxth	r2, r3
 8009e9a:	4b98      	ldr	r3, [pc, #608]	@ (800a0fc <process_control_request+0x54c>)
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	089b      	lsrs	r3, r3, #2
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	f003 0302 	and.w	r3, r3, #2
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 8009eae:	f107 0210 	add.w	r2, r7, #16
 8009eb2:	79f8      	ldrb	r0, [r7, #7]
 8009eb4:	2302      	movs	r3, #2
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	f001 fa18 	bl	800b2ec <tud_control_xfer>
          break;
 8009ebc:	e00b      	b.n	8009ed6 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8009ebe:	4b90      	ldr	r3, [pc, #576]	@ (800a100 <process_control_request+0x550>)
 8009ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f003 0301 	and.w	r3, r3, #1
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d000      	beq.n	8009ed0 <process_control_request+0x320>
 8009ece:	be00      	bkpt	0x0000
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	e158      	b.n	800a186 <process_control_request+0x5d6>
        break;
 8009ed4:	bf00      	nop
      }
    break;
 8009ed6:	e155      	b.n	800a184 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	889b      	ldrh	r3, [r3, #4]
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8009ee0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8009ee8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009eec:	2b0f      	cmp	r3, #15
 8009eee:	d901      	bls.n	8009ef4 <process_control_request+0x344>
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	e148      	b.n	800a186 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009ef4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ef8:	4a80      	ldr	r2, [pc, #512]	@ (800a0fc <process_control_request+0x54c>)
 8009efa:	4413      	add	r3, r2
 8009efc:	791b      	ldrb	r3, [r3, #4]
 8009efe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8009f02:	2300      	movs	r3, #0
 8009f04:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8009f06:	4b7f      	ldr	r3, [pc, #508]	@ (800a104 <process_control_request+0x554>)
 8009f08:	781b      	ldrb	r3, [r3, #0]
 8009f0a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d20a      	bcs.n	8009f28 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8009f12:	4b7d      	ldr	r3, [pc, #500]	@ (800a108 <process_control_request+0x558>)
 8009f14:	6819      	ldr	r1, [r3, #0]
 8009f16:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	00db      	lsls	r3, r3, #3
 8009f1e:	4413      	add	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	440b      	add	r3, r1
 8009f24:	623b      	str	r3, [r7, #32]
 8009f26:	e013      	b.n	8009f50 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8009f28:	4b76      	ldr	r3, [pc, #472]	@ (800a104 <process_control_request+0x554>)
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009f30:	1ad3      	subs	r3, r2, r3
 8009f32:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009f36:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d808      	bhi.n	8009f50 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 8009f3e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009f42:	4613      	mov	r3, r2
 8009f44:	00db      	lsls	r3, r3, #3
 8009f46:	4413      	add	r3, r2
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	4a70      	ldr	r2, [pc, #448]	@ (800a10c <process_control_request+0x55c>)
 8009f4c:	4413      	add	r3, r2
 8009f4e:	623b      	str	r3, [r7, #32]
  return driver;
 8009f50:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009f52:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8009f54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <process_control_request+0x3ae>
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	e113      	b.n	800a186 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 8009f5e:	79fb      	ldrb	r3, [r7, #7]
 8009f60:	683a      	ldr	r2, [r7, #0]
 8009f62:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7ff fe0b 	bl	8009b80 <invoke_class_control>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f083 0301 	eor.w	r3, r3, #1
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f000 8105 	beq.w	800a182 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f80:	b2db      	uxtb	r3, r3
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d001      	beq.n	8009f8a <process_control_request+0x3da>
 8009f86:	2300      	movs	r3, #0
 8009f88:	e0fd      	b.n	800a186 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	f001 fa2a 	bl	800b3e4 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	785b      	ldrb	r3, [r3, #1]
 8009f94:	2b0a      	cmp	r3, #10
 8009f96:	d002      	beq.n	8009f9e <process_control_request+0x3ee>
 8009f98:	2b0b      	cmp	r3, #11
 8009f9a:	d00a      	beq.n	8009fb2 <process_control_request+0x402>
 8009f9c:	e00f      	b.n	8009fbe <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8009fa2:	f107 020f 	add.w	r2, r7, #15
 8009fa6:	79f8      	ldrb	r0, [r7, #7]
 8009fa8:	2301      	movs	r3, #1
 8009faa:	6839      	ldr	r1, [r7, #0]
 8009fac:	f001 f99e 	bl	800b2ec <tud_control_xfer>
            break;
 8009fb0:	e007      	b.n	8009fc2 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8009fb2:	79fb      	ldrb	r3, [r7, #7]
 8009fb4:	6839      	ldr	r1, [r7, #0]
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f001 f914 	bl	800b1e4 <tud_control_status>
            break;
 8009fbc:	e001      	b.n	8009fc2 <process_control_request+0x412>

          default: return false;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	e0e1      	b.n	800a186 <process_control_request+0x5d6>
        }
      }
      break;
 8009fc2:	e0de      	b.n	800a182 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	889b      	ldrh	r3, [r3, #4]
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	83bb      	strh	r3, [r7, #28]
 8009fcc:	8bbb      	ldrh	r3, [r7, #28]
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009fd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009fd8:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009fda:	7fbb      	ldrb	r3, [r7, #30]
 8009fdc:	f003 030f 	and.w	r3, r3, #15
 8009fe0:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8009fe2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8009fe6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009fea:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009fec:	7ffb      	ldrb	r3, [r7, #31]
 8009fee:	09db      	lsrs	r3, r3, #7
 8009ff0:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8009ff2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8009ff6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8009ffa:	2b05      	cmp	r3, #5
 8009ffc:	d90a      	bls.n	800a014 <process_control_request+0x464>
 8009ffe:	4b40      	ldr	r3, [pc, #256]	@ (800a100 <process_control_request+0x550>)
 800a000:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f003 0301 	and.w	r3, r3, #1
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d000      	beq.n	800a010 <process_control_request+0x460>
 800a00e:	be00      	bkpt	0x0000
 800a010:	2300      	movs	r3, #0
 800a012:	e0b8      	b.n	800a186 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800a014:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800a018:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800a01c:	4937      	ldr	r1, [pc, #220]	@ (800a0fc <process_control_request+0x54c>)
 800a01e:	0052      	lsls	r2, r2, #1
 800a020:	440a      	add	r2, r1
 800a022:	4413      	add	r3, r2
 800a024:	3314      	adds	r3, #20
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800a02a:	2300      	movs	r3, #0
 800a02c:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800a02e:	4b35      	ldr	r3, [pc, #212]	@ (800a104 <process_control_request+0x554>)
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	7efa      	ldrb	r2, [r7, #27]
 800a034:	429a      	cmp	r2, r3
 800a036:	d209      	bcs.n	800a04c <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800a038:	4b33      	ldr	r3, [pc, #204]	@ (800a108 <process_control_request+0x558>)
 800a03a:	6819      	ldr	r1, [r3, #0]
 800a03c:	7efa      	ldrb	r2, [r7, #27]
 800a03e:	4613      	mov	r3, r2
 800a040:	00db      	lsls	r3, r3, #3
 800a042:	4413      	add	r3, r2
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	440b      	add	r3, r1
 800a048:	617b      	str	r3, [r7, #20]
 800a04a:	e00f      	b.n	800a06c <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800a04c:	4b2d      	ldr	r3, [pc, #180]	@ (800a104 <process_control_request+0x554>)
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	7efa      	ldrb	r2, [r7, #27]
 800a052:	1ad3      	subs	r3, r2, r3
 800a054:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a056:	7efb      	ldrb	r3, [r7, #27]
 800a058:	2b03      	cmp	r3, #3
 800a05a:	d807      	bhi.n	800a06c <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800a05c:	7efa      	ldrb	r2, [r7, #27]
 800a05e:	4613      	mov	r3, r2
 800a060:	00db      	lsls	r3, r3, #3
 800a062:	4413      	add	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4a29      	ldr	r2, [pc, #164]	@ (800a10c <process_control_request+0x55c>)
 800a068:	4413      	add	r3, r2
 800a06a:	617b      	str	r3, [r7, #20]
  return driver;
 800a06c:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800a06e:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	781b      	ldrb	r3, [r3, #0]
 800a074:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00c      	beq.n	800a098 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800a07e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a080:	2b00      	cmp	r3, #0
 800a082:	d101      	bne.n	800a088 <process_control_request+0x4d8>
 800a084:	2300      	movs	r3, #0
 800a086:	e07e      	b.n	800a186 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800a088:	79fb      	ldrb	r3, [r7, #7]
 800a08a:	683a      	ldr	r2, [r7, #0]
 800a08c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a08e:	4618      	mov	r0, r3
 800a090:	f7ff fd76 	bl	8009b80 <invoke_class_control>
 800a094:	4603      	mov	r3, r0
 800a096:	e076      	b.n	800a186 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	785b      	ldrb	r3, [r3, #1]
 800a09c:	2b03      	cmp	r3, #3
 800a09e:	d01c      	beq.n	800a0da <process_control_request+0x52a>
 800a0a0:	2b03      	cmp	r3, #3
 800a0a2:	dc56      	bgt.n	800a152 <process_control_request+0x5a2>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d002      	beq.n	800a0ae <process_control_request+0x4fe>
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d016      	beq.n	800a0da <process_control_request+0x52a>
 800a0ac:	e051      	b.n	800a152 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800a0ae:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800a0b2:	79fb      	ldrb	r3, [r7, #7]
 800a0b4:	4611      	mov	r1, r2
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f001 f83c 	bl	800b134 <usbd_edpt_stalled>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <process_control_request+0x516>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e000      	b.n	800a0c8 <process_control_request+0x518>
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800a0ca:	f107 020c 	add.w	r2, r7, #12
 800a0ce:	79f8      	ldrb	r0, [r7, #7]
 800a0d0:	2302      	movs	r3, #2
 800a0d2:	6839      	ldr	r1, [r7, #0]
 800a0d4:	f001 f90a 	bl	800b2ec <tud_control_xfer>
          }
          break;
 800a0d8:	e047      	b.n	800a16a <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	885b      	ldrh	r3, [r3, #2]
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d11c      	bne.n	800a11e <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	785b      	ldrb	r3, [r3, #1]
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d111      	bne.n	800a110 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800a0ec:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800a0f0:	79fb      	ldrb	r3, [r7, #7]
 800a0f2:	4611      	mov	r1, r2
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f000 ffdf 	bl	800b0b8 <usbd_edpt_clear_stall>
 800a0fa:	e010      	b.n	800a11e <process_control_request+0x56e>
 800a0fc:	20011294 	.word	0x20011294
 800a100:	e000edf0 	.word	0xe000edf0
 800a104:	200112c8 	.word	0x200112c8
 800a108:	200112c4 	.word	0x200112c4
 800a10c:	0800f170 	.word	0x0800f170
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800a110:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800a114:	79fb      	ldrb	r3, [r7, #7]
 800a116:	4611      	mov	r1, r2
 800a118:	4618      	mov	r0, r3
 800a11a:	f000 ff8f 	bl	800b03c <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800a11e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a120:	2b00      	cmp	r3, #0
 800a122:	d021      	beq.n	800a168 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800a124:	79fb      	ldrb	r3, [r7, #7]
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7ff fd28 	bl	8009b80 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800a130:	2000      	movs	r0, #0
 800a132:	f001 f957 	bl	800b3e4 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800a136:	4b16      	ldr	r3, [pc, #88]	@ (800a190 <process_control_request+0x5e0>)
 800a138:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a13c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a140:	b2db      	uxtb	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d110      	bne.n	800a168 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800a146:	79fb      	ldrb	r3, [r7, #7]
 800a148:	6839      	ldr	r1, [r7, #0]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f001 f84a 	bl	800b1e4 <tud_control_status>
              }
            }
          }
          break;
 800a150:	e00a      	b.n	800a168 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800a152:	4b10      	ldr	r3, [pc, #64]	@ (800a194 <process_control_request+0x5e4>)
 800a154:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f003 0301 	and.w	r3, r3, #1
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d000      	beq.n	800a164 <process_control_request+0x5b4>
 800a162:	be00      	bkpt	0x0000
            return false;
 800a164:	2300      	movs	r3, #0
 800a166:	e00e      	b.n	800a186 <process_control_request+0x5d6>
          break;
 800a168:	bf00      	nop
        }
      }
      break;
 800a16a:	e00b      	b.n	800a184 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800a16c:	4b09      	ldr	r3, [pc, #36]	@ (800a194 <process_control_request+0x5e4>)
 800a16e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f003 0301 	and.w	r3, r3, #1
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d000      	beq.n	800a17e <process_control_request+0x5ce>
 800a17c:	be00      	bkpt	0x0000
      return false;
 800a17e:	2300      	movs	r3, #0
 800a180:	e001      	b.n	800a186 <process_control_request+0x5d6>
      break;
 800a182:	bf00      	nop
  }

  return true;
 800a184:	2301      	movs	r3, #1
}
 800a186:	4618      	mov	r0, r3
 800a188:	3768      	adds	r7, #104	@ 0x68
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
 800a18e:	bf00      	nop
 800a190:	20011294 	.word	0x20011294
 800a194:	e000edf0 	.word	0xe000edf0

0800a198 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b096      	sub	sp, #88	@ 0x58
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	4603      	mov	r3, r0
 800a1a0:	460a      	mov	r2, r1
 800a1a2:	71fb      	strb	r3, [r7, #7]
 800a1a4:	4613      	mov	r3, r2
 800a1a6:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800a1a8:	79bb      	ldrb	r3, [r7, #6]
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7f7 f99e 	bl	80014f0 <tud_descriptor_configuration_cb>
 800a1b4:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800a1b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d003      	beq.n	800a1c4 <process_set_config+0x2c>
 800a1bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1be:	785b      	ldrb	r3, [r3, #1]
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	d00a      	beq.n	800a1da <process_set_config+0x42>
 800a1c4:	4b8b      	ldr	r3, [pc, #556]	@ (800a3f4 <process_set_config+0x25c>)
 800a1c6:	623b      	str	r3, [r7, #32]
 800a1c8:	6a3b      	ldr	r3, [r7, #32]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f003 0301 	and.w	r3, r3, #1
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d000      	beq.n	800a1d6 <process_set_config+0x3e>
 800a1d4:	be00      	bkpt	0x0000
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	e107      	b.n	800a3ea <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800a1da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1dc:	79db      	ldrb	r3, [r3, #7]
 800a1de:	115b      	asrs	r3, r3, #5
 800a1e0:	f003 0301 	and.w	r3, r3, #1
 800a1e4:	b2d9      	uxtb	r1, r3
 800a1e6:	4a84      	ldr	r2, [pc, #528]	@ (800a3f8 <process_set_config+0x260>)
 800a1e8:	7813      	ldrb	r3, [r2, #0]
 800a1ea:	f361 1304 	bfi	r3, r1, #4, #1
 800a1ee:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800a1f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1f2:	79db      	ldrb	r3, [r3, #7]
 800a1f4:	119b      	asrs	r3, r3, #6
 800a1f6:	f003 0301 	and.w	r3, r3, #1
 800a1fa:	b2d9      	uxtb	r1, r3
 800a1fc:	4a7e      	ldr	r2, [pc, #504]	@ (800a3f8 <process_set_config+0x260>)
 800a1fe:	7813      	ldrb	r3, [r2, #0]
 800a200:	f361 1345 	bfi	r3, r1, #5, #1
 800a204:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800a206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a208:	3309      	adds	r3, #9
 800a20a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800a20c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a20e:	885b      	ldrh	r3, [r3, #2]
 800a210:	b29b      	uxth	r3, r3
 800a212:	461a      	mov	r2, r3
 800a214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a216:	4413      	add	r3, r2
 800a218:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800a21a:	e0e0      	b.n	800a3de <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800a21c:	2301      	movs	r3, #1
 800a21e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a224:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a226:	69fb      	ldr	r3, [r7, #28]
 800a228:	3301      	adds	r3, #1
 800a22a:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800a22c:	2b0b      	cmp	r3, #11
 800a22e:	d10f      	bne.n	800a250 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800a230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a232:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800a234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a236:	78db      	ldrb	r3, [r3, #3]
 800a238:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a23c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a23e:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	461a      	mov	r2, r3
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800a24e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a250:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a252:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	3301      	adds	r3, #1
 800a258:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800a25a:	2b04      	cmp	r3, #4
 800a25c:	d00a      	beq.n	800a274 <process_set_config+0xdc>
 800a25e:	4b65      	ldr	r3, [pc, #404]	@ (800a3f4 <process_set_config+0x25c>)
 800a260:	627b      	str	r3, [r7, #36]	@ 0x24
 800a262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 0301 	and.w	r3, r3, #1
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d000      	beq.n	800a270 <process_set_config+0xd8>
 800a26e:	be00      	bkpt	0x0000
 800a270:	2300      	movs	r3, #0
 800a272:	e0ba      	b.n	800a3ea <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800a274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a276:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800a278:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a27a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a27c:	1ad3      	subs	r3, r2, r3
 800a27e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800a280:	2300      	movs	r3, #0
 800a282:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800a286:	e08e      	b.n	800a3a6 <process_set_config+0x20e>
 800a288:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a28c:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800a28e:	2300      	movs	r3, #0
 800a290:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800a292:	4b5a      	ldr	r3, [pc, #360]	@ (800a3fc <process_set_config+0x264>)
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	7bfa      	ldrb	r2, [r7, #15]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d209      	bcs.n	800a2b0 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800a29c:	4b58      	ldr	r3, [pc, #352]	@ (800a400 <process_set_config+0x268>)
 800a29e:	6819      	ldr	r1, [r3, #0]
 800a2a0:	7bfa      	ldrb	r2, [r7, #15]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	00db      	lsls	r3, r3, #3
 800a2a6:	4413      	add	r3, r2
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	440b      	add	r3, r1
 800a2ac:	60bb      	str	r3, [r7, #8]
 800a2ae:	e00f      	b.n	800a2d0 <process_set_config+0x138>
    drvid -= _app_driver_count;
 800a2b0:	4b52      	ldr	r3, [pc, #328]	@ (800a3fc <process_set_config+0x264>)
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	7bfa      	ldrb	r2, [r7, #15]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a2ba:	7bfb      	ldrb	r3, [r7, #15]
 800a2bc:	2b03      	cmp	r3, #3
 800a2be:	d807      	bhi.n	800a2d0 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800a2c0:	7bfa      	ldrb	r2, [r7, #15]
 800a2c2:	4613      	mov	r3, r2
 800a2c4:	00db      	lsls	r3, r3, #3
 800a2c6:	4413      	add	r3, r2
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	4a4e      	ldr	r2, [pc, #312]	@ (800a404 <process_set_config+0x26c>)
 800a2cc:	4413      	add	r3, r2
 800a2ce:	60bb      	str	r3, [r7, #8]
  return driver;
 800a2d0:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800a2d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800a2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d10a      	bne.n	800a2f0 <process_set_config+0x158>
 800a2da:	4b46      	ldr	r3, [pc, #280]	@ (800a3f4 <process_set_config+0x25c>)
 800a2dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 0301 	and.w	r3, r3, #1
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d000      	beq.n	800a2ec <process_set_config+0x154>
 800a2ea:	be00      	bkpt	0x0000
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	e07c      	b.n	800a3ea <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800a2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2f2:	691b      	ldr	r3, [r3, #16]
 800a2f4:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800a2f6:	79f8      	ldrb	r0, [r7, #7]
 800a2f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a2fa:	4798      	blx	r3
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800a300:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a302:	2b08      	cmp	r3, #8
 800a304:	d94a      	bls.n	800a39c <process_set_config+0x204>
 800a306:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a308:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d846      	bhi.n	800a39c <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800a30e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a312:	2b01      	cmp	r3, #1
 800a314:	d107      	bne.n	800a326 <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800a316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a318:	691b      	ldr	r3, [r3, #16]
 800a31a:	4a3b      	ldr	r2, [pc, #236]	@ (800a408 <process_set_config+0x270>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d102      	bne.n	800a326 <process_set_config+0x18e>
            assoc_itf_count = 2;
 800a320:	2302      	movs	r3, #2
 800a322:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800a326:	2300      	movs	r3, #0
 800a328:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800a32c:	e024      	b.n	800a378 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800a32e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a330:	789a      	ldrb	r2, [r3, #2]
 800a332:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a336:	4413      	add	r3, r2
 800a338:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800a33c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a340:	4a2d      	ldr	r2, [pc, #180]	@ (800a3f8 <process_set_config+0x260>)
 800a342:	4413      	add	r3, r2
 800a344:	791b      	ldrb	r3, [r3, #4]
 800a346:	2bff      	cmp	r3, #255	@ 0xff
 800a348:	d00a      	beq.n	800a360 <process_set_config+0x1c8>
 800a34a:	4b2a      	ldr	r3, [pc, #168]	@ (800a3f4 <process_set_config+0x25c>)
 800a34c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f003 0301 	and.w	r3, r3, #1
 800a356:	2b00      	cmp	r3, #0
 800a358:	d000      	beq.n	800a35c <process_set_config+0x1c4>
 800a35a:	be00      	bkpt	0x0000
 800a35c:	2300      	movs	r3, #0
 800a35e:	e044      	b.n	800a3ea <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800a360:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a364:	4a24      	ldr	r2, [pc, #144]	@ (800a3f8 <process_set_config+0x260>)
 800a366:	4413      	add	r3, r2
 800a368:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a36c:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800a36e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a372:	3301      	adds	r3, #1
 800a374:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800a378:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800a37c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a380:	429a      	cmp	r2, r3
 800a382:	d3d4      	bcc.n	800a32e <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800a384:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a388:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a38a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a38c:	481f      	ldr	r0, [pc, #124]	@ (800a40c <process_set_config+0x274>)
 800a38e:	f003 fb95 	bl	800dabc <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800a392:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a394:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a396:	4413      	add	r3, r2
 800a398:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800a39a:	e00d      	b.n	800a3b8 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800a39c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800a3a6:	4b15      	ldr	r3, [pc, #84]	@ (800a3fc <process_set_config+0x264>)
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	f4ff af68 	bcc.w	800a288 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800a3b8:	4b10      	ldr	r3, [pc, #64]	@ (800a3fc <process_set_config+0x264>)
 800a3ba:	781b      	ldrb	r3, [r3, #0]
 800a3bc:	3304      	adds	r3, #4
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d30a      	bcc.n	800a3de <process_set_config+0x246>
 800a3c8:	4b0a      	ldr	r3, [pc, #40]	@ (800a3f4 <process_set_config+0x25c>)
 800a3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f003 0301 	and.w	r3, r3, #1
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d000      	beq.n	800a3da <process_set_config+0x242>
 800a3d8:	be00      	bkpt	0x0000
 800a3da:	2300      	movs	r3, #0
 800a3dc:	e005      	b.n	800a3ea <process_set_config+0x252>
  while( p_desc < desc_end )
 800a3de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a3e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	f4ff af1a 	bcc.w	800a21c <process_set_config+0x84>
  }

  return true;
 800a3e8:	2301      	movs	r3, #1
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3758      	adds	r7, #88	@ 0x58
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	e000edf0 	.word	0xe000edf0
 800a3f8:	20011294 	.word	0x20011294
 800a3fc:	200112c8 	.word	0x200112c8
 800a400:	200112c4 	.word	0x200112c4
 800a404:	0800f170 	.word	0x0800f170
 800a408:	08005835 	.word	0x08005835
 800a40c:	200112a8 	.word	0x200112a8

0800a410 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b094      	sub	sp, #80	@ 0x50
 800a414:	af00      	add	r7, sp, #0
 800a416:	4603      	mov	r3, r0
 800a418:	6039      	str	r1, [r7, #0]
 800a41a:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	885b      	ldrh	r3, [r3, #2]
 800a420:	b29b      	uxth	r3, r3
 800a422:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a424:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a426:	0a1b      	lsrs	r3, r3, #8
 800a428:	b29b      	uxth	r3, r3
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	885b      	ldrh	r3, [r3, #2]
 800a434:	b29b      	uxth	r3, r3
 800a436:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a438:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800a440:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a444:	3b01      	subs	r3, #1
 800a446:	2b0e      	cmp	r3, #14
 800a448:	f200 80b4 	bhi.w	800a5b4 <process_get_descriptor+0x1a4>
 800a44c:	a201      	add	r2, pc, #4	@ (adr r2, 800a454 <process_get_descriptor+0x44>)
 800a44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a452:	bf00      	nop
 800a454:	0800a491 	.word	0x0800a491
 800a458:	0800a4f5 	.word	0x0800a4f5
 800a45c:	0800a55b 	.word	0x0800a55b
 800a460:	0800a5b5 	.word	0x0800a5b5
 800a464:	0800a5b5 	.word	0x0800a5b5
 800a468:	0800a58f 	.word	0x0800a58f
 800a46c:	0800a4f5 	.word	0x0800a4f5
 800a470:	0800a5b5 	.word	0x0800a5b5
 800a474:	0800a5b5 	.word	0x0800a5b5
 800a478:	0800a5b5 	.word	0x0800a5b5
 800a47c:	0800a5b5 	.word	0x0800a5b5
 800a480:	0800a5b5 	.word	0x0800a5b5
 800a484:	0800a5b5 	.word	0x0800a5b5
 800a488:	0800a5b5 	.word	0x0800a5b5
 800a48c:	0800a4c3 	.word	0x0800a4c3
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800a490:	f7f6 fffe 	bl	8001490 <tud_descriptor_device_cb>
 800a494:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800a496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d10a      	bne.n	800a4b2 <process_get_descriptor+0xa2>
 800a49c:	4b48      	ldr	r3, [pc, #288]	@ (800a5c0 <process_get_descriptor+0x1b0>)
 800a49e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 0301 	and.w	r3, r3, #1
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d000      	beq.n	800a4ae <process_get_descriptor+0x9e>
 800a4ac:	be00      	bkpt	0x0000
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	e081      	b.n	800a5b6 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800a4b2:	79f8      	ldrb	r0, [r7, #7]
 800a4b4:	2312      	movs	r3, #18
 800a4b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	f000 ff17 	bl	800b2ec <tud_control_xfer>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	e079      	b.n	800a5b6 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800a4c2:	f7fe ffab 	bl	800941c <tud_descriptor_bos_cb>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800a4ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <process_get_descriptor+0xc4>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	e070      	b.n	800a5b6 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800a4d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4d6:	3302      	adds	r3, #2
 800a4d8:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800a4da:	6a3b      	ldr	r3, [r7, #32]
 800a4dc:	881b      	ldrh	r3, [r3, #0]
 800a4de:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800a4e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a4e8:	79f8      	ldrb	r0, [r7, #7]
 800a4ea:	6839      	ldr	r1, [r7, #0]
 800a4ec:	f000 fefe 	bl	800b2ec <tud_control_xfer>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	e060      	b.n	800a5b6 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800a4f4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a4f8:	2b02      	cmp	r3, #2
 800a4fa:	d114      	bne.n	800a526 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800a4fc:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a500:	4618      	mov	r0, r3
 800a502:	f7f6 fff5 	bl	80014f0 <tud_descriptor_configuration_cb>
 800a506:	4603      	mov	r3, r0
 800a508:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800a50a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d116      	bne.n	800a53e <process_get_descriptor+0x12e>
 800a510:	4b2b      	ldr	r3, [pc, #172]	@ (800a5c0 <process_get_descriptor+0x1b0>)
 800a512:	637b      	str	r3, [r7, #52]	@ 0x34
 800a514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f003 0301 	and.w	r3, r3, #1
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d000      	beq.n	800a522 <process_get_descriptor+0x112>
 800a520:	be00      	bkpt	0x0000
 800a522:	2300      	movs	r3, #0
 800a524:	e047      	b.n	800a5b6 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800a526:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7fe ff86 	bl	800943c <tud_descriptor_other_speed_configuration_cb>
 800a530:	4603      	mov	r3, r0
 800a532:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800a534:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a536:	2b00      	cmp	r3, #0
 800a538:	d101      	bne.n	800a53e <process_get_descriptor+0x12e>
 800a53a:	2300      	movs	r3, #0
 800a53c:	e03b      	b.n	800a5b6 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800a53e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a540:	3302      	adds	r3, #2
 800a542:	61fb      	str	r3, [r7, #28]
 800a544:	69fb      	ldr	r3, [r7, #28]
 800a546:	881b      	ldrh	r3, [r3, #0]
 800a548:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800a54a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a54c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a54e:	79f8      	ldrb	r0, [r7, #7]
 800a550:	6839      	ldr	r1, [r7, #0]
 800a552:	f000 fecb 	bl	800b2ec <tud_control_xfer>
 800a556:	4603      	mov	r3, r0
 800a558:	e02d      	b.n	800a5b6 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	889b      	ldrh	r3, [r3, #4]
 800a55e:	b29a      	uxth	r2, r3
 800a560:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a564:	4611      	mov	r1, r2
 800a566:	4618      	mov	r0, r3
 800a568:	f7f6 ffe8 	bl	800153c <tud_descriptor_string_cb>
 800a56c:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800a56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a570:	2b00      	cmp	r3, #0
 800a572:	d101      	bne.n	800a578 <process_get_descriptor+0x168>
 800a574:	2300      	movs	r3, #0
 800a576:	e01e      	b.n	800a5b6 <process_get_descriptor+0x1a6>
 800a578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57a:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800a580:	79f8      	ldrb	r0, [r7, #7]
 800a582:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a584:	6839      	ldr	r1, [r7, #0]
 800a586:	f000 feb1 	bl	800b2ec <tud_control_xfer>
 800a58a:	4603      	mov	r3, r0
 800a58c:	e013      	b.n	800a5b6 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800a58e:	f7fe ff4d 	bl	800942c <tud_descriptor_device_qualifier_cb>
 800a592:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800a594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a596:	2b00      	cmp	r3, #0
 800a598:	d101      	bne.n	800a59e <process_get_descriptor+0x18e>
 800a59a:	2300      	movs	r3, #0
 800a59c:	e00b      	b.n	800a5b6 <process_get_descriptor+0x1a6>
 800a59e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a0:	617b      	str	r3, [r7, #20]
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800a5a6:	79f8      	ldrb	r0, [r7, #7]
 800a5a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a5aa:	6839      	ldr	r1, [r7, #0]
 800a5ac:	f000 fe9e 	bl	800b2ec <tud_control_xfer>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	e000      	b.n	800a5b6 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800a5b4:	2300      	movs	r3, #0
  }
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3750      	adds	r7, #80	@ 0x50
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	e000edf0 	.word	0xe000edf0

0800a5c4 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800a5c4:	b590      	push	{r4, r7, lr}
 800a5c6:	b0a5      	sub	sp, #148	@ 0x94
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	460b      	mov	r3, r1
 800a5ce:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	785b      	ldrb	r3, [r3, #1]
 800a5da:	3b02      	subs	r3, #2
 800a5dc:	2b05      	cmp	r3, #5
 800a5de:	f200 823c 	bhi.w	800aa5a <dcd_event_handler+0x496>
 800a5e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a5e8 <dcd_event_handler+0x24>)
 800a5e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e8:	0800a601 	.word	0x0800a601
 800a5ec:	0800a671 	.word	0x0800a671
 800a5f0:	0800a62d 	.word	0x0800a62d
 800a5f4:	0800a64f 	.word	0x0800a64f
 800a5f8:	0800a8d1 	.word	0x0800a8d1
 800a5fc:	0800a8e7 	.word	0x0800a8e7
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800a600:	4aad      	ldr	r2, [pc, #692]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a602:	7813      	ldrb	r3, [r2, #0]
 800a604:	f023 0301 	bic.w	r3, r3, #1
 800a608:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800a60a:	4aab      	ldr	r2, [pc, #684]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a60c:	7813      	ldrb	r3, [r2, #0]
 800a60e:	f023 0302 	bic.w	r3, r3, #2
 800a612:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800a614:	4ba8      	ldr	r3, [pc, #672]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a616:	2200      	movs	r2, #0
 800a618:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800a61a:	4aa7      	ldr	r2, [pc, #668]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a61c:	7813      	ldrb	r3, [r2, #0]
 800a61e:	f023 0304 	bic.w	r3, r3, #4
 800a622:	7013      	strb	r3, [r2, #0]
      send = true;
 800a624:	2301      	movs	r3, #1
 800a626:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a62a:	e221      	b.n	800aa70 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800a62c:	4ba2      	ldr	r3, [pc, #648]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a62e:	781b      	ldrb	r3, [r3, #0]
 800a630:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a634:	b2db      	uxtb	r3, r3
 800a636:	2b00      	cmp	r3, #0
 800a638:	f000 8213 	beq.w	800aa62 <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800a63c:	4a9e      	ldr	r2, [pc, #632]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a63e:	7813      	ldrb	r3, [r2, #0]
 800a640:	f043 0304 	orr.w	r3, r3, #4
 800a644:	7013      	strb	r3, [r2, #0]
        send = true;
 800a646:	2301      	movs	r3, #1
 800a648:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800a64c:	e209      	b.n	800aa62 <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800a64e:	4b9a      	ldr	r3, [pc, #616]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a656:	b2db      	uxtb	r3, r3
 800a658:	2b00      	cmp	r3, #0
 800a65a:	f000 8204 	beq.w	800aa66 <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800a65e:	4a96      	ldr	r2, [pc, #600]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a660:	7813      	ldrb	r3, [r2, #0]
 800a662:	f023 0304 	bic.w	r3, r3, #4
 800a666:	7013      	strb	r3, [r2, #0]
        send = true;
 800a668:	2301      	movs	r3, #1
 800a66a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800a66e:	e1fa      	b.n	800aa66 <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800a670:	2300      	movs	r3, #0
 800a672:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a676:	e044      	b.n	800a702 <dcd_event_handler+0x13e>
 800a678:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a67c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800a680:	2300      	movs	r3, #0
 800a682:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800a684:	4b8d      	ldr	r3, [pc, #564]	@ (800a8bc <dcd_event_handler+0x2f8>)
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d20a      	bcs.n	800a6a6 <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800a690:	4b8b      	ldr	r3, [pc, #556]	@ (800a8c0 <dcd_event_handler+0x2fc>)
 800a692:	6819      	ldr	r1, [r3, #0]
 800a694:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a698:	4613      	mov	r3, r2
 800a69a:	00db      	lsls	r3, r3, #3
 800a69c:	4413      	add	r3, r2
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	440b      	add	r3, r1
 800a6a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a6a4:	e013      	b.n	800a6ce <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800a6a6:	4b85      	ldr	r3, [pc, #532]	@ (800a8bc <dcd_event_handler+0x2f8>)
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a6ae:	1ad3      	subs	r3, r2, r3
 800a6b0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a6b4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800a6b8:	2b03      	cmp	r3, #3
 800a6ba:	d808      	bhi.n	800a6ce <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800a6bc:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a6c0:	4613      	mov	r3, r2
 800a6c2:	00db      	lsls	r3, r3, #3
 800a6c4:	4413      	add	r3, r2
 800a6c6:	009b      	lsls	r3, r3, #2
 800a6c8:	4a7e      	ldr	r2, [pc, #504]	@ (800a8c4 <dcd_event_handler+0x300>)
 800a6ca:	4413      	add	r3, r2
 800a6cc:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800a6ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800a6d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800a6d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d00d      	beq.n	800a6f8 <dcd_event_handler+0x134>
 800a6dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a6e0:	6a1b      	ldr	r3, [r3, #32]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d008      	beq.n	800a6f8 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800a6e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a6ea:	6a1b      	ldr	r3, [r3, #32]
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	7810      	ldrb	r0, [r2, #0]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	6852      	ldr	r2, [r2, #4]
 800a6f4:	4611      	mov	r1, r2
 800a6f6:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800a6f8:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a702:	4b6e      	ldr	r3, [pc, #440]	@ (800a8bc <dcd_event_handler+0x2f8>)
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	3304      	adds	r3, #4
 800a708:	b2db      	uxtb	r3, r3
 800a70a:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800a70e:	429a      	cmp	r2, r3
 800a710:	d3b2      	bcc.n	800a678 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800a712:	4b69      	ldr	r3, [pc, #420]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d05a      	beq.n	800a7d6 <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800a720:	4a65      	ldr	r2, [pc, #404]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a722:	7813      	ldrb	r3, [r2, #0]
 800a724:	f023 0304 	bic.w	r3, r3, #4
 800a728:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800a72a:	f107 0314 	add.w	r3, r7, #20
 800a72e:	2200      	movs	r2, #0
 800a730:	601a      	str	r2, [r3, #0]
 800a732:	605a      	str	r2, [r3, #4]
 800a734:	609a      	str	r2, [r3, #8]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	781b      	ldrb	r3, [r3, #0]
 800a73a:	753b      	strb	r3, [r7, #20]
 800a73c:	2305      	movs	r3, #5
 800a73e:	757b      	strb	r3, [r7, #21]
 800a740:	f107 0314 	add.w	r3, r7, #20
 800a744:	677b      	str	r3, [r7, #116]	@ 0x74
 800a746:	78fb      	ldrb	r3, [r7, #3]
 800a748:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a74c:	4b5e      	ldr	r3, [pc, #376]	@ (800a8c8 <dcd_event_handler+0x304>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a752:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a754:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a756:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800a75a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800a75e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a762:	f083 0301 	eor.w	r3, r3, #1
 800a766:	b2db      	uxtb	r3, r3
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d003      	beq.n	800a774 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800a76c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2000      	movs	r0, #0
 800a772:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a774:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a776:	3304      	adds	r3, #4
 800a778:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a77a:	4618      	mov	r0, r3
 800a77c:	f7fe fd0a 	bl	8009194 <tu_fifo_write>
 800a780:	4603      	mov	r3, r0
 800a782:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800a786:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a78a:	f083 0301 	eor.w	r3, r3, #1
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	2b00      	cmp	r3, #0
 800a792:	d003      	beq.n	800a79c <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800a794:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2001      	movs	r0, #1
 800a79a:	4798      	blx	r3
  }

  return success;
 800a79c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800a7a0:	f083 0301 	eor.w	r3, r3, #1
 800a7a4:	b2db      	uxtb	r3, r3
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d009      	beq.n	800a7be <dcd_event_handler+0x1fa>
 800a7aa:	4b48      	ldr	r3, [pc, #288]	@ (800a8cc <dcd_event_handler+0x308>)
 800a7ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800a7ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f003 0301 	and.w	r3, r3, #1
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00c      	beq.n	800a7d4 <dcd_event_handler+0x210>
 800a7ba:	be00      	bkpt	0x0000
 800a7bc:	e00a      	b.n	800a7d4 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a7be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7c0:	7818      	ldrb	r0, [r3, #0]
 800a7c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7c4:	785b      	ldrb	r3, [r3, #1]
 800a7c6:	4619      	mov	r1, r3
 800a7c8:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	f7fe fe0d 	bl	80093ec <tud_event_hook_cb>
  return true;
 800a7d2:	e000      	b.n	800a7d6 <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a7d4:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800a7d6:	4b38      	ldr	r3, [pc, #224]	@ (800a8b8 <dcd_event_handler+0x2f4>)
 800a7d8:	78db      	ldrb	r3, [r3, #3]
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a7de:	2300      	movs	r3, #0
 800a7e0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a7e4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800a7e8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a7ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a7ee:	f003 0301 	and.w	r3, r3, #1
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	bf14      	ite	ne
 800a7f6:	2301      	movne	r3, #1
 800a7f8:	2300      	moveq	r3, #0
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	f000 8134 	beq.w	800aa6a <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800a802:	f107 0308 	add.w	r3, r7, #8
 800a806:	2200      	movs	r2, #0
 800a808:	601a      	str	r2, [r3, #0]
 800a80a:	605a      	str	r2, [r3, #4]
 800a80c:	609a      	str	r2, [r3, #8]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	781b      	ldrb	r3, [r3, #0]
 800a812:	723b      	strb	r3, [r7, #8]
 800a814:	2303      	movs	r3, #3
 800a816:	727b      	strb	r3, [r7, #9]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	60fb      	str	r3, [r7, #12]
 800a81e:	f107 0308 	add.w	r3, r7, #8
 800a822:	657b      	str	r3, [r7, #84]	@ 0x54
 800a824:	78fb      	ldrb	r3, [r7, #3]
 800a826:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a82a:	4b27      	ldr	r3, [pc, #156]	@ (800a8c8 <dcd_event_handler+0x304>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a830:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a832:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a834:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a838:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800a83c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a840:	f083 0301 	eor.w	r3, r3, #1
 800a844:	b2db      	uxtb	r3, r3
 800a846:	2b00      	cmp	r3, #0
 800a848:	d003      	beq.n	800a852 <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800a84a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2000      	movs	r0, #0
 800a850:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a854:	3304      	adds	r3, #4
 800a856:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a858:	4618      	mov	r0, r3
 800a85a:	f7fe fc9b 	bl	8009194 <tu_fifo_write>
 800a85e:	4603      	mov	r3, r0
 800a860:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800a864:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a868:	f083 0301 	eor.w	r3, r3, #1
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d003      	beq.n	800a87a <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800a872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2001      	movs	r0, #1
 800a878:	4798      	blx	r3
  return success;
 800a87a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a87e:	f083 0301 	eor.w	r3, r3, #1
 800a882:	b2db      	uxtb	r3, r3
 800a884:	2b00      	cmp	r3, #0
 800a886:	d009      	beq.n	800a89c <dcd_event_handler+0x2d8>
 800a888:	4b10      	ldr	r3, [pc, #64]	@ (800a8cc <dcd_event_handler+0x308>)
 800a88a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a88c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f003 0301 	and.w	r3, r3, #1
 800a894:	2b00      	cmp	r3, #0
 800a896:	d00c      	beq.n	800a8b2 <dcd_event_handler+0x2ee>
 800a898:	be00      	bkpt	0x0000
 800a89a:	e00a      	b.n	800a8b2 <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a89c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a89e:	7818      	ldrb	r0, [r3, #0]
 800a8a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8a2:	785b      	ldrb	r3, [r3, #1]
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	f7fe fd9e 	bl	80093ec <tud_event_hook_cb>
  return true;
 800a8b0:	e000      	b.n	800a8b4 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a8b2:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800a8b4:	e0d9      	b.n	800aa6a <dcd_event_handler+0x4a6>
 800a8b6:	bf00      	nop
 800a8b8:	20011294 	.word	0x20011294
 800a8bc:	200112c8 	.word	0x200112c8
 800a8c0:	200112c4 	.word	0x200112c4
 800a8c4:	0800f170 	.word	0x0800f170
 800a8c8:	2001138c 	.word	0x2001138c
 800a8cc:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800a8d0:	4b90      	ldr	r3, [pc, #576]	@ (800ab14 <dcd_event_handler+0x550>)
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	b2da      	uxtb	r2, r3
 800a8da:	4b8e      	ldr	r3, [pc, #568]	@ (800ab14 <dcd_event_handler+0x550>)
 800a8dc:	701a      	strb	r2, [r3, #0]
      send = true;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a8e4:	e0c4      	b.n	800aa70 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	791b      	ldrb	r3, [r3, #4]
 800a8ea:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800a8ee:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800a8f2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a8f6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a8fa:	f003 030f 	and.w	r3, r3, #15
 800a8fe:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800a900:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800a904:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800a908:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a90c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a910:	09db      	lsrs	r3, r3, #7
 800a912:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800a914:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800a918:	2301      	movs	r3, #1
 800a91a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800a91e:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800a922:	2b00      	cmp	r3, #0
 800a924:	f000 80a3 	beq.w	800aa6e <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800a928:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a92c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a930:	4979      	ldr	r1, [pc, #484]	@ (800ab18 <dcd_event_handler+0x554>)
 800a932:	0052      	lsls	r2, r2, #1
 800a934:	440a      	add	r2, r1
 800a936:	4413      	add	r3, r2
 800a938:	3314      	adds	r3, #20
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800a940:	2300      	movs	r3, #0
 800a942:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800a944:	4b75      	ldr	r3, [pc, #468]	@ (800ab1c <dcd_event_handler+0x558>)
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d20a      	bcs.n	800a966 <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800a950:	4b73      	ldr	r3, [pc, #460]	@ (800ab20 <dcd_event_handler+0x55c>)
 800a952:	6819      	ldr	r1, [r3, #0]
 800a954:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a958:	4613      	mov	r3, r2
 800a95a:	00db      	lsls	r3, r3, #3
 800a95c:	4413      	add	r3, r2
 800a95e:	009b      	lsls	r3, r3, #2
 800a960:	440b      	add	r3, r1
 800a962:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a964:	e013      	b.n	800a98e <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800a966:	4b6d      	ldr	r3, [pc, #436]	@ (800ab1c <dcd_event_handler+0x558>)
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a96e:	1ad3      	subs	r3, r2, r3
 800a970:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a974:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800a978:	2b03      	cmp	r3, #3
 800a97a:	d808      	bhi.n	800a98e <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800a97c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a980:	4613      	mov	r3, r2
 800a982:	00db      	lsls	r3, r3, #3
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4a66      	ldr	r2, [pc, #408]	@ (800ab24 <dcd_event_handler+0x560>)
 800a98a:	4413      	add	r3, r2
 800a98c:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800a98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800a990:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800a994:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d068      	beq.n	800aa6e <dcd_event_handler+0x4aa>
 800a99c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a9a0:	69db      	ldr	r3, [r3, #28]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d063      	beq.n	800aa6e <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800a9a6:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a9aa:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a9ae:	495a      	ldr	r1, [pc, #360]	@ (800ab18 <dcd_event_handler+0x554>)
 800a9b0:	0052      	lsls	r2, r2, #1
 800a9b2:	440a      	add	r2, r1
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f103 0220 	add.w	r2, r3, #32
 800a9ba:	7813      	ldrb	r3, [r2, #0]
 800a9bc:	f023 0301 	bic.w	r3, r3, #1
 800a9c0:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800a9c2:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a9c6:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a9ca:	4953      	ldr	r1, [pc, #332]	@ (800ab18 <dcd_event_handler+0x554>)
 800a9cc:	0052      	lsls	r2, r2, #1
 800a9ce:	440a      	add	r2, r1
 800a9d0:	4413      	add	r3, r2
 800a9d2:	f103 0220 	add.w	r2, r3, #32
 800a9d6:	7813      	ldrb	r3, [r2, #0]
 800a9d8:	f023 0304 	bic.w	r3, r3, #4
 800a9dc:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800a9de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a9e2:	69dc      	ldr	r4, [r3, #28]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	7818      	ldrb	r0, [r3, #0]
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	795a      	ldrb	r2, [r3, #5]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	689b      	ldr	r3, [r3, #8]
 800a9f0:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800a9f4:	47a0      	blx	r4
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	bf14      	ite	ne
 800a9fc:	2301      	movne	r3, #1
 800a9fe:	2300      	moveq	r3, #0
 800aa00:	b2db      	uxtb	r3, r3
 800aa02:	f083 0301 	eor.w	r3, r3, #1
 800aa06:	b2db      	uxtb	r3, r3
 800aa08:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800aa0c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800aa18:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d026      	beq.n	800aa6e <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800aa20:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800aa24:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800aa28:	493b      	ldr	r1, [pc, #236]	@ (800ab18 <dcd_event_handler+0x554>)
 800aa2a:	0052      	lsls	r2, r2, #1
 800aa2c:	440a      	add	r2, r1
 800aa2e:	4413      	add	r3, r2
 800aa30:	f103 0220 	add.w	r2, r3, #32
 800aa34:	7813      	ldrb	r3, [r2, #0]
 800aa36:	f043 0301 	orr.w	r3, r3, #1
 800aa3a:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800aa3c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800aa40:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800aa44:	4934      	ldr	r1, [pc, #208]	@ (800ab18 <dcd_event_handler+0x554>)
 800aa46:	0052      	lsls	r2, r2, #1
 800aa48:	440a      	add	r2, r1
 800aa4a:	4413      	add	r3, r2
 800aa4c:	f103 0220 	add.w	r2, r3, #32
 800aa50:	7813      	ldrb	r3, [r2, #0]
 800aa52:	f043 0304 	orr.w	r3, r3, #4
 800aa56:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800aa58:	e009      	b.n	800aa6e <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800aa60:	e006      	b.n	800aa70 <dcd_event_handler+0x4ac>
      break;
 800aa62:	bf00      	nop
 800aa64:	e004      	b.n	800aa70 <dcd_event_handler+0x4ac>
      break;
 800aa66:	bf00      	nop
 800aa68:	e002      	b.n	800aa70 <dcd_event_handler+0x4ac>
      break;
 800aa6a:	bf00      	nop
 800aa6c:	e000      	b.n	800aa70 <dcd_event_handler+0x4ac>
      break;
 800aa6e:	bf00      	nop
  }

  if (send) {
 800aa70:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d049      	beq.n	800ab0c <dcd_event_handler+0x548>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa7c:	78fb      	ldrb	r3, [r7, #3]
 800aa7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800aa82:	4b29      	ldr	r3, [pc, #164]	@ (800ab28 <dcd_event_handler+0x564>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800aa90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800aa94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa98:	f083 0301 	eor.w	r3, r3, #1
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d003      	beq.n	800aaaa <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800aaa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800aaaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaac:	3304      	adds	r3, #4
 800aaae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7fe fb6f 	bl	8009194 <tu_fifo_write>
 800aab6:	4603      	mov	r3, r0
 800aab8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800aabc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aac0:	f083 0301 	eor.w	r3, r3, #1
 800aac4:	b2db      	uxtb	r3, r3
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d003      	beq.n	800aad2 <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800aaca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	2001      	movs	r0, #1
 800aad0:	4798      	blx	r3
  return success;
 800aad2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aad6:	f083 0301 	eor.w	r3, r3, #1
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d009      	beq.n	800aaf4 <dcd_event_handler+0x530>
 800aae0:	4b12      	ldr	r3, [pc, #72]	@ (800ab2c <dcd_event_handler+0x568>)
 800aae2:	623b      	str	r3, [r7, #32]
 800aae4:	6a3b      	ldr	r3, [r7, #32]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f003 0301 	and.w	r3, r3, #1
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d00c      	beq.n	800ab0a <dcd_event_handler+0x546>
 800aaf0:	be00      	bkpt	0x0000
 800aaf2:	e00a      	b.n	800ab0a <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800aaf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaf6:	7818      	ldrb	r0, [r3, #0]
 800aaf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aafa:	785b      	ldrb	r3, [r3, #1]
 800aafc:	4619      	mov	r1, r3
 800aafe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ab02:	461a      	mov	r2, r3
 800ab04:	f7fe fc72 	bl	80093ec <tud_event_hook_cb>
  return true;
 800ab08:	e000      	b.n	800ab0c <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ab0a:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800ab0c:	bf00      	nop
 800ab0e:	3794      	adds	r7, #148	@ 0x94
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd90      	pop	{r4, r7, pc}
 800ab14:	200112c0 	.word	0x200112c0
 800ab18:	20011294 	.word	0x20011294
 800ab1c:	200112c8 	.word	0x200112c8
 800ab20:	200112c4 	.word	0x200112c4
 800ab24:	0800f170 	.word	0x0800f170
 800ab28:	2001138c 	.word	0x2001138c
 800ab2c:	e000edf0 	.word	0xe000edf0

0800ab30 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	4603      	mov	r3, r0
 800ab38:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800ab3a:	79fb      	ldrb	r3, [r7, #7]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d005      	beq.n	800ab4c <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800ab40:	4b07      	ldr	r3, [pc, #28]	@ (800ab60 <usbd_int_set+0x30>)
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	4618      	mov	r0, r3
 800ab46:	f001 fa97 	bl	800c078 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800ab4a:	e004      	b.n	800ab56 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800ab4c:	4b04      	ldr	r3, [pc, #16]	@ (800ab60 <usbd_int_set+0x30>)
 800ab4e:	781b      	ldrb	r3, [r3, #0]
 800ab50:	4618      	mov	r0, r3
 800ab52:	f001 fab9 	bl	800c0c8 <dcd_int_disable>
}
 800ab56:	bf00      	nop
 800ab58:	3708      	adds	r7, #8
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	20000025 	.word	0x20000025

0800ab64 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	71fb      	strb	r3, [r7, #7]
 800ab6e:	4b0e      	ldr	r3, [pc, #56]	@ (800aba8 <usbd_spin_lock+0x44>)
 800ab70:	60fb      	str	r3, [r7, #12]
 800ab72:	79fb      	ldrb	r3, [r7, #7]
 800ab74:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800ab76:	7afb      	ldrb	r3, [r7, #11]
 800ab78:	f083 0301 	eor.w	r3, r3, #1
 800ab7c:	b2db      	uxtb	r3, r3
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d007      	beq.n	800ab92 <usbd_spin_lock+0x2e>
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d103      	bne.n	800ab92 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2000      	movs	r0, #0
 800ab90:	4798      	blx	r3
  ctx->nested_count++;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	1c5a      	adds	r2, r3, #1
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	605a      	str	r2, [r3, #4]
}
 800ab9c:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800ab9e:	bf00      	nop
 800aba0:	3710      	adds	r7, #16
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	20000028 	.word	0x20000028

0800abac <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	4603      	mov	r3, r0
 800abb4:	71fb      	strb	r3, [r7, #7]
 800abb6:	4b10      	ldr	r3, [pc, #64]	@ (800abf8 <usbd_spin_unlock+0x4c>)
 800abb8:	60fb      	str	r3, [r7, #12]
 800abba:	79fb      	ldrb	r3, [r7, #7]
 800abbc:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d013      	beq.n	800abee <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	685b      	ldr	r3, [r3, #4]
 800abca:	1e5a      	subs	r2, r3, #1
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800abd0:	7afb      	ldrb	r3, [r7, #11]
 800abd2:	f083 0301 	eor.w	r3, r3, #1
 800abd6:	b2db      	uxtb	r3, r3
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d009      	beq.n	800abf0 <usbd_spin_unlock+0x44>
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d105      	bne.n	800abf0 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	2001      	movs	r0, #1
 800abea:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800abec:	e000      	b.n	800abf0 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800abee:	bf00      	nop
 800abf0:	bf00      	nop
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	20000028 	.word	0x20000028

0800abfc <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b08a      	sub	sp, #40	@ 0x28
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6039      	str	r1, [r7, #0]
 800ac04:	4611      	mov	r1, r2
 800ac06:	461a      	mov	r2, r3
 800ac08:	4603      	mov	r3, r0
 800ac0a:	71fb      	strb	r3, [r7, #7]
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	71bb      	strb	r3, [r7, #6]
 800ac10:	4613      	mov	r3, r2
 800ac12:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800ac14:	2300      	movs	r3, #0
 800ac16:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac18:	e04d      	b.n	800acb6 <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800ac1e:	6a3b      	ldr	r3, [r7, #32]
 800ac20:	785b      	ldrb	r3, [r3, #1]
 800ac22:	2b05      	cmp	r3, #5
 800ac24:	d108      	bne.n	800ac38 <usbd_open_edpt_pair+0x3c>
 800ac26:	6a3b      	ldr	r3, [r7, #32]
 800ac28:	78db      	ldrb	r3, [r3, #3]
 800ac2a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	461a      	mov	r2, r3
 800ac32:	797b      	ldrb	r3, [r7, #5]
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d00a      	beq.n	800ac4e <usbd_open_edpt_pair+0x52>
 800ac38:	4b23      	ldr	r3, [pc, #140]	@ (800acc8 <usbd_open_edpt_pair+0xcc>)
 800ac3a:	61bb      	str	r3, [r7, #24]
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f003 0301 	and.w	r3, r3, #1
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d000      	beq.n	800ac4a <usbd_open_edpt_pair+0x4e>
 800ac48:	be00      	bkpt	0x0000
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	e038      	b.n	800acc0 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ac4e:	79fb      	ldrb	r3, [r7, #7]
 800ac50:	6a39      	ldr	r1, [r7, #32]
 800ac52:	4618      	mov	r0, r3
 800ac54:	f000 f83a 	bl	800accc <usbd_edpt_open>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	f083 0301 	eor.w	r3, r3, #1
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d00a      	beq.n	800ac7a <usbd_open_edpt_pair+0x7e>
 800ac64:	4b18      	ldr	r3, [pc, #96]	@ (800acc8 <usbd_open_edpt_pair+0xcc>)
 800ac66:	61fb      	str	r3, [r7, #28]
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f003 0301 	and.w	r3, r3, #1
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d000      	beq.n	800ac76 <usbd_open_edpt_pair+0x7a>
 800ac74:	be00      	bkpt	0x0000
 800ac76:	2300      	movs	r3, #0
 800ac78:	e022      	b.n	800acc0 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800ac7a:	6a3b      	ldr	r3, [r7, #32]
 800ac7c:	789b      	ldrb	r3, [r3, #2]
 800ac7e:	75fb      	strb	r3, [r7, #23]
 800ac80:	7dfb      	ldrb	r3, [r7, #23]
 800ac82:	09db      	lsrs	r3, r3, #7
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	2b01      	cmp	r3, #1
 800ac88:	d104      	bne.n	800ac94 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800ac8a:	6a3b      	ldr	r3, [r7, #32]
 800ac8c:	789a      	ldrb	r2, [r3, #2]
 800ac8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac90:	701a      	strb	r2, [r3, #0]
 800ac92:	e003      	b.n	800ac9c <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800ac94:	6a3b      	ldr	r3, [r7, #32]
 800ac96:	789a      	ldrb	r2, [r3, #2]
 800ac98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9a:	701a      	strb	r2, [r3, #0]
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	461a      	mov	r2, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800acae:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800acb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb2:	3301      	adds	r3, #1
 800acb4:	627b      	str	r3, [r7, #36]	@ 0x24
 800acb6:	79bb      	ldrb	r3, [r7, #6]
 800acb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acba:	429a      	cmp	r2, r3
 800acbc:	dbad      	blt.n	800ac1a <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800acbe:	2301      	movs	r3, #1
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	3728      	adds	r7, #40	@ 0x28
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}
 800acc8:	e000edf0 	.word	0xe000edf0

0800accc <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800accc:	b580      	push	{r7, lr}
 800acce:	b086      	sub	sp, #24
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	4603      	mov	r3, r0
 800acd4:	6039      	str	r1, [r7, #0]
 800acd6:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800acd8:	4b1c      	ldr	r3, [pc, #112]	@ (800ad4c <usbd_edpt_open+0x80>)
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	789b      	ldrb	r3, [r3, #2]
 800ace2:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ace4:	7bfb      	ldrb	r3, [r7, #15]
 800ace6:	f003 030f 	and.w	r3, r3, #15
 800acea:	b2db      	uxtb	r3, r3
 800acec:	2b05      	cmp	r3, #5
 800acee:	d90a      	bls.n	800ad06 <usbd_edpt_open+0x3a>
 800acf0:	4b17      	ldr	r3, [pc, #92]	@ (800ad50 <usbd_edpt_open+0x84>)
 800acf2:	613b      	str	r3, [r7, #16]
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f003 0301 	and.w	r3, r3, #1
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d000      	beq.n	800ad02 <usbd_edpt_open+0x36>
 800ad00:	be00      	bkpt	0x0000
 800ad02:	2300      	movs	r3, #0
 800ad04:	e01d      	b.n	800ad42 <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800ad06:	4b13      	ldr	r3, [pc, #76]	@ (800ad54 <usbd_edpt_open+0x88>)
 800ad08:	789b      	ldrb	r3, [r3, #2]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	4619      	mov	r1, r3
 800ad0e:	6838      	ldr	r0, [r7, #0]
 800ad10:	f002 fe3a 	bl	800d988 <tu_edpt_validate>
 800ad14:	4603      	mov	r3, r0
 800ad16:	f083 0301 	eor.w	r3, r3, #1
 800ad1a:	b2db      	uxtb	r3, r3
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d00a      	beq.n	800ad36 <usbd_edpt_open+0x6a>
 800ad20:	4b0b      	ldr	r3, [pc, #44]	@ (800ad50 <usbd_edpt_open+0x84>)
 800ad22:	617b      	str	r3, [r7, #20]
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 0301 	and.w	r3, r3, #1
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d000      	beq.n	800ad32 <usbd_edpt_open+0x66>
 800ad30:	be00      	bkpt	0x0000
 800ad32:	2300      	movs	r3, #0
 800ad34:	e005      	b.n	800ad42 <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800ad36:	79fb      	ldrb	r3, [r7, #7]
 800ad38:	6839      	ldr	r1, [r7, #0]
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f001 faa0 	bl	800c280 <dcd_edpt_open>
 800ad40:	4603      	mov	r3, r0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3718      	adds	r7, #24
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	20000025 	.word	0x20000025
 800ad50:	e000edf0 	.word	0xe000edf0
 800ad54:	20011294 	.word	0x20011294

0800ad58 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b086      	sub	sp, #24
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	4603      	mov	r3, r0
 800ad60:	460a      	mov	r2, r1
 800ad62:	71fb      	strb	r3, [r7, #7]
 800ad64:	4613      	mov	r3, r2
 800ad66:	71bb      	strb	r3, [r7, #6]
 800ad68:	79bb      	ldrb	r3, [r7, #6]
 800ad6a:	73bb      	strb	r3, [r7, #14]
 800ad6c:	7bbb      	ldrb	r3, [r7, #14]
 800ad6e:	f003 030f 	and.w	r3, r3, #15
 800ad72:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ad74:	75fb      	strb	r3, [r7, #23]
 800ad76:	79bb      	ldrb	r3, [r7, #6]
 800ad78:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ad7a:	7bfb      	ldrb	r3, [r7, #15]
 800ad7c:	09db      	lsrs	r3, r3, #7
 800ad7e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ad80:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ad82:	7dfa      	ldrb	r2, [r7, #23]
 800ad84:	7dbb      	ldrb	r3, [r7, #22]
 800ad86:	0052      	lsls	r2, r2, #1
 800ad88:	4413      	add	r3, r2
 800ad8a:	3320      	adds	r3, #32
 800ad8c:	4a05      	ldr	r2, [pc, #20]	@ (800ada4 <usbd_edpt_claim+0x4c>)
 800ad8e:	4413      	add	r3, r2
 800ad90:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800ad92:	2100      	movs	r1, #0
 800ad94:	6938      	ldr	r0, [r7, #16]
 800ad96:	f002 fd91 	bl	800d8bc <tu_edpt_claim>
 800ad9a:	4603      	mov	r3, r0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3718      	adds	r7, #24
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	20011294 	.word	0x20011294

0800ada8 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b086      	sub	sp, #24
 800adac:	af00      	add	r7, sp, #0
 800adae:	4603      	mov	r3, r0
 800adb0:	460a      	mov	r2, r1
 800adb2:	71fb      	strb	r3, [r7, #7]
 800adb4:	4613      	mov	r3, r2
 800adb6:	71bb      	strb	r3, [r7, #6]
 800adb8:	79bb      	ldrb	r3, [r7, #6]
 800adba:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800adbc:	7bbb      	ldrb	r3, [r7, #14]
 800adbe:	f003 030f 	and.w	r3, r3, #15
 800adc2:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800adc4:	75fb      	strb	r3, [r7, #23]
 800adc6:	79bb      	ldrb	r3, [r7, #6]
 800adc8:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800adca:	7bfb      	ldrb	r3, [r7, #15]
 800adcc:	09db      	lsrs	r3, r3, #7
 800adce:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800add0:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800add2:	7dfa      	ldrb	r2, [r7, #23]
 800add4:	7dbb      	ldrb	r3, [r7, #22]
 800add6:	0052      	lsls	r2, r2, #1
 800add8:	4413      	add	r3, r2
 800adda:	3320      	adds	r3, #32
 800addc:	4a05      	ldr	r2, [pc, #20]	@ (800adf4 <usbd_edpt_release+0x4c>)
 800adde:	4413      	add	r3, r2
 800ade0:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800ade2:	2100      	movs	r1, #0
 800ade4:	6938      	ldr	r0, [r7, #16]
 800ade6:	f002 fda5 	bl	800d934 <tu_edpt_release>
 800adea:	4603      	mov	r3, r0
}
 800adec:	4618      	mov	r0, r3
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	20011294 	.word	0x20011294

0800adf8 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b088      	sub	sp, #32
 800adfc:	af02      	add	r7, sp, #8
 800adfe:	603a      	str	r2, [r7, #0]
 800ae00:	461a      	mov	r2, r3
 800ae02:	4603      	mov	r3, r0
 800ae04:	71fb      	strb	r3, [r7, #7]
 800ae06:	460b      	mov	r3, r1
 800ae08:	71bb      	strb	r3, [r7, #6]
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800ae0e:	4b34      	ldr	r3, [pc, #208]	@ (800aee0 <usbd_edpt_xfer+0xe8>)
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	71fb      	strb	r3, [r7, #7]
 800ae14:	79bb      	ldrb	r3, [r7, #6]
 800ae16:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ae18:	7abb      	ldrb	r3, [r7, #10]
 800ae1a:	f003 030f 	and.w	r3, r3, #15
 800ae1e:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ae20:	75fb      	strb	r3, [r7, #23]
 800ae22:	79bb      	ldrb	r3, [r7, #6]
 800ae24:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ae26:	7afb      	ldrb	r3, [r7, #11]
 800ae28:	09db      	lsrs	r3, r3, #7
 800ae2a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ae2c:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ae2e:	7dfa      	ldrb	r2, [r7, #23]
 800ae30:	7dbb      	ldrb	r3, [r7, #22]
 800ae32:	492c      	ldr	r1, [pc, #176]	@ (800aee4 <usbd_edpt_xfer+0xec>)
 800ae34:	0052      	lsls	r2, r2, #1
 800ae36:	440a      	add	r2, r1
 800ae38:	4413      	add	r3, r2
 800ae3a:	3320      	adds	r3, #32
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d00a      	beq.n	800ae5e <usbd_edpt_xfer+0x66>
 800ae48:	4b27      	ldr	r3, [pc, #156]	@ (800aee8 <usbd_edpt_xfer+0xf0>)
 800ae4a:	60fb      	str	r3, [r7, #12]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f003 0301 	and.w	r3, r3, #1
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d000      	beq.n	800ae5a <usbd_edpt_xfer+0x62>
 800ae58:	be00      	bkpt	0x0000
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	e03c      	b.n	800aed8 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ae5e:	7dfa      	ldrb	r2, [r7, #23]
 800ae60:	7dbb      	ldrb	r3, [r7, #22]
 800ae62:	4920      	ldr	r1, [pc, #128]	@ (800aee4 <usbd_edpt_xfer+0xec>)
 800ae64:	0052      	lsls	r2, r2, #1
 800ae66:	440a      	add	r2, r1
 800ae68:	4413      	add	r3, r2
 800ae6a:	f103 0220 	add.w	r2, r3, #32
 800ae6e:	7813      	ldrb	r3, [r2, #0]
 800ae70:	f043 0301 	orr.w	r3, r3, #1
 800ae74:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800ae76:	88ba      	ldrh	r2, [r7, #4]
 800ae78:	79b9      	ldrb	r1, [r7, #6]
 800ae7a:	79f8      	ldrb	r0, [r7, #7]
 800ae7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	4613      	mov	r3, r2
 800ae84:	683a      	ldr	r2, [r7, #0]
 800ae86:	f001 fac5 	bl	800c414 <dcd_edpt_xfer>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d001      	beq.n	800ae94 <usbd_edpt_xfer+0x9c>
    return true;
 800ae90:	2301      	movs	r3, #1
 800ae92:	e021      	b.n	800aed8 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ae94:	7dfa      	ldrb	r2, [r7, #23]
 800ae96:	7dbb      	ldrb	r3, [r7, #22]
 800ae98:	4912      	ldr	r1, [pc, #72]	@ (800aee4 <usbd_edpt_xfer+0xec>)
 800ae9a:	0052      	lsls	r2, r2, #1
 800ae9c:	440a      	add	r2, r1
 800ae9e:	4413      	add	r3, r2
 800aea0:	f103 0220 	add.w	r2, r3, #32
 800aea4:	7813      	ldrb	r3, [r2, #0]
 800aea6:	f023 0301 	bic.w	r3, r3, #1
 800aeaa:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800aeac:	7dfa      	ldrb	r2, [r7, #23]
 800aeae:	7dbb      	ldrb	r3, [r7, #22]
 800aeb0:	490c      	ldr	r1, [pc, #48]	@ (800aee4 <usbd_edpt_xfer+0xec>)
 800aeb2:	0052      	lsls	r2, r2, #1
 800aeb4:	440a      	add	r2, r1
 800aeb6:	4413      	add	r3, r2
 800aeb8:	f103 0220 	add.w	r2, r3, #32
 800aebc:	7813      	ldrb	r3, [r2, #0]
 800aebe:	f023 0304 	bic.w	r3, r3, #4
 800aec2:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800aec4:	4b08      	ldr	r3, [pc, #32]	@ (800aee8 <usbd_edpt_xfer+0xf0>)
 800aec6:	613b      	str	r3, [r7, #16]
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f003 0301 	and.w	r3, r3, #1
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d000      	beq.n	800aed6 <usbd_edpt_xfer+0xde>
 800aed4:	be00      	bkpt	0x0000
    return false;
 800aed6:	2300      	movs	r3, #0
  }
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3718      	adds	r7, #24
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	20000025 	.word	0x20000025
 800aee4:	20011294 	.word	0x20011294
 800aee8:	e000edf0 	.word	0xe000edf0

0800aeec <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b088      	sub	sp, #32
 800aef0:	af02      	add	r7, sp, #8
 800aef2:	603a      	str	r2, [r7, #0]
 800aef4:	461a      	mov	r2, r3
 800aef6:	4603      	mov	r3, r0
 800aef8:	71fb      	strb	r3, [r7, #7]
 800aefa:	460b      	mov	r3, r1
 800aefc:	71bb      	strb	r3, [r7, #6]
 800aefe:	4613      	mov	r3, r2
 800af00:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800af02:	4b34      	ldr	r3, [pc, #208]	@ (800afd4 <usbd_edpt_xfer_fifo+0xe8>)
 800af04:	781b      	ldrb	r3, [r3, #0]
 800af06:	71fb      	strb	r3, [r7, #7]
 800af08:	79bb      	ldrb	r3, [r7, #6]
 800af0a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800af0c:	7abb      	ldrb	r3, [r7, #10]
 800af0e:	f003 030f 	and.w	r3, r3, #15
 800af12:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800af14:	75fb      	strb	r3, [r7, #23]
 800af16:	79bb      	ldrb	r3, [r7, #6]
 800af18:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800af1a:	7afb      	ldrb	r3, [r7, #11]
 800af1c:	09db      	lsrs	r3, r3, #7
 800af1e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800af20:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800af22:	7dfa      	ldrb	r2, [r7, #23]
 800af24:	7dbb      	ldrb	r3, [r7, #22]
 800af26:	492c      	ldr	r1, [pc, #176]	@ (800afd8 <usbd_edpt_xfer_fifo+0xec>)
 800af28:	0052      	lsls	r2, r2, #1
 800af2a:	440a      	add	r2, r1
 800af2c:	4413      	add	r3, r2
 800af2e:	3320      	adds	r3, #32
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800af36:	b2db      	uxtb	r3, r3
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d00a      	beq.n	800af52 <usbd_edpt_xfer_fifo+0x66>
 800af3c:	4b27      	ldr	r3, [pc, #156]	@ (800afdc <usbd_edpt_xfer_fifo+0xf0>)
 800af3e:	60fb      	str	r3, [r7, #12]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f003 0301 	and.w	r3, r3, #1
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d000      	beq.n	800af4e <usbd_edpt_xfer_fifo+0x62>
 800af4c:	be00      	bkpt	0x0000
 800af4e:	2300      	movs	r3, #0
 800af50:	e03c      	b.n	800afcc <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800af52:	7dfa      	ldrb	r2, [r7, #23]
 800af54:	7dbb      	ldrb	r3, [r7, #22]
 800af56:	4920      	ldr	r1, [pc, #128]	@ (800afd8 <usbd_edpt_xfer_fifo+0xec>)
 800af58:	0052      	lsls	r2, r2, #1
 800af5a:	440a      	add	r2, r1
 800af5c:	4413      	add	r3, r2
 800af5e:	f103 0220 	add.w	r2, r3, #32
 800af62:	7813      	ldrb	r3, [r2, #0]
 800af64:	f043 0301 	orr.w	r3, r3, #1
 800af68:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800af6a:	88ba      	ldrh	r2, [r7, #4]
 800af6c:	79b9      	ldrb	r1, [r7, #6]
 800af6e:	79f8      	ldrb	r0, [r7, #7]
 800af70:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af74:	9300      	str	r3, [sp, #0]
 800af76:	4613      	mov	r3, r2
 800af78:	683a      	ldr	r2, [r7, #0]
 800af7a:	f001 faa3 	bl	800c4c4 <dcd_edpt_xfer_fifo>
 800af7e:	4603      	mov	r3, r0
 800af80:	2b00      	cmp	r3, #0
 800af82:	d001      	beq.n	800af88 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800af84:	2301      	movs	r3, #1
 800af86:	e021      	b.n	800afcc <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800af88:	7dfa      	ldrb	r2, [r7, #23]
 800af8a:	7dbb      	ldrb	r3, [r7, #22]
 800af8c:	4912      	ldr	r1, [pc, #72]	@ (800afd8 <usbd_edpt_xfer_fifo+0xec>)
 800af8e:	0052      	lsls	r2, r2, #1
 800af90:	440a      	add	r2, r1
 800af92:	4413      	add	r3, r2
 800af94:	f103 0220 	add.w	r2, r3, #32
 800af98:	7813      	ldrb	r3, [r2, #0]
 800af9a:	f023 0301 	bic.w	r3, r3, #1
 800af9e:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800afa0:	7dfa      	ldrb	r2, [r7, #23]
 800afa2:	7dbb      	ldrb	r3, [r7, #22]
 800afa4:	490c      	ldr	r1, [pc, #48]	@ (800afd8 <usbd_edpt_xfer_fifo+0xec>)
 800afa6:	0052      	lsls	r2, r2, #1
 800afa8:	440a      	add	r2, r1
 800afaa:	4413      	add	r3, r2
 800afac:	f103 0220 	add.w	r2, r3, #32
 800afb0:	7813      	ldrb	r3, [r2, #0]
 800afb2:	f023 0304 	bic.w	r3, r3, #4
 800afb6:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800afb8:	4b08      	ldr	r3, [pc, #32]	@ (800afdc <usbd_edpt_xfer_fifo+0xf0>)
 800afba:	613b      	str	r3, [r7, #16]
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f003 0301 	and.w	r3, r3, #1
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d000      	beq.n	800afca <usbd_edpt_xfer_fifo+0xde>
 800afc8:	be00      	bkpt	0x0000
    return false;
 800afca:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3718      	adds	r7, #24
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}
 800afd4:	20000025 	.word	0x20000025
 800afd8:	20011294 	.word	0x20011294
 800afdc:	e000edf0 	.word	0xe000edf0

0800afe0 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800afe0:	b480      	push	{r7}
 800afe2:	b085      	sub	sp, #20
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	4603      	mov	r3, r0
 800afe8:	460a      	mov	r2, r1
 800afea:	71fb      	strb	r3, [r7, #7]
 800afec:	4613      	mov	r3, r2
 800afee:	71bb      	strb	r3, [r7, #6]
 800aff0:	79bb      	ldrb	r3, [r7, #6]
 800aff2:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800aff4:	7b3b      	ldrb	r3, [r7, #12]
 800aff6:	f003 030f 	and.w	r3, r3, #15
 800affa:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800affc:	73fb      	strb	r3, [r7, #15]
 800affe:	79bb      	ldrb	r3, [r7, #6]
 800b000:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b002:	7b7b      	ldrb	r3, [r7, #13]
 800b004:	09db      	lsrs	r3, r3, #7
 800b006:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800b008:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800b00a:	7bfa      	ldrb	r2, [r7, #15]
 800b00c:	7bbb      	ldrb	r3, [r7, #14]
 800b00e:	490a      	ldr	r1, [pc, #40]	@ (800b038 <usbd_edpt_busy+0x58>)
 800b010:	0052      	lsls	r2, r2, #1
 800b012:	440a      	add	r2, r1
 800b014:	4413      	add	r3, r2
 800b016:	3320      	adds	r3, #32
 800b018:	781b      	ldrb	r3, [r3, #0]
 800b01a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	2b00      	cmp	r3, #0
 800b022:	bf14      	ite	ne
 800b024:	2301      	movne	r3, #1
 800b026:	2300      	moveq	r3, #0
 800b028:	b2db      	uxtb	r3, r3
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3714      	adds	r7, #20
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	20011294 	.word	0x20011294

0800b03c <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b084      	sub	sp, #16
 800b040:	af00      	add	r7, sp, #0
 800b042:	4603      	mov	r3, r0
 800b044:	460a      	mov	r2, r1
 800b046:	71fb      	strb	r3, [r7, #7]
 800b048:	4613      	mov	r3, r2
 800b04a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800b04c:	4b18      	ldr	r3, [pc, #96]	@ (800b0b0 <usbd_edpt_stall+0x74>)
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	71fb      	strb	r3, [r7, #7]
 800b052:	79bb      	ldrb	r3, [r7, #6]
 800b054:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b056:	7b3b      	ldrb	r3, [r7, #12]
 800b058:	f003 030f 	and.w	r3, r3, #15
 800b05c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800b05e:	73fb      	strb	r3, [r7, #15]
 800b060:	79bb      	ldrb	r3, [r7, #6]
 800b062:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b064:	7b7b      	ldrb	r3, [r7, #13]
 800b066:	09db      	lsrs	r3, r3, #7
 800b068:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800b06a:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800b06c:	79ba      	ldrb	r2, [r7, #6]
 800b06e:	79fb      	ldrb	r3, [r7, #7]
 800b070:	4611      	mov	r1, r2
 800b072:	4618      	mov	r0, r3
 800b074:	f001 fa88 	bl	800c588 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800b078:	7bfa      	ldrb	r2, [r7, #15]
 800b07a:	7bbb      	ldrb	r3, [r7, #14]
 800b07c:	490d      	ldr	r1, [pc, #52]	@ (800b0b4 <usbd_edpt_stall+0x78>)
 800b07e:	0052      	lsls	r2, r2, #1
 800b080:	440a      	add	r2, r1
 800b082:	4413      	add	r3, r2
 800b084:	f103 0220 	add.w	r2, r3, #32
 800b088:	7813      	ldrb	r3, [r2, #0]
 800b08a:	f043 0302 	orr.w	r3, r3, #2
 800b08e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800b090:	7bfa      	ldrb	r2, [r7, #15]
 800b092:	7bbb      	ldrb	r3, [r7, #14]
 800b094:	4907      	ldr	r1, [pc, #28]	@ (800b0b4 <usbd_edpt_stall+0x78>)
 800b096:	0052      	lsls	r2, r2, #1
 800b098:	440a      	add	r2, r1
 800b09a:	4413      	add	r3, r2
 800b09c:	f103 0220 	add.w	r2, r3, #32
 800b0a0:	7813      	ldrb	r3, [r2, #0]
 800b0a2:	f043 0301 	orr.w	r3, r3, #1
 800b0a6:	7013      	strb	r3, [r2, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	3710      	adds	r7, #16
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	20000025 	.word	0x20000025
 800b0b4:	20011294 	.word	0x20011294

0800b0b8 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	4603      	mov	r3, r0
 800b0c0:	460a      	mov	r2, r1
 800b0c2:	71fb      	strb	r3, [r7, #7]
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800b0c8:	4b18      	ldr	r3, [pc, #96]	@ (800b12c <usbd_edpt_clear_stall+0x74>)
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	71fb      	strb	r3, [r7, #7]
 800b0ce:	79bb      	ldrb	r3, [r7, #6]
 800b0d0:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b0d2:	7b3b      	ldrb	r3, [r7, #12]
 800b0d4:	f003 030f 	and.w	r3, r3, #15
 800b0d8:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800b0da:	73fb      	strb	r3, [r7, #15]
 800b0dc:	79bb      	ldrb	r3, [r7, #6]
 800b0de:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b0e0:	7b7b      	ldrb	r3, [r7, #13]
 800b0e2:	09db      	lsrs	r3, r3, #7
 800b0e4:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800b0e6:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800b0e8:	79ba      	ldrb	r2, [r7, #6]
 800b0ea:	79fb      	ldrb	r3, [r7, #7]
 800b0ec:	4611      	mov	r1, r2
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f001 fa80 	bl	800c5f4 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800b0f4:	7bfa      	ldrb	r2, [r7, #15]
 800b0f6:	7bbb      	ldrb	r3, [r7, #14]
 800b0f8:	490d      	ldr	r1, [pc, #52]	@ (800b130 <usbd_edpt_clear_stall+0x78>)
 800b0fa:	0052      	lsls	r2, r2, #1
 800b0fc:	440a      	add	r2, r1
 800b0fe:	4413      	add	r3, r2
 800b100:	f103 0220 	add.w	r2, r3, #32
 800b104:	7813      	ldrb	r3, [r2, #0]
 800b106:	f023 0302 	bic.w	r3, r3, #2
 800b10a:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800b10c:	7bfa      	ldrb	r2, [r7, #15]
 800b10e:	7bbb      	ldrb	r3, [r7, #14]
 800b110:	4907      	ldr	r1, [pc, #28]	@ (800b130 <usbd_edpt_clear_stall+0x78>)
 800b112:	0052      	lsls	r2, r2, #1
 800b114:	440a      	add	r2, r1
 800b116:	4413      	add	r3, r2
 800b118:	f103 0220 	add.w	r2, r3, #32
 800b11c:	7813      	ldrb	r3, [r2, #0]
 800b11e:	f023 0301 	bic.w	r3, r3, #1
 800b122:	7013      	strb	r3, [r2, #0]
}
 800b124:	bf00      	nop
 800b126:	3710      	adds	r7, #16
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}
 800b12c:	20000025 	.word	0x20000025
 800b130:	20011294 	.word	0x20011294

0800b134 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800b134:	b480      	push	{r7}
 800b136:	b085      	sub	sp, #20
 800b138:	af00      	add	r7, sp, #0
 800b13a:	4603      	mov	r3, r0
 800b13c:	460a      	mov	r2, r1
 800b13e:	71fb      	strb	r3, [r7, #7]
 800b140:	4613      	mov	r3, r2
 800b142:	71bb      	strb	r3, [r7, #6]
 800b144:	79bb      	ldrb	r3, [r7, #6]
 800b146:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b148:	7b3b      	ldrb	r3, [r7, #12]
 800b14a:	f003 030f 	and.w	r3, r3, #15
 800b14e:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800b150:	73fb      	strb	r3, [r7, #15]
 800b152:	79bb      	ldrb	r3, [r7, #6]
 800b154:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b156:	7b7b      	ldrb	r3, [r7, #13]
 800b158:	09db      	lsrs	r3, r3, #7
 800b15a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800b15c:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800b15e:	7bfa      	ldrb	r2, [r7, #15]
 800b160:	7bbb      	ldrb	r3, [r7, #14]
 800b162:	490a      	ldr	r1, [pc, #40]	@ (800b18c <usbd_edpt_stalled+0x58>)
 800b164:	0052      	lsls	r2, r2, #1
 800b166:	440a      	add	r2, r1
 800b168:	4413      	add	r3, r2
 800b16a:	3320      	adds	r3, #32
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b172:	b2db      	uxtb	r3, r3
 800b174:	2b00      	cmp	r3, #0
 800b176:	bf14      	ite	ne
 800b178:	2301      	movne	r3, #1
 800b17a:	2300      	moveq	r3, #0
 800b17c:	b2db      	uxtb	r3, r3
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3714      	adds	r7, #20
 800b182:	46bd      	mov	sp, r7
 800b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b188:	4770      	bx	lr
 800b18a:	bf00      	nop
 800b18c:	20011294 	.word	0x20011294

0800b190 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800b190:	b480      	push	{r7}
 800b192:	b083      	sub	sp, #12
 800b194:	af00      	add	r7, sp, #0
 800b196:	4603      	mov	r3, r0
 800b198:	6039      	str	r1, [r7, #0]
 800b19a:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800b19c:	bf00      	nop
 800b19e:	370c      	adds	r7, #12
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b086      	sub	sp, #24
 800b1ac:	af02      	add	r7, sp, #8
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	6039      	str	r1, [r7, #0]
 800b1b2:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	781b      	ldrb	r3, [r3, #0]
 800b1b8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d001      	beq.n	800b1c6 <status_stage_xact+0x1e>
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	e000      	b.n	800b1c8 <status_stage_xact+0x20>
 800b1c6:	2380      	movs	r3, #128	@ 0x80
 800b1c8:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800b1ca:	7bf9      	ldrb	r1, [r7, #15]
 800b1cc:	79f8      	ldrb	r0, [r7, #7]
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	9300      	str	r3, [sp, #0]
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	f7ff fe0f 	bl	800adf8 <usbd_edpt_xfer>
 800b1da:	4603      	mov	r3, r0
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3710      	adds	r7, #16
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b082      	sub	sp, #8
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	6039      	str	r1, [r7, #0]
 800b1ee:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800b1f0:	4b0b      	ldr	r3, [pc, #44]	@ (800b220 <tud_control_status+0x3c>)
 800b1f2:	683a      	ldr	r2, [r7, #0]
 800b1f4:	6810      	ldr	r0, [r2, #0]
 800b1f6:	6851      	ldr	r1, [r2, #4]
 800b1f8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800b1fa:	4b09      	ldr	r3, [pc, #36]	@ (800b220 <tud_control_status+0x3c>)
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800b200:	4b07      	ldr	r3, [pc, #28]	@ (800b220 <tud_control_status+0x3c>)
 800b202:	2200      	movs	r2, #0
 800b204:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800b206:	4b06      	ldr	r3, [pc, #24]	@ (800b220 <tud_control_status+0x3c>)
 800b208:	2200      	movs	r2, #0
 800b20a:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800b20c:	79fb      	ldrb	r3, [r7, #7]
 800b20e:	6839      	ldr	r1, [r7, #0]
 800b210:	4618      	mov	r0, r3
 800b212:	f7ff ffc9 	bl	800b1a8 <status_stage_xact>
 800b216:	4603      	mov	r3, r0
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3708      	adds	r7, #8
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}
 800b220:	20011390 	.word	0x20011390

0800b224 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800b224:	b590      	push	{r4, r7, lr}
 800b226:	b08b      	sub	sp, #44	@ 0x2c
 800b228:	af02      	add	r7, sp, #8
 800b22a:	4603      	mov	r3, r0
 800b22c:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800b22e:	4b2d      	ldr	r3, [pc, #180]	@ (800b2e4 <data_stage_xact+0xc0>)
 800b230:	899a      	ldrh	r2, [r3, #12]
 800b232:	4b2c      	ldr	r3, [pc, #176]	@ (800b2e4 <data_stage_xact+0xc0>)
 800b234:	89db      	ldrh	r3, [r3, #14]
 800b236:	1ad3      	subs	r3, r2, r3
 800b238:	b29b      	uxth	r3, r3
 800b23a:	837b      	strh	r3, [r7, #26]
 800b23c:	2340      	movs	r3, #64	@ 0x40
 800b23e:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b240:	8b7a      	ldrh	r2, [r7, #26]
 800b242:	8b3b      	ldrh	r3, [r7, #24]
 800b244:	4293      	cmp	r3, r2
 800b246:	bf28      	it	cs
 800b248:	4613      	movcs	r3, r2
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800b24e:	2300      	movs	r3, #0
 800b250:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800b252:	4b24      	ldr	r3, [pc, #144]	@ (800b2e4 <data_stage_xact+0xc0>)
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b25a:	b2db      	uxtb	r3, r3
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d02f      	beq.n	800b2c0 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800b260:	2380      	movs	r3, #128	@ 0x80
 800b262:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800b264:	8bbb      	ldrh	r3, [r7, #28]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d02a      	beq.n	800b2c0 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800b26a:	4b1e      	ldr	r3, [pc, #120]	@ (800b2e4 <data_stage_xact+0xc0>)
 800b26c:	689a      	ldr	r2, [r3, #8]
 800b26e:	8bbb      	ldrh	r3, [r7, #28]
 800b270:	491d      	ldr	r1, [pc, #116]	@ (800b2e8 <data_stage_xact+0xc4>)
 800b272:	6179      	str	r1, [r7, #20]
 800b274:	2140      	movs	r1, #64	@ 0x40
 800b276:	6139      	str	r1, [r7, #16]
 800b278:	60fa      	str	r2, [r7, #12]
 800b27a:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d102      	bne.n	800b288 <data_stage_xact+0x64>
    return -1;
 800b282:	f04f 33ff 	mov.w	r3, #4294967295
 800b286:	e017      	b.n	800b2b8 <data_stage_xact+0x94>
  if (count == 0u) {
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d101      	bne.n	800b292 <data_stage_xact+0x6e>
    return 0;
 800b28e:	2300      	movs	r3, #0
 800b290:	e012      	b.n	800b2b8 <data_stage_xact+0x94>
  if (src == NULL) {
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d102      	bne.n	800b29e <data_stage_xact+0x7a>
    return -1;
 800b298:	f04f 33ff 	mov.w	r3, #4294967295
 800b29c:	e00c      	b.n	800b2b8 <data_stage_xact+0x94>
  if (count > destsz) {
 800b29e:	693a      	ldr	r2, [r7, #16]
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d202      	bcs.n	800b2ac <data_stage_xact+0x88>
    return -1;
 800b2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2aa:	e005      	b.n	800b2b8 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800b2ac:	68ba      	ldr	r2, [r7, #8]
 800b2ae:	68f9      	ldr	r1, [r7, #12]
 800b2b0:	6978      	ldr	r0, [r7, #20]
 800b2b2:	f003 f993 	bl	800e5dc <memcpy>
  return 0;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d001      	beq.n	800b2c0 <data_stage_xact+0x9c>
 800b2bc:	2300      	movs	r3, #0
 800b2be:	e00d      	b.n	800b2dc <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800b2c0:	8bbb      	ldrh	r3, [r7, #28]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d001      	beq.n	800b2ca <data_stage_xact+0xa6>
 800b2c6:	4a08      	ldr	r2, [pc, #32]	@ (800b2e8 <data_stage_xact+0xc4>)
 800b2c8:	e000      	b.n	800b2cc <data_stage_xact+0xa8>
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	8bbb      	ldrh	r3, [r7, #28]
 800b2ce:	7ff9      	ldrb	r1, [r7, #31]
 800b2d0:	79f8      	ldrb	r0, [r7, #7]
 800b2d2:	2400      	movs	r4, #0
 800b2d4:	9400      	str	r4, [sp, #0]
 800b2d6:	f7ff fd8f 	bl	800adf8 <usbd_edpt_xfer>
 800b2da:	4603      	mov	r3, r0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3724      	adds	r7, #36	@ 0x24
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd90      	pop	{r4, r7, pc}
 800b2e4:	20011390 	.word	0x20011390
 800b2e8:	200113a4 	.word	0x200113a4

0800b2ec <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b088      	sub	sp, #32
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60b9      	str	r1, [r7, #8]
 800b2f4:	607a      	str	r2, [r7, #4]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	73fb      	strb	r3, [r7, #15]
 800b2fc:	4613      	mov	r3, r2
 800b2fe:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800b300:	4b30      	ldr	r3, [pc, #192]	@ (800b3c4 <tud_control_xfer+0xd8>)
 800b302:	68ba      	ldr	r2, [r7, #8]
 800b304:	6810      	ldr	r0, [r2, #0]
 800b306:	6851      	ldr	r1, [r2, #4]
 800b308:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800b30a:	4a2e      	ldr	r2, [pc, #184]	@ (800b3c4 <tud_control_xfer+0xd8>)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800b310:	4b2c      	ldr	r3, [pc, #176]	@ (800b3c4 <tud_control_xfer+0xd8>)
 800b312:	2200      	movs	r2, #0
 800b314:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	88db      	ldrh	r3, [r3, #6]
 800b31a:	b29a      	uxth	r2, r3
 800b31c:	89bb      	ldrh	r3, [r7, #12]
 800b31e:	827b      	strh	r3, [r7, #18]
 800b320:	4613      	mov	r3, r2
 800b322:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b324:	8a7a      	ldrh	r2, [r7, #18]
 800b326:	8a3b      	ldrh	r3, [r7, #16]
 800b328:	4293      	cmp	r3, r2
 800b32a:	bf28      	it	cs
 800b32c:	4613      	movcs	r3, r2
 800b32e:	b29a      	uxth	r2, r3
 800b330:	4b24      	ldr	r3, [pc, #144]	@ (800b3c4 <tud_control_xfer+0xd8>)
 800b332:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	88db      	ldrh	r3, [r3, #6]
 800b338:	b29b      	uxth	r3, r3
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d026      	beq.n	800b38c <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800b33e:	4b21      	ldr	r3, [pc, #132]	@ (800b3c4 <tud_control_xfer+0xd8>)
 800b340:	899b      	ldrh	r3, [r3, #12]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d00d      	beq.n	800b362 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d10a      	bne.n	800b362 <tud_control_xfer+0x76>
 800b34c:	4b1e      	ldr	r3, [pc, #120]	@ (800b3c8 <tud_control_xfer+0xdc>)
 800b34e:	61bb      	str	r3, [r7, #24]
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f003 0301 	and.w	r3, r3, #1
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d000      	beq.n	800b35e <tud_control_xfer+0x72>
 800b35c:	be00      	bkpt	0x0000
 800b35e:	2300      	movs	r3, #0
 800b360:	e02b      	b.n	800b3ba <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800b362:	7bfb      	ldrb	r3, [r7, #15]
 800b364:	4618      	mov	r0, r3
 800b366:	f7ff ff5d 	bl	800b224 <data_stage_xact>
 800b36a:	4603      	mov	r3, r0
 800b36c:	f083 0301 	eor.w	r3, r3, #1
 800b370:	b2db      	uxtb	r3, r3
 800b372:	2b00      	cmp	r3, #0
 800b374:	d020      	beq.n	800b3b8 <tud_control_xfer+0xcc>
 800b376:	4b14      	ldr	r3, [pc, #80]	@ (800b3c8 <tud_control_xfer+0xdc>)
 800b378:	617b      	str	r3, [r7, #20]
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f003 0301 	and.w	r3, r3, #1
 800b382:	2b00      	cmp	r3, #0
 800b384:	d000      	beq.n	800b388 <tud_control_xfer+0x9c>
 800b386:	be00      	bkpt	0x0000
 800b388:	2300      	movs	r3, #0
 800b38a:	e016      	b.n	800b3ba <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800b38c:	7bfb      	ldrb	r3, [r7, #15]
 800b38e:	68b9      	ldr	r1, [r7, #8]
 800b390:	4618      	mov	r0, r3
 800b392:	f7ff ff09 	bl	800b1a8 <status_stage_xact>
 800b396:	4603      	mov	r3, r0
 800b398:	f083 0301 	eor.w	r3, r3, #1
 800b39c:	b2db      	uxtb	r3, r3
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d00a      	beq.n	800b3b8 <tud_control_xfer+0xcc>
 800b3a2:	4b09      	ldr	r3, [pc, #36]	@ (800b3c8 <tud_control_xfer+0xdc>)
 800b3a4:	61fb      	str	r3, [r7, #28]
 800b3a6:	69fb      	ldr	r3, [r7, #28]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f003 0301 	and.w	r3, r3, #1
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d000      	beq.n	800b3b4 <tud_control_xfer+0xc8>
 800b3b2:	be00      	bkpt	0x0000
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	e000      	b.n	800b3ba <tud_control_xfer+0xce>
  }

  return true;
 800b3b8:	2301      	movs	r3, #1
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3720      	adds	r7, #32
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	20011390 	.word	0x20011390
 800b3c8:	e000edf0 	.word	0xe000edf0

0800b3cc <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800b3d0:	2214      	movs	r2, #20
 800b3d2:	2100      	movs	r1, #0
 800b3d4:	4802      	ldr	r0, [pc, #8]	@ (800b3e0 <usbd_control_reset+0x14>)
 800b3d6:	f003 f8b7 	bl	800e548 <memset>
}
 800b3da:	bf00      	nop
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	bf00      	nop
 800b3e0:	20011390 	.word	0x20011390

0800b3e4 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800b3ec:	4a04      	ldr	r2, [pc, #16]	@ (800b400 <usbd_control_set_complete_callback+0x1c>)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6113      	str	r3, [r2, #16]
}
 800b3f2:	bf00      	nop
 800b3f4:	370c      	adds	r7, #12
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fc:	4770      	bx	lr
 800b3fe:	bf00      	nop
 800b400:	20011390 	.word	0x20011390

0800b404 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800b404:	b480      	push	{r7}
 800b406:	b083      	sub	sp, #12
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800b40c:	4b09      	ldr	r3, [pc, #36]	@ (800b434 <usbd_control_set_request+0x30>)
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	6810      	ldr	r0, [r2, #0]
 800b412:	6851      	ldr	r1, [r2, #4]
 800b414:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800b416:	4b07      	ldr	r3, [pc, #28]	@ (800b434 <usbd_control_set_request+0x30>)
 800b418:	2200      	movs	r2, #0
 800b41a:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800b41c:	4b05      	ldr	r3, [pc, #20]	@ (800b434 <usbd_control_set_request+0x30>)
 800b41e:	2200      	movs	r2, #0
 800b420:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800b422:	4b04      	ldr	r3, [pc, #16]	@ (800b434 <usbd_control_set_request+0x30>)
 800b424:	2200      	movs	r2, #0
 800b426:	819a      	strh	r2, [r3, #12]
}
 800b428:	bf00      	nop
 800b42a:	370c      	adds	r7, #12
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr
 800b434:	20011390 	.word	0x20011390

0800b438 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800b438:	b580      	push	{r7, lr}
 800b43a:	b088      	sub	sp, #32
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	603b      	str	r3, [r7, #0]
 800b440:	4603      	mov	r3, r0
 800b442:	71fb      	strb	r3, [r7, #7]
 800b444:	460b      	mov	r3, r1
 800b446:	71bb      	strb	r3, [r7, #6]
 800b448:	4613      	mov	r3, r2
 800b44a:	717b      	strb	r3, [r7, #5]
 800b44c:	79bb      	ldrb	r3, [r7, #6]
 800b44e:	73fb      	strb	r3, [r7, #15]
 800b450:	7bfb      	ldrb	r3, [r7, #15]
 800b452:	09db      	lsrs	r3, r3, #7
 800b454:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800b456:	4a4f      	ldr	r2, [pc, #316]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b458:	7812      	ldrb	r2, [r2, #0]
 800b45a:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800b45e:	b2d2      	uxtb	r2, r2
 800b460:	4293      	cmp	r3, r2
 800b462:	d01e      	beq.n	800b4a2 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d00a      	beq.n	800b480 <usbd_control_xfer_cb+0x48>
 800b46a:	4b4b      	ldr	r3, [pc, #300]	@ (800b598 <usbd_control_xfer_cb+0x160>)
 800b46c:	613b      	str	r3, [r7, #16]
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f003 0301 	and.w	r3, r3, #1
 800b476:	2b00      	cmp	r3, #0
 800b478:	d000      	beq.n	800b47c <usbd_control_xfer_cb+0x44>
 800b47a:	be00      	bkpt	0x0000
 800b47c:	2300      	movs	r3, #0
 800b47e:	e084      	b.n	800b58a <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800b480:	79fb      	ldrb	r3, [r7, #7]
 800b482:	4944      	ldr	r1, [pc, #272]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b484:	4618      	mov	r0, r3
 800b486:	f7ff fe83 	bl	800b190 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800b48a:	4b42      	ldr	r3, [pc, #264]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b48c:	691b      	ldr	r3, [r3, #16]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d005      	beq.n	800b49e <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800b492:	4b40      	ldr	r3, [pc, #256]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b494:	691b      	ldr	r3, [r3, #16]
 800b496:	79f8      	ldrb	r0, [r7, #7]
 800b498:	4a3e      	ldr	r2, [pc, #248]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b49a:	2103      	movs	r1, #3
 800b49c:	4798      	blx	r3
    }

    return true;
 800b49e:	2301      	movs	r3, #1
 800b4a0:	e073      	b.n	800b58a <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800b4a2:	4b3c      	ldr	r3, [pc, #240]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4a4:	781b      	ldrb	r3, [r3, #0]
 800b4a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b4aa:	b2db      	uxtb	r3, r3
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d10c      	bne.n	800b4ca <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800b4b0:	4b38      	ldr	r3, [pc, #224]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4b2:	689b      	ldr	r3, [r3, #8]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d101      	bne.n	800b4bc <usbd_control_xfer_cb+0x84>
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	e066      	b.n	800b58a <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800b4bc:	4b35      	ldr	r3, [pc, #212]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	683a      	ldr	r2, [r7, #0]
 800b4c2:	4936      	ldr	r1, [pc, #216]	@ (800b59c <usbd_control_xfer_cb+0x164>)
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f003 f889 	bl	800e5dc <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800b4ca:	4b32      	ldr	r3, [pc, #200]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4cc:	89da      	ldrh	r2, [r3, #14]
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	b29b      	uxth	r3, r3
 800b4d2:	4413      	add	r3, r2
 800b4d4:	b29a      	uxth	r2, r3
 800b4d6:	4b2f      	ldr	r3, [pc, #188]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4d8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800b4da:	4b2e      	ldr	r3, [pc, #184]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4dc:	689a      	ldr	r2, [r3, #8]
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	4a2c      	ldr	r2, [pc, #176]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4e4:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800b4e6:	4b2b      	ldr	r3, [pc, #172]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4e8:	88da      	ldrh	r2, [r3, #6]
 800b4ea:	4b2a      	ldr	r3, [pc, #168]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4ec:	89db      	ldrh	r3, [r3, #14]
 800b4ee:	429a      	cmp	r2, r3
 800b4f0:	d002      	beq.n	800b4f8 <usbd_control_xfer_cb+0xc0>
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	2b3f      	cmp	r3, #63	@ 0x3f
 800b4f6:	d831      	bhi.n	800b55c <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800b4fc:	4b25      	ldr	r3, [pc, #148]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b4fe:	691b      	ldr	r3, [r3, #16]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d007      	beq.n	800b514 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800b504:	4b23      	ldr	r3, [pc, #140]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b506:	691b      	ldr	r3, [r3, #16]
 800b508:	79f8      	ldrb	r0, [r7, #7]
 800b50a:	4a22      	ldr	r2, [pc, #136]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b50c:	2102      	movs	r1, #2
 800b50e:	4798      	blx	r3
 800b510:	4603      	mov	r3, r0
 800b512:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800b514:	7ffb      	ldrb	r3, [r7, #31]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d015      	beq.n	800b546 <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800b51a:	79fb      	ldrb	r3, [r7, #7]
 800b51c:	491d      	ldr	r1, [pc, #116]	@ (800b594 <usbd_control_xfer_cb+0x15c>)
 800b51e:	4618      	mov	r0, r3
 800b520:	f7ff fe42 	bl	800b1a8 <status_stage_xact>
 800b524:	4603      	mov	r3, r0
 800b526:	f083 0301 	eor.w	r3, r3, #1
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d02a      	beq.n	800b586 <usbd_control_xfer_cb+0x14e>
 800b530:	4b19      	ldr	r3, [pc, #100]	@ (800b598 <usbd_control_xfer_cb+0x160>)
 800b532:	617b      	str	r3, [r7, #20]
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f003 0301 	and.w	r3, r3, #1
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d000      	beq.n	800b542 <usbd_control_xfer_cb+0x10a>
 800b540:	be00      	bkpt	0x0000
 800b542:	2300      	movs	r3, #0
 800b544:	e021      	b.n	800b58a <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800b546:	79fb      	ldrb	r3, [r7, #7]
 800b548:	2100      	movs	r1, #0
 800b54a:	4618      	mov	r0, r3
 800b54c:	f001 f81c 	bl	800c588 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800b550:	79fb      	ldrb	r3, [r7, #7]
 800b552:	2180      	movs	r1, #128	@ 0x80
 800b554:	4618      	mov	r0, r3
 800b556:	f001 f817 	bl	800c588 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800b55a:	e014      	b.n	800b586 <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800b55c:	79fb      	ldrb	r3, [r7, #7]
 800b55e:	4618      	mov	r0, r3
 800b560:	f7ff fe60 	bl	800b224 <data_stage_xact>
 800b564:	4603      	mov	r3, r0
 800b566:	f083 0301 	eor.w	r3, r3, #1
 800b56a:	b2db      	uxtb	r3, r3
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d00b      	beq.n	800b588 <usbd_control_xfer_cb+0x150>
 800b570:	4b09      	ldr	r3, [pc, #36]	@ (800b598 <usbd_control_xfer_cb+0x160>)
 800b572:	61bb      	str	r3, [r7, #24]
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f003 0301 	and.w	r3, r3, #1
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d000      	beq.n	800b582 <usbd_control_xfer_cb+0x14a>
 800b580:	be00      	bkpt	0x0000
 800b582:	2300      	movs	r3, #0
 800b584:	e001      	b.n	800b58a <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800b586:	bf00      	nop
  }

  return true;
 800b588:	2301      	movs	r3, #1
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3720      	adds	r7, #32
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	20011390 	.word	0x20011390
 800b598:	e000edf0 	.word	0xe000edf0
 800b59c:	200113a4 	.word	0x200113a4

0800b5a0 <__NVIC_EnableIRQ>:
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	db0b      	blt.n	800b5ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b5b2:	79fb      	ldrb	r3, [r7, #7]
 800b5b4:	f003 021f 	and.w	r2, r3, #31
 800b5b8:	4907      	ldr	r1, [pc, #28]	@ (800b5d8 <__NVIC_EnableIRQ+0x38>)
 800b5ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5be:	095b      	lsrs	r3, r3, #5
 800b5c0:	2001      	movs	r0, #1
 800b5c2:	fa00 f202 	lsl.w	r2, r0, r2
 800b5c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b5ca:	bf00      	nop
 800b5cc:	370c      	adds	r7, #12
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	e000e100 	.word	0xe000e100

0800b5dc <__NVIC_DisableIRQ>:
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b083      	sub	sp, #12
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	db12      	blt.n	800b614 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b5ee:	79fb      	ldrb	r3, [r7, #7]
 800b5f0:	f003 021f 	and.w	r2, r3, #31
 800b5f4:	490a      	ldr	r1, [pc, #40]	@ (800b620 <__NVIC_DisableIRQ+0x44>)
 800b5f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5fa:	095b      	lsrs	r3, r3, #5
 800b5fc:	2001      	movs	r0, #1
 800b5fe:	fa00 f202 	lsl.w	r2, r0, r2
 800b602:	3320      	adds	r3, #32
 800b604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b608:	f3bf 8f4f 	dsb	sy
}
 800b60c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b60e:	f3bf 8f6f 	isb	sy
}
 800b612:	bf00      	nop
}
 800b614:	bf00      	nop
 800b616:	370c      	adds	r7, #12
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr
 800b620:	e000e100 	.word	0xe000e100

0800b624 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800b624:	b480      	push	{r7}
 800b626:	b087      	sub	sp, #28
 800b628:	af00      	add	r7, sp, #0
 800b62a:	4603      	mov	r3, r0
 800b62c:	71fb      	strb	r3, [r7, #7]
 800b62e:	79fb      	ldrb	r3, [r7, #7]
 800b630:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b632:	7cfb      	ldrb	r3, [r7, #19]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d001      	beq.n	800b63c <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800b638:	2300      	movs	r3, #0
 800b63a:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b63c:	7cfb      	ldrb	r3, [r7, #19]
 800b63e:	4a15      	ldr	r2, [pc, #84]	@ (800b694 <dma_setup_prepare+0x70>)
 800b640:	011b      	lsls	r3, r3, #4
 800b642:	4413      	add	r3, r2
 800b644:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b646:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b64c:	4a12      	ldr	r2, [pc, #72]	@ (800b698 <dma_setup_prepare+0x74>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d909      	bls.n	800b666 <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b658:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	0fdb      	lsrs	r3, r3, #31
 800b660:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800b662:	2b00      	cmp	r3, #0
 800b664:	d110      	bne.n	800b688 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	4a0c      	ldr	r2, [pc, #48]	@ (800b69c <dma_setup_prepare+0x78>)
 800b66a:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800b66e:	4a0c      	ldr	r2, [pc, #48]	@ (800b6a0 <dma_setup_prepare+0x7c>)
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800b67c:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800b686:	e000      	b.n	800b68a <dma_setup_prepare+0x66>
      return;
 800b688:	bf00      	nop
}
 800b68a:	371c      	adds	r7, #28
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr
 800b694:	0800f200 	.word	0x0800f200
 800b698:	4f543009 	.word	0x4f543009
 800b69c:	20080008 	.word	0x20080008
 800b6a0:	2001146c 	.word	0x2001146c

0800b6a4 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800b6a4:	b480      	push	{r7}
 800b6a6:	b091      	sub	sp, #68	@ 0x44
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	71fb      	strb	r3, [r7, #7]
 800b6ae:	460b      	mov	r3, r1
 800b6b0:	71bb      	strb	r3, [r7, #6]
 800b6b2:	4613      	mov	r3, r2
 800b6b4:	80bb      	strh	r3, [r7, #4]
 800b6b6:	79fb      	ldrb	r3, [r7, #7]
 800b6b8:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b6ba:	7e7b      	ldrb	r3, [r7, #25]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d001      	beq.n	800b6c4 <dfifo_alloc+0x20>
    rhport = 0;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b6c4:	7e7b      	ldrb	r3, [r7, #25]
 800b6c6:	4a64      	ldr	r2, [pc, #400]	@ (800b858 <dfifo_alloc+0x1b4>)
 800b6c8:	011b      	lsls	r3, r3, #4
 800b6ca:	4413      	add	r3, r2
 800b6cc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b6ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800b6d0:	79fb      	ldrb	r3, [r7, #7]
 800b6d2:	011b      	lsls	r3, r3, #4
 800b6d4:	4a60      	ldr	r2, [pc, #384]	@ (800b858 <dfifo_alloc+0x1b4>)
 800b6d6:	4413      	add	r3, r2
 800b6d8:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800b6da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6dc:	7a1b      	ldrb	r3, [r3, #8]
 800b6de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b6e2:	79bb      	ldrb	r3, [r7, #6]
 800b6e4:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b6e6:	7ebb      	ldrb	r3, [r7, #26]
 800b6e8:	f003 030f 	and.w	r3, r3, #15
 800b6ec:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800b6ee:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800b6f2:	79bb      	ldrb	r3, [r7, #6]
 800b6f4:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b6f6:	7efb      	ldrb	r3, [r7, #27]
 800b6f8:	09db      	lsrs	r3, r3, #7
 800b6fa:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800b6fc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800b700:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800b704:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b708:	429a      	cmp	r2, r3
 800b70a:	d30a      	bcc.n	800b722 <dfifo_alloc+0x7e>
 800b70c:	4b53      	ldr	r3, [pc, #332]	@ (800b85c <dfifo_alloc+0x1b8>)
 800b70e:	61fb      	str	r3, [r7, #28]
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f003 0301 	and.w	r3, r3, #1
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d000      	beq.n	800b71e <dfifo_alloc+0x7a>
 800b71c:	be00      	bkpt	0x0000
 800b71e:	2300      	movs	r3, #0
 800b720:	e094      	b.n	800b84c <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800b722:	88bb      	ldrh	r3, [r7, #4]
 800b724:	617b      	str	r3, [r7, #20]
 800b726:	2304      	movs	r3, #4
 800b728:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	4413      	add	r3, r2
 800b730:	1e5a      	subs	r2, r3, #1
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	fbb2 f3f3 	udiv	r3, r2, r3
 800b738:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800b73a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d12a      	bne.n	800b798 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800b742:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b744:	009b      	lsls	r3, r3, #2
 800b746:	b29b      	uxth	r3, r3
 800b748:	81fb      	strh	r3, [r7, #14]
 800b74a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b74e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800b750:	89fb      	ldrh	r3, [r7, #14]
 800b752:	089b      	lsrs	r3, r3, #2
 800b754:	b29b      	uxth	r3, r3
 800b756:	f103 0208 	add.w	r2, r3, #8
 800b75a:	7b7b      	ldrb	r3, [r7, #13]
 800b75c:	4413      	add	r3, r2
 800b75e:	b29b      	uxth	r3, r3
 800b760:	005b      	lsls	r3, r3, #1
 800b762:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800b764:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800b766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b768:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b76a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d26c      	bcs.n	800b84a <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800b770:	4b3b      	ldr	r3, [pc, #236]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b772:	889b      	ldrh	r3, [r3, #4]
 800b774:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b776:	429a      	cmp	r2, r3
 800b778:	d90a      	bls.n	800b790 <dfifo_alloc+0xec>
 800b77a:	4b38      	ldr	r3, [pc, #224]	@ (800b85c <dfifo_alloc+0x1b8>)
 800b77c:	623b      	str	r3, [r7, #32]
 800b77e:	6a3b      	ldr	r3, [r7, #32]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f003 0301 	and.w	r3, r3, #1
 800b786:	2b00      	cmp	r3, #0
 800b788:	d000      	beq.n	800b78c <dfifo_alloc+0xe8>
 800b78a:	be00      	bkpt	0x0000
 800b78c:	2300      	movs	r3, #0
 800b78e:	e05d      	b.n	800b84c <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800b790:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b794:	625a      	str	r2, [r3, #36]	@ 0x24
 800b796:	e058      	b.n	800b84a <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800b798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b79a:	7a5b      	ldrb	r3, [r3, #9]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d016      	beq.n	800b7ce <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800b7a0:	4b2f      	ldr	r3, [pc, #188]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b7a2:	799a      	ldrb	r2, [r3, #6]
 800b7a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7a6:	7a5b      	ldrb	r3, [r3, #9]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d30a      	bcc.n	800b7c2 <dfifo_alloc+0x11e>
 800b7ac:	4b2b      	ldr	r3, [pc, #172]	@ (800b85c <dfifo_alloc+0x1b8>)
 800b7ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f003 0301 	and.w	r3, r3, #1
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d000      	beq.n	800b7be <dfifo_alloc+0x11a>
 800b7bc:	be00      	bkpt	0x0000
 800b7be:	2300      	movs	r3, #0
 800b7c0:	e044      	b.n	800b84c <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800b7c2:	4b27      	ldr	r3, [pc, #156]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b7c4:	799b      	ldrb	r3, [r3, #6]
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	b2da      	uxtb	r2, r3
 800b7ca:	4b25      	ldr	r3, [pc, #148]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b7cc:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800b7ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d0:	689b      	ldr	r3, [r3, #8]
 800b7d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d102      	bne.n	800b7e0 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800b7da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b7dc:	005b      	lsls	r3, r3, #1
 800b7de:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800b7e0:	4b1f      	ldr	r3, [pc, #124]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b7e2:	889b      	ldrh	r3, [r3, #4]
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800b7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ec:	4413      	add	r3, r2
 800b7ee:	4299      	cmp	r1, r3
 800b7f0:	d20a      	bcs.n	800b808 <dfifo_alloc+0x164>
 800b7f2:	4b1a      	ldr	r3, [pc, #104]	@ (800b85c <dfifo_alloc+0x1b8>)
 800b7f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f003 0301 	and.w	r3, r3, #1
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d000      	beq.n	800b804 <dfifo_alloc+0x160>
 800b802:	be00      	bkpt	0x0000
 800b804:	2300      	movs	r3, #0
 800b806:	e021      	b.n	800b84c <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800b808:	4b15      	ldr	r3, [pc, #84]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b80a:	889a      	ldrh	r2, [r3, #4]
 800b80c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b80e:	1ad3      	subs	r3, r2, r3
 800b810:	b29a      	uxth	r2, r3
 800b812:	4b13      	ldr	r3, [pc, #76]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b814:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800b816:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d107      	bne.n	800b82e <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800b81e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b820:	041b      	lsls	r3, r3, #16
 800b822:	4a0f      	ldr	r2, [pc, #60]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b824:	8892      	ldrh	r2, [r2, #4]
 800b826:	431a      	orrs	r2, r3
 800b828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b82a:	629a      	str	r2, [r3, #40]	@ 0x28
 800b82c:	e00d      	b.n	800b84a <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800b82e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b830:	041a      	lsls	r2, r3, #16
 800b832:	4b0b      	ldr	r3, [pc, #44]	@ (800b860 <dfifo_alloc+0x1bc>)
 800b834:	889b      	ldrh	r3, [r3, #4]
 800b836:	4619      	mov	r1, r3
 800b838:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b83c:	3b01      	subs	r3, #1
 800b83e:	430a      	orrs	r2, r1
 800b840:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b842:	3340      	adds	r3, #64	@ 0x40
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	440b      	add	r3, r1
 800b848:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800b84a:	2301      	movs	r3, #1
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3744      	adds	r7, #68	@ 0x44
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr
 800b858:	0800f200 	.word	0x0800f200
 800b85c:	e000edf0 	.word	0xe000edf0
 800b860:	20011464 	.word	0x20011464

0800b864 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800b864:	b580      	push	{r7, lr}
 800b866:	b088      	sub	sp, #32
 800b868:	af00      	add	r7, sp, #0
 800b86a:	4603      	mov	r3, r0
 800b86c:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800b86e:	79fb      	ldrb	r3, [r7, #7]
 800b870:	011b      	lsls	r3, r3, #4
 800b872:	4a27      	ldr	r2, [pc, #156]	@ (800b910 <dfifo_device_init+0xac>)
 800b874:	4413      	add	r3, r2
 800b876:	61fb      	str	r3, [r7, #28]
 800b878:	79fb      	ldrb	r3, [r7, #7]
 800b87a:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b87c:	7b3b      	ldrb	r3, [r7, #12]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d001      	beq.n	800b886 <dfifo_device_init+0x22>
    rhport = 0;
 800b882:	2300      	movs	r3, #0
 800b884:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b886:	7b3b      	ldrb	r3, [r7, #12]
 800b888:	4a21      	ldr	r2, [pc, #132]	@ (800b910 <dfifo_device_init+0xac>)
 800b88a:	011b      	lsls	r3, r3, #4
 800b88c:	4413      	add	r3, r2
 800b88e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b890:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	7a1b      	ldrb	r3, [r3, #8]
 800b896:	2240      	movs	r2, #64	@ 0x40
 800b898:	81fa      	strh	r2, [r7, #14]
 800b89a:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800b89c:	89fb      	ldrh	r3, [r7, #14]
 800b89e:	089b      	lsrs	r3, r3, #2
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	f103 0208 	add.w	r2, r3, #8
 800b8a6:	7b7b      	ldrb	r3, [r7, #13]
 800b8a8:	4413      	add	r3, r2
 800b8aa:	b29b      	uxth	r3, r3
 800b8ac:	005b      	lsls	r3, r3, #1
 800b8ae:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800b8b0:	461a      	mov	r2, r3
 800b8b2:	69bb      	ldr	r3, [r7, #24]
 800b8b4:	625a      	str	r2, [r3, #36]	@ 0x24
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8be:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800b8c0:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800b8c2:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800b8c4:	69fb      	ldr	r3, [r7, #28]
 800b8c6:	68db      	ldr	r3, [r3, #12]
 800b8c8:	089b      	lsrs	r3, r3, #2
 800b8ca:	b29a      	uxth	r2, r3
 800b8cc:	4b11      	ldr	r3, [pc, #68]	@ (800b914 <dfifo_device_init+0xb0>)
 800b8ce:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800b8d0:	7dfb      	ldrb	r3, [r7, #23]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d009      	beq.n	800b8ea <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800b8d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b914 <dfifo_device_init+0xb0>)
 800b8d8:	889a      	ldrh	r2, [r3, #4]
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	7a1b      	ldrb	r3, [r3, #8]
 800b8de:	005b      	lsls	r3, r3, #1
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	b29a      	uxth	r2, r3
 800b8e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b914 <dfifo_device_init+0xb0>)
 800b8e8:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800b8ea:	4b0a      	ldr	r3, [pc, #40]	@ (800b914 <dfifo_device_init+0xb0>)
 800b8ec:	889b      	ldrh	r3, [r3, #4]
 800b8ee:	461a      	mov	r2, r3
 800b8f0:	4613      	mov	r3, r2
 800b8f2:	041b      	lsls	r3, r3, #16
 800b8f4:	441a      	add	r2, r3
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800b8fa:	79fb      	ldrb	r3, [r7, #7]
 800b8fc:	2240      	movs	r2, #64	@ 0x40
 800b8fe:	2180      	movs	r1, #128	@ 0x80
 800b900:	4618      	mov	r0, r3
 800b902:	f7ff fecf 	bl	800b6a4 <dfifo_alloc>
}
 800b906:	bf00      	nop
 800b908:	3720      	adds	r7, #32
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	0800f200 	.word	0x0800f200
 800b914:	20011464 	.word	0x20011464

0800b918 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800b918:	b480      	push	{r7}
 800b91a:	b08b      	sub	sp, #44	@ 0x2c
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	4603      	mov	r3, r0
 800b920:	6039      	str	r1, [r7, #0]
 800b922:	71fb      	strb	r3, [r7, #7]
 800b924:	79fb      	ldrb	r3, [r7, #7]
 800b926:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b928:	7c7b      	ldrb	r3, [r7, #17]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d001      	beq.n	800b932 <edpt_activate+0x1a>
    rhport = 0;
 800b92e:	2300      	movs	r3, #0
 800b930:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b932:	7c7b      	ldrb	r3, [r7, #17]
 800b934:	4a4f      	ldr	r2, [pc, #316]	@ (800ba74 <edpt_activate+0x15c>)
 800b936:	011b      	lsls	r3, r3, #4
 800b938:	4413      	add	r3, r2
 800b93a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b93c:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	789b      	ldrb	r3, [r3, #2]
 800b942:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b944:	7cbb      	ldrb	r3, [r7, #18]
 800b946:	f003 030f 	and.w	r3, r3, #15
 800b94a:	b2db      	uxtb	r3, r3
 800b94c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	789b      	ldrb	r3, [r3, #2]
 800b954:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b956:	7cfb      	ldrb	r3, [r7, #19]
 800b958:	09db      	lsrs	r3, r3, #7
 800b95a:	b2db      	uxtb	r3, r3
 800b95c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800b960:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b964:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b968:	0052      	lsls	r2, r2, #1
 800b96a:	4413      	add	r3, r2
 800b96c:	011b      	lsls	r3, r3, #4
 800b96e:	4a42      	ldr	r2, [pc, #264]	@ (800ba78 <edpt_activate+0x160>)
 800b970:	4413      	add	r3, r2
 800b972:	61fb      	str	r3, [r7, #28]
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800b978:	697b      	ldr	r3, [r7, #20]
 800b97a:	889b      	ldrh	r3, [r3, #4]
 800b97c:	b29b      	uxth	r3, r3
 800b97e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b982:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800b984:	69fb      	ldr	r3, [r7, #28]
 800b986:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800b988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b98e:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800b990:	7b3b      	ldrb	r3, [r7, #12]
 800b992:	f003 0306 	and.w	r3, r3, #6
 800b996:	b2db      	uxtb	r3, r3
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d109      	bne.n	800b9b0 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	799b      	ldrb	r3, [r3, #6]
 800b9a0:	3b01      	subs	r3, #1
 800b9a2:	2201      	movs	r2, #1
 800b9a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b9a8:	b2da      	uxtb	r2, r3
 800b9aa:	69fb      	ldr	r3, [r7, #28]
 800b9ac:	731a      	strb	r2, [r3, #12]
 800b9ae:	e003      	b.n	800b9b8 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	799a      	ldrb	r2, [r3, #6]
 800b9b4:	69fb      	ldr	r3, [r7, #28]
 800b9b6:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	895b      	ldrh	r3, [r3, #10]
 800b9c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b9c4:	b29a      	uxth	r2, r3
 800b9c6:	893b      	ldrh	r3, [r7, #8]
 800b9c8:	f362 030a 	bfi	r3, r2, #0, #11
 800b9cc:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800b9ce:	7a7b      	ldrb	r3, [r7, #9]
 800b9d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9d4:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	78db      	ldrb	r3, [r3, #3]
 800b9da:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b9de:	b2da      	uxtb	r2, r3
 800b9e0:	7abb      	ldrb	r3, [r7, #10]
 800b9e2:	f362 0383 	bfi	r3, r2, #2, #2
 800b9e6:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	78db      	ldrb	r3, [r3, #3]
 800b9ec:	f003 0303 	and.w	r3, r3, #3
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	2b01      	cmp	r3, #1
 800b9f4:	d003      	beq.n	800b9fe <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800b9f6:	7afb      	ldrb	r3, [r7, #11]
 800b9f8:	f043 0310 	orr.w	r3, r3, #16
 800b9fc:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800b9fe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ba02:	2b01      	cmp	r3, #1
 800ba04:	d108      	bne.n	800ba18 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800ba06:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ba0a:	f003 030f 	and.w	r3, r3, #15
 800ba0e:	b2da      	uxtb	r2, r3
 800ba10:	897b      	ldrh	r3, [r7, #10]
 800ba12:	f362 1389 	bfi	r3, r2, #6, #4
 800ba16:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800ba18:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	bf14      	ite	ne
 800ba20:	2301      	movne	r3, #1
 800ba22:	2300      	moveq	r3, #0
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	461a      	mov	r2, r3
 800ba28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ba2c:	0112      	lsls	r2, r2, #4
 800ba2e:	4413      	add	r3, r2
 800ba30:	3348      	adds	r3, #72	@ 0x48
 800ba32:	015b      	lsls	r3, r3, #5
 800ba34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba36:	4413      	add	r3, r2
 800ba38:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800ba3a:	68ba      	ldr	r2, [r7, #8]
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800ba40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba42:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800ba46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ba4a:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800ba4e:	2901      	cmp	r1, #1
 800ba50:	d101      	bne.n	800ba56 <edpt_activate+0x13e>
 800ba52:	2100      	movs	r1, #0
 800ba54:	e000      	b.n	800ba58 <edpt_activate+0x140>
 800ba56:	2110      	movs	r1, #16
 800ba58:	440b      	add	r3, r1
 800ba5a:	2101      	movs	r1, #1
 800ba5c:	fa01 f303 	lsl.w	r3, r1, r3
 800ba60:	431a      	orrs	r2, r3
 800ba62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba64:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800ba68:	bf00      	nop
 800ba6a:	372c      	adds	r7, #44	@ 0x2c
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr
 800ba74:	0800f200 	.word	0x0800f200
 800ba78:	200113e4 	.word	0x200113e4

0800ba7c <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800ba7c:	b480      	push	{r7}
 800ba7e:	b08d      	sub	sp, #52	@ 0x34
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	4603      	mov	r3, r0
 800ba84:	71fb      	strb	r3, [r7, #7]
 800ba86:	460b      	mov	r3, r1
 800ba88:	71bb      	strb	r3, [r7, #6]
 800ba8a:	4613      	mov	r3, r2
 800ba8c:	717b      	strb	r3, [r7, #5]
 800ba8e:	79fb      	ldrb	r3, [r7, #7]
 800ba90:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ba92:	7f7b      	ldrb	r3, [r7, #29]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d001      	beq.n	800ba9c <edpt_disable+0x20>
    rhport = 0;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ba9c:	7f7b      	ldrb	r3, [r7, #29]
 800ba9e:	4a5e      	ldr	r2, [pc, #376]	@ (800bc18 <edpt_disable+0x19c>)
 800baa0:	011b      	lsls	r3, r3, #4
 800baa2:	4413      	add	r3, r2
 800baa4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800baa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800baa8:	79bb      	ldrb	r3, [r7, #6]
 800baaa:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800baac:	7fbb      	ldrb	r3, [r7, #30]
 800baae:	f003 030f 	and.w	r3, r3, #15
 800bab2:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800bab4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bab8:	79bb      	ldrb	r3, [r7, #6]
 800baba:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800babc:	7ffb      	ldrb	r3, [r7, #31]
 800babe:	09db      	lsrs	r3, r3, #7
 800bac0:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800bac2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800bac6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800baca:	2b01      	cmp	r3, #1
 800bacc:	bf14      	ite	ne
 800bace:	2301      	movne	r3, #1
 800bad0:	2300      	moveq	r3, #0
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	461a      	mov	r2, r3
 800bad6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bada:	0112      	lsls	r2, r2, #4
 800badc:	4413      	add	r3, r2
 800bade:	3348      	adds	r3, #72	@ 0x48
 800bae0:	015b      	lsls	r3, r3, #5
 800bae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bae4:	4413      	add	r3, r2
 800bae6:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800bae8:	797b      	ldrb	r3, [r7, #5]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d002      	beq.n	800baf4 <edpt_disable+0x78>
 800baee:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800baf2:	e000      	b.n	800baf6 <edpt_disable+0x7a>
 800baf4:	2300      	movs	r3, #0
 800baf6:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800baf8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d145      	bne.n	800bb8c <edpt_disable+0x110>
 800bb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb02:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800bb04:	69bb      	ldr	r3, [r7, #24]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	0fdb      	lsrs	r3, r3, #31
 800bb0a:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800bb0c:	f083 0301 	eor.w	r3, r3, #1
 800bb10:	b2db      	uxtb	r3, r3
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d008      	beq.n	800bb28 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800bb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	6a3b      	ldr	r3, [r7, #32]
 800bb1c:	4313      	orrs	r3, r2
 800bb1e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800bb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb24:	601a      	str	r2, [r3, #0]
 800bb26:	e01e      	b.n	800bb66 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800bb28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800bb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb32:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800bb34:	bf00      	nop
 800bb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb38:	689b      	ldr	r3, [r3, #8]
 800bb3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d0f9      	beq.n	800bb36 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800bb42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	6a3b      	ldr	r3, [r7, #32]
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb50:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800bb52:	bf00      	nop
 800bb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb56:	689b      	ldr	r3, [r3, #8]
 800bb58:	f003 0302 	and.w	r3, r3, #2
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d0f9      	beq.n	800bb54 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800bb60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb62:	2202      	movs	r2, #2
 800bb64:	609a      	str	r2, [r3, #8]
 800bb66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb68:	617b      	str	r3, [r7, #20]
 800bb6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bb6e:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800bb70:	7cfb      	ldrb	r3, [r7, #19]
 800bb72:	019b      	lsls	r3, r3, #6
 800bb74:	f043 0220 	orr.w	r2, r3, #32
 800bb78:	697b      	ldr	r3, [r7, #20]
 800bb7a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800bb7c:	bf00      	nop
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	691b      	ldr	r3, [r3, #16]
 800bb82:	f003 0320 	and.w	r3, r3, #32
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d1f9      	bne.n	800bb7e <edpt_disable+0x102>
}
 800bb8a:	e03f      	b.n	800bc0c <edpt_disable+0x190>
 800bb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8e:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	0fdb      	lsrs	r3, r3, #31
 800bb96:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800bb98:	f083 0301 	eor.w	r3, r3, #1
 800bb9c:	b2db      	uxtb	r3, r3
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d103      	bne.n	800bbaa <edpt_disable+0x12e>
 800bba2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d106      	bne.n	800bbb8 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800bbaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbac:	681a      	ldr	r2, [r3, #0]
 800bbae:	6a3b      	ldr	r3, [r7, #32]
 800bbb0:	431a      	orrs	r2, r3
 800bbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb4:	601a      	str	r2, [r3, #0]
 800bbb6:	e029      	b.n	800bc0c <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800bbb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbba:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800bbbe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800bbc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbc4:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800bbc8:	bf00      	nop
 800bbca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbcc:	695b      	ldr	r3, [r3, #20]
 800bbce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d0f9      	beq.n	800bbca <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800bbd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbd8:	681a      	ldr	r2, [r3, #0]
 800bbda:	6a3b      	ldr	r3, [r7, #32]
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe4:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800bbe6:	bf00      	nop
 800bbe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbea:	689b      	ldr	r3, [r3, #8]
 800bbec:	f003 0302 	and.w	r3, r3, #2
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d0f9      	beq.n	800bbe8 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800bbf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf6:	2202      	movs	r2, #2
 800bbf8:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800bbfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbfc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800bc00:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800bc04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc06:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800bc0a:	bf00      	nop
 800bc0c:	bf00      	nop
 800bc0e:	3734      	adds	r7, #52	@ 0x34
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr
 800bc18:	0800f200 	.word	0x0800f200

0800bc1c <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b08c      	sub	sp, #48	@ 0x30
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	4603      	mov	r3, r0
 800bc24:	460a      	mov	r2, r1
 800bc26:	71fb      	strb	r3, [r7, #7]
 800bc28:	4613      	mov	r3, r2
 800bc2a:	71bb      	strb	r3, [r7, #6]
 800bc2c:	79fb      	ldrb	r3, [r7, #7]
 800bc2e:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bc30:	7cfb      	ldrb	r3, [r7, #19]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d001      	beq.n	800bc3a <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800bc36:	2300      	movs	r3, #0
 800bc38:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bc3a:	7cfb      	ldrb	r3, [r7, #19]
 800bc3c:	4a37      	ldr	r2, [pc, #220]	@ (800bd1c <epin_write_tx_fifo+0x100>)
 800bc3e:	011b      	lsls	r3, r3, #4
 800bc40:	4413      	add	r3, r2
 800bc42:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bc44:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800bc46:	79bb      	ldrb	r3, [r7, #6]
 800bc48:	3348      	adds	r3, #72	@ 0x48
 800bc4a:	015b      	lsls	r3, r3, #5
 800bc4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc4e:	4413      	add	r3, r2
 800bc50:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800bc52:	79bb      	ldrb	r3, [r7, #6]
 800bc54:	015b      	lsls	r3, r3, #5
 800bc56:	3310      	adds	r3, #16
 800bc58:	4a31      	ldr	r2, [pc, #196]	@ (800bd20 <epin_write_tx_fifo+0x104>)
 800bc5a:	4413      	add	r3, r2
 800bc5c:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800bc5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc60:	691b      	ldr	r3, [r3, #16]
 800bc62:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800bc64:	897b      	ldrh	r3, [r7, #10]
 800bc66:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800bc6a:	b29b      	uxth	r3, r3
 800bc6c:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800bc72:	2300      	movs	r3, #0
 800bc74:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bc76:	e045      	b.n	800bd04 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800bc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc7a:	691b      	ldr	r3, [r3, #16]
 800bc7c:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc84:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800bc86:	6a3b      	ldr	r3, [r7, #32]
 800bc88:	895a      	ldrh	r2, [r3, #10]
 800bc8a:	8bbb      	ldrh	r3, [r7, #28]
 800bc8c:	823b      	strh	r3, [r7, #16]
 800bc8e:	4613      	mov	r3, r2
 800bc90:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800bc92:	8a3a      	ldrh	r2, [r7, #16]
 800bc94:	89fb      	ldrh	r3, [r7, #14]
 800bc96:	4293      	cmp	r3, r2
 800bc98:	bf28      	it	cs
 800bc9a:	4613      	movcs	r3, r2
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800bca0:	8b7a      	ldrh	r2, [r7, #26]
 800bca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca4:	699b      	ldr	r3, [r3, #24]
 800bca6:	0099      	lsls	r1, r3, #2
 800bca8:	4b1e      	ldr	r3, [pc, #120]	@ (800bd24 <epin_write_tx_fifo+0x108>)
 800bcaa:	400b      	ands	r3, r1
 800bcac:	429a      	cmp	r2, r3
 800bcae:	d82e      	bhi.n	800bd0e <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800bcb0:	6a3b      	ldr	r3, [r7, #32]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d011      	beq.n	800bcdc <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800bcb8:	79bb      	ldrb	r3, [r7, #6]
 800bcba:	3301      	adds	r3, #1
 800bcbc:	031b      	lsls	r3, r3, #12
 800bcbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcc0:	4413      	add	r3, r2
 800bcc2:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800bcc4:	6a3b      	ldr	r3, [r7, #32]
 800bcc6:	6858      	ldr	r0, [r3, #4]
 800bcc8:	8b7a      	ldrh	r2, [r7, #26]
 800bcca:	2301      	movs	r3, #1
 800bccc:	6979      	ldr	r1, [r7, #20]
 800bcce:	f7fd f861 	bl	8008d94 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800bcd2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bcd4:	8b7b      	ldrh	r3, [r7, #26]
 800bcd6:	4413      	add	r3, r2
 800bcd8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bcda:	e010      	b.n	800bcfe <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800bcdc:	6a3b      	ldr	r3, [r7, #32]
 800bcde:	681a      	ldr	r2, [r3, #0]
 800bce0:	8b7b      	ldrh	r3, [r7, #26]
 800bce2:	79b9      	ldrb	r1, [r7, #6]
 800bce4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bce6:	f001 fd3a 	bl	800d75e <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800bcea:	6a3b      	ldr	r3, [r7, #32]
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	8b7b      	ldrh	r3, [r7, #26]
 800bcf0:	441a      	add	r2, r3
 800bcf2:	6a3b      	ldr	r3, [r7, #32]
 800bcf4:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800bcf6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bcf8:	8b7b      	ldrh	r3, [r7, #26]
 800bcfa:	4413      	add	r3, r2
 800bcfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800bcfe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bd00:	3301      	adds	r3, #1
 800bd02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bd04:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800bd06:	8bfb      	ldrh	r3, [r7, #30]
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d3b5      	bcc.n	800bc78 <epin_write_tx_fifo+0x5c>
 800bd0c:	e000      	b.n	800bd10 <epin_write_tx_fifo+0xf4>
      break;
 800bd0e:	bf00      	nop
    }
  }
  return total_bytes_written;
 800bd10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3730      	adds	r7, #48	@ 0x30
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	bf00      	nop
 800bd1c:	0800f200 	.word	0x0800f200
 800bd20:	200113e4 	.word	0x200113e4
 800bd24:	0003fffc 	.word	0x0003fffc

0800bd28 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b092      	sub	sp, #72	@ 0x48
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	4603      	mov	r3, r0
 800bd30:	71fb      	strb	r3, [r7, #7]
 800bd32:	460b      	mov	r3, r1
 800bd34:	71bb      	strb	r3, [r7, #6]
 800bd36:	4613      	mov	r3, r2
 800bd38:	717b      	strb	r3, [r7, #5]
 800bd3a:	79fb      	ldrb	r3, [r7, #7]
 800bd3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bd40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d002      	beq.n	800bd4e <edpt_schedule_packets+0x26>
    rhport = 0;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bd4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd52:	4a77      	ldr	r2, [pc, #476]	@ (800bf30 <edpt_schedule_packets+0x208>)
 800bd54:	011b      	lsls	r3, r3, #4
 800bd56:	4413      	add	r3, r2
 800bd58:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bd5a:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800bd5c:	79ba      	ldrb	r2, [r7, #6]
 800bd5e:	797b      	ldrb	r3, [r7, #5]
 800bd60:	0052      	lsls	r2, r2, #1
 800bd62:	4413      	add	r3, r2
 800bd64:	011b      	lsls	r3, r3, #4
 800bd66:	4a73      	ldr	r2, [pc, #460]	@ (800bf34 <edpt_schedule_packets+0x20c>)
 800bd68:	4413      	add	r3, r2
 800bd6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800bd6c:	797b      	ldrb	r3, [r7, #5]
 800bd6e:	2b01      	cmp	r3, #1
 800bd70:	bf14      	ite	ne
 800bd72:	2301      	movne	r3, #1
 800bd74:	2300      	moveq	r3, #0
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	461a      	mov	r2, r3
 800bd7a:	79bb      	ldrb	r3, [r7, #6]
 800bd7c:	0112      	lsls	r2, r2, #4
 800bd7e:	4413      	add	r3, r2
 800bd80:	3348      	adds	r3, #72	@ 0x48
 800bd82:	015b      	lsls	r3, r3, #5
 800bd84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd86:	4413      	add	r3, r2
 800bd88:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800bd8a:	79bb      	ldrb	r3, [r7, #6]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d11e      	bne.n	800bdce <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800bd90:	797b      	ldrb	r3, [r7, #5]
 800bd92:	4a69      	ldr	r2, [pc, #420]	@ (800bf38 <edpt_schedule_packets+0x210>)
 800bd94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd98:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bd9a:	2340      	movs	r3, #64	@ 0x40
 800bd9c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800bd9e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800bda0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bda2:	4293      	cmp	r3, r2
 800bda4:	bf28      	it	cs
 800bda6:	4613      	movcs	r3, r2
 800bda8:	b29b      	uxth	r3, r3
 800bdaa:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800bdae:	797b      	ldrb	r3, [r7, #5]
 800bdb0:	4a61      	ldr	r2, [pc, #388]	@ (800bf38 <edpt_schedule_packets+0x210>)
 800bdb2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bdb6:	797b      	ldrb	r3, [r7, #5]
 800bdb8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800bdbc:	1a8a      	subs	r2, r1, r2
 800bdbe:	b291      	uxth	r1, r2
 800bdc0:	4a5d      	ldr	r2, [pc, #372]	@ (800bf38 <edpt_schedule_packets+0x210>)
 800bdc2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bdcc:	e019      	b.n	800be02 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800bdce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdd0:	891b      	ldrh	r3, [r3, #8]
 800bdd2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800bdd6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bdda:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bddc:	8952      	ldrh	r2, [r2, #10]
 800bdde:	627b      	str	r3, [r7, #36]	@ 0x24
 800bde0:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800bde2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bde4:	6a3b      	ldr	r3, [r7, #32]
 800bde6:	4413      	add	r3, r2
 800bde8:	1e5a      	subs	r2, r3, #1
 800bdea:	6a3b      	ldr	r3, [r7, #32]
 800bdec:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdf0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800bdf4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d102      	bne.n	800be02 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800be02:	2300      	movs	r3, #0
 800be04:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800be06:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800be0a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	f362 0312 	bfi	r3, r2, #0, #19
 800be14:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800be16:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800be1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be1e:	b29a      	uxth	r2, r3
 800be20:	8b7b      	ldrh	r3, [r7, #26]
 800be22:	f362 03cc 	bfi	r3, r2, #3, #10
 800be26:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800be28:	69ba      	ldr	r2, [r7, #24]
 800be2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be2c:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800be2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800be34:	7dfb      	ldrb	r3, [r7, #23]
 800be36:	f043 0304 	orr.w	r3, r3, #4
 800be3a:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800be3c:	7dfb      	ldrb	r3, [r7, #23]
 800be3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be42:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800be44:	7dbb      	ldrb	r3, [r7, #22]
 800be46:	f003 030c 	and.w	r3, r3, #12
 800be4a:	b2db      	uxtb	r3, r3
 800be4c:	2b04      	cmp	r3, #4
 800be4e:	d116      	bne.n	800be7e <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800be50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be52:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800be56:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800be5e:	b29b      	uxth	r3, r3
 800be60:	f003 0301 	and.w	r3, r3, #1
 800be64:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800be66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d004      	beq.n	800be76 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800be6c:	7dfb      	ldrb	r3, [r7, #23]
 800be6e:	f043 0310 	orr.w	r3, r3, #16
 800be72:	75fb      	strb	r3, [r7, #23]
 800be74:	e003      	b.n	800be7e <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800be76:	7dfb      	ldrb	r3, [r7, #23]
 800be78:	f043 0320 	orr.w	r3, r3, #32
 800be7c:	75fb      	strb	r3, [r7, #23]
 800be7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be80:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800be86:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800be88:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800be8a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800be8e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800be92:	2b00      	cmp	r3, #0
 800be94:	d021      	beq.n	800beda <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800be96:	797b      	ldrb	r3, [r7, #5]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d10b      	bne.n	800beb4 <edpt_schedule_packets+0x18c>
 800be9c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d007      	beq.n	800beb4 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800bea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800beac:	4611      	mov	r1, r2
 800beae:	4618      	mov	r0, r3
 800beb0:	f7fd faff 	bl	80094b2 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800beb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	461a      	mov	r2, r3
 800beba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bebc:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800bebe:	697a      	ldr	r2, [r7, #20]
 800bec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec2:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800bec4:	79bb      	ldrb	r3, [r7, #6]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d12e      	bne.n	800bf28 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800beca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800becc:	681a      	ldr	r2, [r3, #0]
 800bece:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bed2:	441a      	add	r2, r3
 800bed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bed6:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800bed8:	e026      	b.n	800bf28 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800beda:	697a      	ldr	r2, [r7, #20]
 800bedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bede:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800bee0:	797b      	ldrb	r3, [r7, #5]
 800bee2:	2b01      	cmp	r3, #1
 800bee4:	d120      	bne.n	800bf28 <edpt_schedule_packets+0x200>
 800bee6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800beea:	2b00      	cmp	r3, #0
 800beec:	d01c      	beq.n	800bf28 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800beee:	79ba      	ldrb	r2, [r7, #6]
 800bef0:	79fb      	ldrb	r3, [r7, #7]
 800bef2:	4611      	mov	r1, r2
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7ff fe91 	bl	800bc1c <epin_write_tx_fifo>
 800befa:	4603      	mov	r3, r0
 800befc:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800befe:	79bb      	ldrb	r3, [r7, #6]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d011      	beq.n	800bf28 <edpt_schedule_packets+0x200>
 800bf04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf06:	891b      	ldrh	r3, [r3, #8]
 800bf08:	461a      	mov	r2, r3
 800bf0a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bf0c:	1ad3      	subs	r3, r2, r3
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	dd0a      	ble.n	800bf28 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800bf12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf14:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800bf18:	79bb      	ldrb	r3, [r7, #6]
 800bf1a:	2101      	movs	r1, #1
 800bf1c:	fa01 f303 	lsl.w	r3, r1, r3
 800bf20:	431a      	orrs	r2, r3
 800bf22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf24:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800bf28:	bf00      	nop
 800bf2a:	3748      	adds	r7, #72	@ 0x48
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}
 800bf30:	0800f200 	.word	0x0800f200
 800bf34:	200113e4 	.word	0x200113e4
 800bf38:	20011464 	.word	0x20011464

0800bf3c <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b08c      	sub	sp, #48	@ 0x30
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	4603      	mov	r3, r0
 800bf44:	6039      	str	r1, [r7, #0]
 800bf46:	71fb      	strb	r3, [r7, #7]
 800bf48:	79fb      	ldrb	r3, [r7, #7]
 800bf4a:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bf4c:	7dfb      	ldrb	r3, [r7, #23]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d001      	beq.n	800bf56 <dcd_init+0x1a>
    rhport = 0;
 800bf52:	2300      	movs	r3, #0
 800bf54:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bf56:	7dfb      	ldrb	r3, [r7, #23]
 800bf58:	4a43      	ldr	r2, [pc, #268]	@ (800c068 <dcd_init+0x12c>)
 800bf5a:	011b      	lsls	r3, r3, #4
 800bf5c:	4413      	add	r3, r2
 800bf5e:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bf60:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800bf62:	2208      	movs	r2, #8
 800bf64:	2100      	movs	r1, #0
 800bf66:	4841      	ldr	r0, [pc, #260]	@ (800c06c <dcd_init+0x130>)
 800bf68:	f002 faee 	bl	800e548 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800bf6c:	2101      	movs	r1, #1
 800bf6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf70:	f001 fafa 	bl	800d568 <dwc2_core_is_highspeed>
 800bf74:	4603      	mov	r3, r0
 800bf76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bf7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf7c:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bf7e:	69bb      	ldr	r3, [r7, #24]
 800bf80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf82:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800bf84:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800bf86:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800bf8a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bf8e:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800bf92:	79fb      	ldrb	r3, [r7, #7]
 800bf94:	4618      	mov	r0, r3
 800bf96:	f001 fb05 	bl	800d5a4 <dwc2_core_init>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	f083 0301 	eor.w	r3, r3, #1
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d00a      	beq.n	800bfbc <dcd_init+0x80>
 800bfa6:	4b32      	ldr	r3, [pc, #200]	@ (800c070 <dcd_init+0x134>)
 800bfa8:	61fb      	str	r3, [r7, #28]
 800bfaa:	69fb      	ldr	r3, [r7, #28]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d000      	beq.n	800bfb8 <dcd_init+0x7c>
 800bfb6:	be00      	bkpt	0x0000
 800bfb8:	2300      	movs	r3, #0
 800bfba:	e050      	b.n	800c05e <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800bfbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfbe:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bfc2:	f023 0303 	bic.w	r3, r3, #3
 800bfc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800bfc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d00d      	beq.n	800bfec <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bfd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfd4:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800bfd6:	7b3b      	ldrb	r3, [r7, #12]
 800bfd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bfdc:	b2db      	uxtb	r3, r3
 800bfde:	2b80      	cmp	r3, #128	@ 0x80
 800bfe0:	d108      	bne.n	800bff4 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800bfe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfe4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bfe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bfea:	e003      	b.n	800bff4 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800bfec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfee:	f043 0303 	orr.w	r3, r3, #3
 800bff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800bff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bff6:	f043 0304 	orr.w	r3, r3, #4
 800bffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800bffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c000:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800c004:	79fb      	ldrb	r3, [r7, #7]
 800c006:	4618      	mov	r0, r3
 800c008:	f000 f8e2 	bl	800c1d0 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800c00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00e:	68db      	ldr	r3, [r3, #12]
 800c010:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c014:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c01a:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800c01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800c024:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800c028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02a:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800c02c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02e:	699a      	ldr	r2, [r3, #24]
 800c030:	4b10      	ldr	r3, [pc, #64]	@ (800c074 <dcd_init+0x138>)
 800c032:	4313      	orrs	r3, r2
 800c034:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c036:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800c038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c03a:	689b      	ldr	r3, [r3, #8]
 800c03c:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800c03e:	6a3b      	ldr	r3, [r7, #32]
 800c040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c044:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800c046:	6a3b      	ldr	r3, [r7, #32]
 800c048:	f043 0301 	orr.w	r3, r3, #1
 800c04c:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800c04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c050:	6a3a      	ldr	r2, [r7, #32]
 800c052:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800c054:	79fb      	ldrb	r3, [r7, #7]
 800c056:	4618      	mov	r0, r3
 800c058:	f000 f898 	bl	800c18c <dcd_connect>
  return true;
 800c05c:	2301      	movs	r3, #1
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3730      	adds	r7, #48	@ 0x30
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
 800c066:	bf00      	nop
 800c068:	0800f200 	.word	0x0800f200
 800c06c:	20011464 	.word	0x20011464
 800c070:	e000edf0 	.word	0xe000edf0
 800c074:	80003004 	.word	0x80003004

0800c078 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	4603      	mov	r3, r0
 800c080:	71fb      	strb	r3, [r7, #7]
 800c082:	79fb      	ldrb	r3, [r7, #7]
 800c084:	73fb      	strb	r3, [r7, #15]
 800c086:	2301      	movs	r3, #1
 800c088:	73bb      	strb	r3, [r7, #14]
 800c08a:	2301      	movs	r3, #1
 800c08c:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800c08e:	7bfb      	ldrb	r3, [r7, #15]
 800c090:	4a0c      	ldr	r2, [pc, #48]	@ (800c0c4 <dcd_int_enable+0x4c>)
 800c092:	011b      	lsls	r3, r3, #4
 800c094:	4413      	add	r3, r2
 800c096:	3304      	adds	r3, #4
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800c09c:	7b7b      	ldrb	r3, [r7, #13]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d005      	beq.n	800c0ae <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800c0a2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f7ff fa7a 	bl	800b5a0 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800c0ac:	e004      	b.n	800c0b8 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800c0ae:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7ff fa92 	bl	800b5dc <__NVIC_DisableIRQ>
}
 800c0b8:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800c0ba:	bf00      	nop
 800c0bc:	3710      	adds	r7, #16
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
 800c0c2:	bf00      	nop
 800c0c4:	0800f200 	.word	0x0800f200

0800c0c8 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	71fb      	strb	r3, [r7, #7]
 800c0d2:	79fb      	ldrb	r3, [r7, #7]
 800c0d4:	73fb      	strb	r3, [r7, #15]
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	73bb      	strb	r3, [r7, #14]
 800c0da:	2300      	movs	r3, #0
 800c0dc:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800c0de:	7bfb      	ldrb	r3, [r7, #15]
 800c0e0:	4a0c      	ldr	r2, [pc, #48]	@ (800c114 <dcd_int_disable+0x4c>)
 800c0e2:	011b      	lsls	r3, r3, #4
 800c0e4:	4413      	add	r3, r2
 800c0e6:	3304      	adds	r3, #4
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800c0ec:	7b7b      	ldrb	r3, [r7, #13]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d005      	beq.n	800c0fe <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800c0f2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7ff fa52 	bl	800b5a0 <__NVIC_EnableIRQ>
}
 800c0fc:	e004      	b.n	800c108 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800c0fe:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800c102:	4618      	mov	r0, r3
 800c104:	f7ff fa6a 	bl	800b5dc <__NVIC_DisableIRQ>
}
 800c108:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800c10a:	bf00      	nop
 800c10c:	3710      	adds	r7, #16
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	0800f200 	.word	0x0800f200

0800c118 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800c118:	b580      	push	{r7, lr}
 800c11a:	b086      	sub	sp, #24
 800c11c:	af02      	add	r7, sp, #8
 800c11e:	4603      	mov	r3, r0
 800c120:	460a      	mov	r2, r1
 800c122:	71fb      	strb	r3, [r7, #7]
 800c124:	4613      	mov	r3, r2
 800c126:	71bb      	strb	r3, [r7, #6]
 800c128:	79fb      	ldrb	r3, [r7, #7]
 800c12a:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c12c:	7a7b      	ldrb	r3, [r7, #9]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d001      	beq.n	800c136 <dcd_set_address+0x1e>
    rhport = 0;
 800c132:	2300      	movs	r3, #0
 800c134:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c136:	7a7b      	ldrb	r3, [r7, #9]
 800c138:	4a13      	ldr	r2, [pc, #76]	@ (800c188 <dcd_set_address+0x70>)
 800c13a:	011b      	lsls	r3, r3, #4
 800c13c:	4413      	add	r3, r2
 800c13e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c140:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800c148:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800c14c:	79bb      	ldrb	r3, [r7, #6]
 800c14e:	011b      	lsls	r3, r3, #4
 800c150:	431a      	orrs	r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800c158:	2300      	movs	r3, #0
 800c15a:	72fb      	strb	r3, [r7, #11]
 800c15c:	2301      	movs	r3, #1
 800c15e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800c160:	7abb      	ldrb	r3, [r7, #10]
 800c162:	2b01      	cmp	r3, #1
 800c164:	d101      	bne.n	800c16a <dcd_set_address+0x52>
 800c166:	2280      	movs	r2, #128	@ 0x80
 800c168:	e000      	b.n	800c16c <dcd_set_address+0x54>
 800c16a:	2200      	movs	r2, #0
 800c16c:	7afb      	ldrb	r3, [r7, #11]
 800c16e:	4313      	orrs	r3, r2
 800c170:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800c172:	79f8      	ldrb	r0, [r7, #7]
 800c174:	2300      	movs	r3, #0
 800c176:	9300      	str	r3, [sp, #0]
 800c178:	2300      	movs	r3, #0
 800c17a:	2200      	movs	r2, #0
 800c17c:	f000 f94a 	bl	800c414 <dcd_edpt_xfer>
}
 800c180:	bf00      	nop
 800c182:	3710      	adds	r7, #16
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}
 800c188:	0800f200 	.word	0x0800f200

0800c18c <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800c18c:	b480      	push	{r7}
 800c18e:	b085      	sub	sp, #20
 800c190:	af00      	add	r7, sp, #0
 800c192:	4603      	mov	r3, r0
 800c194:	71fb      	strb	r3, [r7, #7]
 800c196:	79fb      	ldrb	r3, [r7, #7]
 800c198:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c19a:	7afb      	ldrb	r3, [r7, #11]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d001      	beq.n	800c1a4 <dcd_connect+0x18>
    rhport = 0;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c1a4:	7afb      	ldrb	r3, [r7, #11]
 800c1a6:	4a09      	ldr	r2, [pc, #36]	@ (800c1cc <dcd_connect+0x40>)
 800c1a8:	011b      	lsls	r3, r3, #4
 800c1aa:	4413      	add	r3, r2
 800c1ac:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c1ae:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800c1b6:	f023 0202 	bic.w	r2, r3, #2
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800c1c0:	bf00      	nop
 800c1c2:	3714      	adds	r7, #20
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ca:	4770      	bx	lr
 800c1cc:	0800f200 	.word	0x0800f200

0800c1d0 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800c1d0:	b480      	push	{r7}
 800c1d2:	b085      	sub	sp, #20
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	71fb      	strb	r3, [r7, #7]
 800c1da:	79fb      	ldrb	r3, [r7, #7]
 800c1dc:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c1de:	7afb      	ldrb	r3, [r7, #11]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d001      	beq.n	800c1e8 <dcd_disconnect+0x18>
    rhport = 0;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c1e8:	7afb      	ldrb	r3, [r7, #11]
 800c1ea:	4a09      	ldr	r2, [pc, #36]	@ (800c210 <dcd_disconnect+0x40>)
 800c1ec:	011b      	lsls	r3, r3, #4
 800c1ee:	4413      	add	r3, r2
 800c1f0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c1f2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800c1fa:	f043 0202 	orr.w	r2, r3, #2
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800c204:	bf00      	nop
 800c206:	3714      	adds	r7, #20
 800c208:	46bd      	mov	sp, r7
 800c20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20e:	4770      	bx	lr
 800c210:	0800f200 	.word	0x0800f200

0800c214 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800c214:	b480      	push	{r7}
 800c216:	b085      	sub	sp, #20
 800c218:	af00      	add	r7, sp, #0
 800c21a:	4603      	mov	r3, r0
 800c21c:	460a      	mov	r2, r1
 800c21e:	71fb      	strb	r3, [r7, #7]
 800c220:	4613      	mov	r3, r2
 800c222:	71bb      	strb	r3, [r7, #6]
 800c224:	79fb      	ldrb	r3, [r7, #7]
 800c226:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c228:	7afb      	ldrb	r3, [r7, #11]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d001      	beq.n	800c232 <dcd_sof_enable+0x1e>
    rhport = 0;
 800c22e:	2300      	movs	r3, #0
 800c230:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c232:	7afb      	ldrb	r3, [r7, #11]
 800c234:	4a10      	ldr	r2, [pc, #64]	@ (800c278 <dcd_sof_enable+0x64>)
 800c236:	011b      	lsls	r3, r3, #4
 800c238:	4413      	add	r3, r2
 800c23a:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c23c:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800c23e:	4a0f      	ldr	r2, [pc, #60]	@ (800c27c <dcd_sof_enable+0x68>)
 800c240:	79bb      	ldrb	r3, [r7, #6]
 800c242:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800c244:	79bb      	ldrb	r3, [r7, #6]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d009      	beq.n	800c25e <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	2208      	movs	r2, #8
 800c24e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	699b      	ldr	r3, [r3, #24]
 800c254:	f043 0208 	orr.w	r2, r3, #8
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800c25c:	e005      	b.n	800c26a <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	699b      	ldr	r3, [r3, #24]
 800c262:	f023 0208 	bic.w	r2, r3, #8
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	619a      	str	r2, [r3, #24]
}
 800c26a:	bf00      	nop
 800c26c:	3714      	adds	r7, #20
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	0800f200 	.word	0x0800f200
 800c27c:	20011464 	.word	0x20011464

0800c280 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800c280:	b580      	push	{r7, lr}
 800c282:	b084      	sub	sp, #16
 800c284:	af00      	add	r7, sp, #0
 800c286:	4603      	mov	r3, r0
 800c288:	6039      	str	r1, [r7, #0]
 800c28a:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	7899      	ldrb	r1, [r3, #2]
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	889b      	ldrh	r3, [r3, #4]
 800c298:	b29b      	uxth	r3, r3
 800c29a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c29e:	b29a      	uxth	r2, r3
 800c2a0:	79fb      	ldrb	r3, [r7, #7]
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f7ff f9fe 	bl	800b6a4 <dfifo_alloc>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	f083 0301 	eor.w	r3, r3, #1
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d00a      	beq.n	800c2ca <dcd_edpt_open+0x4a>
 800c2b4:	4b0a      	ldr	r3, [pc, #40]	@ (800c2e0 <dcd_edpt_open+0x60>)
 800c2b6:	60fb      	str	r3, [r7, #12]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f003 0301 	and.w	r3, r3, #1
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d000      	beq.n	800c2c6 <dcd_edpt_open+0x46>
 800c2c4:	be00      	bkpt	0x0000
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	e005      	b.n	800c2d6 <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800c2ca:	79fb      	ldrb	r3, [r7, #7]
 800c2cc:	6839      	ldr	r1, [r7, #0]
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f7ff fb22 	bl	800b918 <edpt_activate>
  return true;
 800c2d4:	2301      	movs	r3, #1
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	3710      	adds	r7, #16
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	bd80      	pop	{r7, pc}
 800c2de:	bf00      	nop
 800c2e0:	e000edf0 	.word	0xe000edf0

0800c2e4 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b08c      	sub	sp, #48	@ 0x30
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	71fb      	strb	r3, [r7, #7]
 800c2ee:	79fb      	ldrb	r3, [r7, #7]
 800c2f0:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c2f2:	7ffb      	ldrb	r3, [r7, #31]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d001      	beq.n	800c2fc <dcd_edpt_close_all+0x18>
    rhport = 0;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c2fc:	7ffb      	ldrb	r3, [r7, #31]
 800c2fe:	4a42      	ldr	r2, [pc, #264]	@ (800c408 <dcd_edpt_close_all+0x124>)
 800c300:	011b      	lsls	r3, r3, #4
 800c302:	4413      	add	r3, r2
 800c304:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c306:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800c308:	79fb      	ldrb	r3, [r7, #7]
 800c30a:	4a3f      	ldr	r2, [pc, #252]	@ (800c408 <dcd_edpt_close_all+0x124>)
 800c30c:	011b      	lsls	r3, r3, #4
 800c30e:	4413      	add	r3, r2
 800c310:	3308      	adds	r3, #8
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800c318:	2000      	movs	r0, #0
 800c31a:	f7fe fc23 	bl	800ab64 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800c31e:	4b3b      	ldr	r3, [pc, #236]	@ (800c40c <dcd_edpt_close_all+0x128>)
 800c320:	2200      	movs	r2, #0
 800c322:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800c324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c326:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800c32a:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800c32e:	2301      	movs	r3, #1
 800c330:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c334:	e038      	b.n	800c3a8 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800c336:	2300      	movs	r3, #0
 800c338:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c33c:	e02b      	b.n	800c396 <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800c33e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800c342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c346:	0112      	lsls	r2, r2, #4
 800c348:	4413      	add	r3, r2
 800c34a:	3348      	adds	r3, #72	@ 0x48
 800c34c:	015b      	lsls	r3, r3, #5
 800c34e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c350:	4413      	add	r3, r2
 800c352:	623b      	str	r3, [r7, #32]
 800c354:	6a3b      	ldr	r3, [r7, #32]
 800c356:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c358:	69bb      	ldr	r3, [r7, #24]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	0fdb      	lsrs	r3, r3, #31
 800c35e:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800c360:	2b00      	cmp	r3, #0
 800c362:	d005      	beq.n	800c370 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800c364:	6a3b      	ldr	r3, [r7, #32]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800c36c:	6a3b      	ldr	r3, [r7, #32]
 800c36e:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800c370:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c374:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c378:	f1c3 0301 	rsb	r3, r3, #1
 800c37c:	4924      	ldr	r1, [pc, #144]	@ (800c410 <dcd_edpt_close_all+0x12c>)
 800c37e:	0052      	lsls	r2, r2, #1
 800c380:	4413      	add	r3, r2
 800c382:	011b      	lsls	r3, r3, #4
 800c384:	440b      	add	r3, r1
 800c386:	330a      	adds	r3, #10
 800c388:	2200      	movs	r2, #0
 800c38a:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800c38c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c390:	3301      	adds	r3, #1
 800c392:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c396:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d9cf      	bls.n	800c33e <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800c39e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c3a8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c3ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d3c0      	bcc.n	800c336 <dcd_edpt_close_all+0x52>
 800c3b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b6:	613b      	str	r3, [r7, #16]
 800c3b8:	2310      	movs	r3, #16
 800c3ba:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800c3bc:	7bfb      	ldrb	r3, [r7, #15]
 800c3be:	019b      	lsls	r3, r3, #6
 800c3c0:	f043 0220 	orr.w	r2, r3, #32
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800c3c8:	bf00      	nop
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	691b      	ldr	r3, [r3, #16]
 800c3ce:	f003 0320 	and.w	r3, r3, #32
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d1f9      	bne.n	800c3ca <dcd_edpt_close_all+0xe6>
}
 800c3d6:	bf00      	nop
 800c3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3da:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	2210      	movs	r2, #16
 800c3e0:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800c3e2:	bf00      	nop
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	f003 0310 	and.w	r3, r3, #16
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d1f9      	bne.n	800c3e4 <dcd_edpt_close_all+0x100>
}
 800c3f0:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800c3f2:	79fb      	ldrb	r3, [r7, #7]
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f7ff fa35 	bl	800b864 <dfifo_device_init>

  usbd_spin_unlock(false);
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	f7fe fbd6 	bl	800abac <usbd_spin_unlock>
}
 800c400:	bf00      	nop
 800c402:	3730      	adds	r7, #48	@ 0x30
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}
 800c408:	0800f200 	.word	0x0800f200
 800c40c:	20011464 	.word	0x20011464
 800c410:	200113e4 	.word	0x200113e4

0800c414 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af00      	add	r7, sp, #0
 800c41a:	603a      	str	r2, [r7, #0]
 800c41c:	461a      	mov	r2, r3
 800c41e:	4603      	mov	r3, r0
 800c420:	71fb      	strb	r3, [r7, #7]
 800c422:	460b      	mov	r3, r1
 800c424:	71bb      	strb	r3, [r7, #6]
 800c426:	4613      	mov	r3, r2
 800c428:	80bb      	strh	r3, [r7, #4]
 800c42a:	79bb      	ldrb	r3, [r7, #6]
 800c42c:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c42e:	7bbb      	ldrb	r3, [r7, #14]
 800c430:	f003 030f 	and.w	r3, r3, #15
 800c434:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c436:	75bb      	strb	r3, [r7, #22]
 800c438:	79bb      	ldrb	r3, [r7, #6]
 800c43a:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c43c:	7bfb      	ldrb	r3, [r7, #15]
 800c43e:	09db      	lsrs	r3, r3, #7
 800c440:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c442:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800c444:	7dba      	ldrb	r2, [r7, #22]
 800c446:	7d7b      	ldrb	r3, [r7, #21]
 800c448:	0052      	lsls	r2, r2, #1
 800c44a:	4413      	add	r3, r2
 800c44c:	011b      	lsls	r3, r3, #4
 800c44e:	4a1b      	ldr	r2, [pc, #108]	@ (800c4bc <dcd_edpt_xfer+0xa8>)
 800c450:	4413      	add	r3, r2
 800c452:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800c454:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c458:	4618      	mov	r0, r3
 800c45a:	f7fe fb83 	bl	800ab64 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	895b      	ldrh	r3, [r3, #10]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d102      	bne.n	800c46c <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800c466:	2300      	movs	r3, #0
 800c468:	75fb      	strb	r3, [r7, #23]
 800c46a:	e01c      	b.n	800c4a6 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800c46c:	693b      	ldr	r3, [r7, #16]
 800c46e:	683a      	ldr	r2, [r7, #0]
 800c470:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	2200      	movs	r2, #0
 800c476:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	88ba      	ldrh	r2, [r7, #4]
 800c47c:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	7b1a      	ldrb	r2, [r3, #12]
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800c486:	7dbb      	ldrb	r3, [r7, #22]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d104      	bne.n	800c496 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800c48c:	7d7b      	ldrb	r3, [r7, #21]
 800c48e:	490c      	ldr	r1, [pc, #48]	@ (800c4c0 <dcd_edpt_xfer+0xac>)
 800c490:	88ba      	ldrh	r2, [r7, #4]
 800c492:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800c496:	7d7a      	ldrb	r2, [r7, #21]
 800c498:	7db9      	ldrb	r1, [r7, #22]
 800c49a:	79fb      	ldrb	r3, [r7, #7]
 800c49c:	4618      	mov	r0, r3
 800c49e:	f7ff fc43 	bl	800bd28 <edpt_schedule_packets>
    ret = true;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800c4a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f7fe fb7e 	bl	800abac <usbd_spin_unlock>

  return ret;
 800c4b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3718      	adds	r7, #24
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	200113e4 	.word	0x200113e4
 800c4c0:	20011464 	.word	0x20011464

0800c4c4 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b086      	sub	sp, #24
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	603a      	str	r2, [r7, #0]
 800c4cc:	461a      	mov	r2, r3
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	71fb      	strb	r3, [r7, #7]
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	71bb      	strb	r3, [r7, #6]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	88db      	ldrh	r3, [r3, #6]
 800c4de:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d00a      	beq.n	800c4fe <dcd_edpt_xfer_fifo+0x3a>
 800c4e8:	4b25      	ldr	r3, [pc, #148]	@ (800c580 <dcd_edpt_xfer_fifo+0xbc>)
 800c4ea:	60fb      	str	r3, [r7, #12]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f003 0301 	and.w	r3, r3, #1
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d000      	beq.n	800c4fa <dcd_edpt_xfer_fifo+0x36>
 800c4f8:	be00      	bkpt	0x0000
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	e03b      	b.n	800c576 <dcd_edpt_xfer_fifo+0xb2>
 800c4fe:	79bb      	ldrb	r3, [r7, #6]
 800c500:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c502:	7abb      	ldrb	r3, [r7, #10]
 800c504:	f003 030f 	and.w	r3, r3, #15
 800c508:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c50a:	75bb      	strb	r3, [r7, #22]
 800c50c:	79bb      	ldrb	r3, [r7, #6]
 800c50e:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c510:	7afb      	ldrb	r3, [r7, #11]
 800c512:	09db      	lsrs	r3, r3, #7
 800c514:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c516:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800c518:	7dba      	ldrb	r2, [r7, #22]
 800c51a:	7d7b      	ldrb	r3, [r7, #21]
 800c51c:	0052      	lsls	r2, r2, #1
 800c51e:	4413      	add	r3, r2
 800c520:	011b      	lsls	r3, r3, #4
 800c522:	4a18      	ldr	r2, [pc, #96]	@ (800c584 <dcd_edpt_xfer_fifo+0xc0>)
 800c524:	4413      	add	r3, r2
 800c526:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800c528:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c52c:	4618      	mov	r0, r3
 800c52e:	f7fe fb19 	bl	800ab64 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	895b      	ldrh	r3, [r3, #10]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d102      	bne.n	800c540 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800c53a:	2300      	movs	r3, #0
 800c53c:	75fb      	strb	r3, [r7, #23]
 800c53e:	e014      	b.n	800c56a <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	2200      	movs	r2, #0
 800c544:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800c546:	693b      	ldr	r3, [r7, #16]
 800c548:	683a      	ldr	r2, [r7, #0]
 800c54a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	88ba      	ldrh	r2, [r7, #4]
 800c550:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	7b1a      	ldrb	r2, [r3, #12]
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800c55a:	7d7a      	ldrb	r2, [r7, #21]
 800c55c:	7db9      	ldrb	r1, [r7, #22]
 800c55e:	79fb      	ldrb	r3, [r7, #7]
 800c560:	4618      	mov	r0, r3
 800c562:	f7ff fbe1 	bl	800bd28 <edpt_schedule_packets>
    ret = true;
 800c566:	2301      	movs	r3, #1
 800c568:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800c56a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c56e:	4618      	mov	r0, r3
 800c570:	f7fe fb1c 	bl	800abac <usbd_spin_unlock>

  return ret;
 800c574:	7dfb      	ldrb	r3, [r7, #23]
}
 800c576:	4618      	mov	r0, r3
 800c578:	3718      	adds	r7, #24
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	e000edf0 	.word	0xe000edf0
 800c584:	200113e4 	.word	0x200113e4

0800c588 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800c588:	b580      	push	{r7, lr}
 800c58a:	b086      	sub	sp, #24
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	4603      	mov	r3, r0
 800c590:	460a      	mov	r2, r1
 800c592:	71fb      	strb	r3, [r7, #7]
 800c594:	4613      	mov	r3, r2
 800c596:	71bb      	strb	r3, [r7, #6]
 800c598:	79fb      	ldrb	r3, [r7, #7]
 800c59a:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c59c:	7cbb      	ldrb	r3, [r7, #18]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d001      	beq.n	800c5a6 <dcd_edpt_stall+0x1e>
    rhport = 0;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c5a6:	7cbb      	ldrb	r3, [r7, #18]
 800c5a8:	4a11      	ldr	r2, [pc, #68]	@ (800c5f0 <dcd_edpt_stall+0x68>)
 800c5aa:	011b      	lsls	r3, r3, #4
 800c5ac:	4413      	add	r3, r2
 800c5ae:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c5b0:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800c5b2:	79b9      	ldrb	r1, [r7, #6]
 800c5b4:	79fb      	ldrb	r3, [r7, #7]
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f7ff fa5f 	bl	800ba7c <edpt_disable>
 800c5be:	79bb      	ldrb	r3, [r7, #6]
 800c5c0:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c5c2:	7cfb      	ldrb	r3, [r7, #19]
 800c5c4:	f003 030f 	and.w	r3, r3, #15
 800c5c8:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d10b      	bne.n	800c5e6 <dcd_edpt_stall+0x5e>
 800c5ce:	697b      	ldr	r3, [r7, #20]
 800c5d0:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c5d6:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c5d8:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d003      	beq.n	800c5e6 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800c5de:	79fb      	ldrb	r3, [r7, #7]
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f7ff f81f 	bl	800b624 <dma_setup_prepare>
    }
  }
}
 800c5e6:	bf00      	nop
 800c5e8:	3718      	adds	r7, #24
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}
 800c5ee:	bf00      	nop
 800c5f0:	0800f200 	.word	0x0800f200

0800c5f4 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800c5f4:	b480      	push	{r7}
 800c5f6:	b087      	sub	sp, #28
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	460a      	mov	r2, r1
 800c5fe:	71fb      	strb	r3, [r7, #7]
 800c600:	4613      	mov	r3, r2
 800c602:	71bb      	strb	r3, [r7, #6]
 800c604:	79fb      	ldrb	r3, [r7, #7]
 800c606:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c608:	7a7b      	ldrb	r3, [r7, #9]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d001      	beq.n	800c612 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800c60e:	2300      	movs	r3, #0
 800c610:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c612:	7a7b      	ldrb	r3, [r7, #9]
 800c614:	4a19      	ldr	r2, [pc, #100]	@ (800c67c <dcd_edpt_clear_stall+0x88>)
 800c616:	011b      	lsls	r3, r3, #4
 800c618:	4413      	add	r3, r2
 800c61a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c61c:	617b      	str	r3, [r7, #20]
 800c61e:	79bb      	ldrb	r3, [r7, #6]
 800c620:	72bb      	strb	r3, [r7, #10]
 800c622:	7abb      	ldrb	r3, [r7, #10]
 800c624:	f003 030f 	and.w	r3, r3, #15
 800c628:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c62a:	74fb      	strb	r3, [r7, #19]
 800c62c:	79bb      	ldrb	r3, [r7, #6]
 800c62e:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c630:	7afb      	ldrb	r3, [r7, #11]
 800c632:	09db      	lsrs	r3, r3, #7
 800c634:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c636:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800c638:	7cbb      	ldrb	r3, [r7, #18]
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	bf14      	ite	ne
 800c63e:	2301      	movne	r3, #1
 800c640:	2300      	moveq	r3, #0
 800c642:	b2db      	uxtb	r3, r3
 800c644:	461a      	mov	r2, r3
 800c646:	7cfb      	ldrb	r3, [r7, #19]
 800c648:	0112      	lsls	r2, r2, #4
 800c64a:	4413      	add	r3, r2
 800c64c:	3348      	adds	r3, #72	@ 0x48
 800c64e:	015b      	lsls	r3, r3, #5
 800c650:	697a      	ldr	r2, [r7, #20]
 800c652:	4413      	add	r3, r2
 800c654:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	601a      	str	r2, [r3, #0]
}
 800c66e:	bf00      	nop
 800c670:	371c      	adds	r7, #28
 800c672:	46bd      	mov	sp, r7
 800c674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c678:	4770      	bx	lr
 800c67a:	bf00      	nop
 800c67c:	0800f200 	.word	0x0800f200

0800c680 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800c680:	b580      	push	{r7, lr}
 800c682:	b090      	sub	sp, #64	@ 0x40
 800c684:	af00      	add	r7, sp, #0
 800c686:	4603      	mov	r3, r0
 800c688:	71fb      	strb	r3, [r7, #7]
 800c68a:	79fb      	ldrb	r3, [r7, #7]
 800c68c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c690:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c694:	2b00      	cmp	r3, #0
 800c696:	d002      	beq.n	800c69e <handle_bus_reset+0x1e>
    rhport = 0;
 800c698:	2300      	movs	r3, #0
 800c69a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c69e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c6a2:	4a75      	ldr	r2, [pc, #468]	@ (800c878 <handle_bus_reset+0x1f8>)
 800c6a4:	011b      	lsls	r3, r3, #4
 800c6a6:	4413      	add	r3, r2
 800c6a8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800c6aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c6b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6b4:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800c6b6:	7a7b      	ldrb	r3, [r7, #9]
 800c6b8:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800c6bc:	b2db      	uxtb	r3, r3
 800c6be:	3301      	adds	r3, #1
 800c6c0:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800c6c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800c6c6:	2280      	movs	r2, #128	@ 0x80
 800c6c8:	2100      	movs	r1, #0
 800c6ca:	486c      	ldr	r0, [pc, #432]	@ (800c87c <handle_bus_reset+0x1fc>)
 800c6cc:	f001 ff3c 	bl	800e548 <memset>

  _dcd_data.sof_en = false;
 800c6d0:	4b6b      	ldr	r3, [pc, #428]	@ (800c880 <handle_bus_reset+0x200>)
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800c6d6:	4b6a      	ldr	r3, [pc, #424]	@ (800c880 <handle_bus_reset+0x200>)
 800c6d8:	2200      	movs	r2, #0
 800c6da:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800c6dc:	2300      	movs	r3, #0
 800c6de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c6e2:	e014      	b.n	800c70e <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800c6e4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c6e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6ea:	3358      	adds	r3, #88	@ 0x58
 800c6ec:	015b      	lsls	r3, r3, #5
 800c6ee:	4413      	add	r3, r2
 800c6f0:	681a      	ldr	r2, [r3, #0]
 800c6f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c6f6:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800c6fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c6fc:	3358      	adds	r3, #88	@ 0x58
 800c6fe:	015b      	lsls	r3, r3, #5
 800c700:	440b      	add	r3, r1
 800c702:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800c704:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c708:	3301      	adds	r3, #1
 800c70a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c70e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c712:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c716:	429a      	cmp	r2, r3
 800c718:	d3e4      	bcc.n	800c6e4 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800c71a:	2300      	movs	r3, #0
 800c71c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c720:	e019      	b.n	800c756 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800c722:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c726:	3348      	adds	r3, #72	@ 0x48
 800c728:	015b      	lsls	r3, r3, #5
 800c72a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c72c:	4413      	add	r3, r2
 800c72e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c732:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	0fdb      	lsrs	r3, r3, #31
 800c73a:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d005      	beq.n	800c74c <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800c740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800c748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c74a:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800c74c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c750:	3301      	adds	r3, #1
 800c752:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c756:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800c75a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c75e:	429a      	cmp	r2, r3
 800c760:	d3df      	bcc.n	800c722 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800c762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c764:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800c768:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800c76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c76e:	2209      	movs	r2, #9
 800c770:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800c774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c776:	2209      	movs	r2, #9
 800c778:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800c77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c77e:	61fb      	str	r3, [r7, #28]
 800c780:	2310      	movs	r3, #16
 800c782:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800c784:	7efb      	ldrb	r3, [r7, #27]
 800c786:	019b      	lsls	r3, r3, #6
 800c788:	f043 0220 	orr.w	r2, r3, #32
 800c78c:	69fb      	ldr	r3, [r7, #28]
 800c78e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800c790:	bf00      	nop
 800c792:	69fb      	ldr	r3, [r7, #28]
 800c794:	691b      	ldr	r3, [r3, #16]
 800c796:	f003 0320 	and.w	r3, r3, #32
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d1f9      	bne.n	800c792 <handle_bus_reset+0x112>
}
 800c79e:	bf00      	nop
 800c7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7a2:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800c7a4:	6a3b      	ldr	r3, [r7, #32]
 800c7a6:	2210      	movs	r2, #16
 800c7a8:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800c7aa:	bf00      	nop
 800c7ac:	6a3b      	ldr	r3, [r7, #32]
 800c7ae:	691b      	ldr	r3, [r3, #16]
 800c7b0:	f003 0310 	and.w	r3, r3, #16
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d1f9      	bne.n	800c7ac <handle_bus_reset+0x12c>
}
 800c7b8:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800c7ba:	79fb      	ldrb	r3, [r7, #7]
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f7ff f851 	bl	800b864 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800c7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7c4:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800c7c8:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800c7ca:	8a3b      	ldrh	r3, [r7, #16]
 800c7cc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c7d0:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800c7d2:	693a      	ldr	r2, [r7, #16]
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d6:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800c7e6:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800c7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ea:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800c7ee:	f023 0203 	bic.w	r2, r3, #3
 800c7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f4:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800c7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7fa:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800c7fe:	f023 0203 	bic.w	r2, r3, #3
 800c802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c804:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800c808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c80a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800c80e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c812:	431a      	orrs	r2, r3
 800c814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c816:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800c81a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c81c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800c820:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c824:	431a      	orrs	r2, r3
 800c826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c828:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800c82c:	4b13      	ldr	r3, [pc, #76]	@ (800c87c <handle_bus_reset+0x1fc>)
 800c82e:	2240      	movs	r2, #64	@ 0x40
 800c830:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800c832:	4b12      	ldr	r3, [pc, #72]	@ (800c87c <handle_bus_reset+0x1fc>)
 800c834:	2240      	movs	r2, #64	@ 0x40
 800c836:	835a      	strh	r2, [r3, #26]
 800c838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c83a:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c840:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c842:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800c844:	2b00      	cmp	r3, #0
 800c846:	d004      	beq.n	800c852 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800c848:	79fb      	ldrb	r3, [r7, #7]
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7fe feea 	bl	800b624 <dma_setup_prepare>
 800c850:	e007      	b.n	800c862 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800c852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c854:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800c858:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800c85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c85e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800c862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c864:	699b      	ldr	r3, [r3, #24]
 800c866:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800c86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86c:	619a      	str	r2, [r3, #24]
}
 800c86e:	bf00      	nop
 800c870:	3740      	adds	r7, #64	@ 0x40
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}
 800c876:	bf00      	nop
 800c878:	0800f200 	.word	0x0800f200
 800c87c:	200113e4 	.word	0x200113e4
 800c880:	20011464 	.word	0x20011464

0800c884 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800c884:	b580      	push	{r7, lr}
 800c886:	b08a      	sub	sp, #40	@ 0x28
 800c888:	af00      	add	r7, sp, #0
 800c88a:	4603      	mov	r3, r0
 800c88c:	71fb      	strb	r3, [r7, #7]
 800c88e:	79fb      	ldrb	r3, [r7, #7]
 800c890:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c892:	7ffb      	ldrb	r3, [r7, #31]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d001      	beq.n	800c89c <handle_enum_done+0x18>
    rhport = 0;
 800c898:	2300      	movs	r3, #0
 800c89a:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c89c:	7ffb      	ldrb	r3, [r7, #31]
 800c89e:	4a1b      	ldr	r2, [pc, #108]	@ (800c90c <handle_enum_done+0x88>)
 800c8a0:	011b      	lsls	r3, r3, #4
 800c8a2:	4413      	add	r3, r2
 800c8a4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800c8a6:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800c8a8:	6a3b      	ldr	r3, [r7, #32]
 800c8aa:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800c8ae:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800c8b0:	7e3b      	ldrb	r3, [r7, #24]
 800c8b2:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800c8b6:	b2db      	uxtb	r3, r3
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d002      	beq.n	800c8c2 <handle_enum_done+0x3e>
 800c8bc:	2b02      	cmp	r3, #2
 800c8be:	d004      	beq.n	800c8ca <handle_enum_done+0x46>
 800c8c0:	e007      	b.n	800c8d2 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800c8c2:	2302      	movs	r3, #2
 800c8c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c8c8:	e007      	b.n	800c8da <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c8d0:	e003      	b.n	800c8da <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c8d8:	bf00      	nop
 800c8da:	79fb      	ldrb	r3, [r7, #7]
 800c8dc:	77bb      	strb	r3, [r7, #30]
 800c8de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8e2:	777b      	strb	r3, [r7, #29]
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800c8e8:	7fbb      	ldrb	r3, [r7, #30]
 800c8ea:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800c8f0:	7f7b      	ldrb	r3, [r7, #29]
 800c8f2:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800c8f4:	7f3a      	ldrb	r2, [r7, #28]
 800c8f6:	f107 030c 	add.w	r3, r7, #12
 800c8fa:	4611      	mov	r1, r2
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7fd fe61 	bl	800a5c4 <dcd_event_handler>
}
 800c902:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800c904:	bf00      	nop
 800c906:	3728      	adds	r7, #40	@ 0x28
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}
 800c90c:	0800f200 	.word	0x0800f200

0800c910 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800c910:	b580      	push	{r7, lr}
 800c912:	b08c      	sub	sp, #48	@ 0x30
 800c914:	af00      	add	r7, sp, #0
 800c916:	4603      	mov	r3, r0
 800c918:	71fb      	strb	r3, [r7, #7]
 800c91a:	79fb      	ldrb	r3, [r7, #7]
 800c91c:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c91e:	7cfb      	ldrb	r3, [r7, #19]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d001      	beq.n	800c928 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800c924:	2300      	movs	r3, #0
 800c926:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c928:	7cfb      	ldrb	r3, [r7, #19]
 800c92a:	4a45      	ldr	r2, [pc, #276]	@ (800ca40 <handle_rxflvl_irq+0x130>)
 800c92c:	011b      	lsls	r3, r3, #4
 800c92e:	4413      	add	r3, r2
 800c930:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800c934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c936:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c93a:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800c93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c93e:	6a1b      	ldr	r3, [r3, #32]
 800c940:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800c942:	7b3b      	ldrb	r3, [r7, #12]
 800c944:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c948:	b2db      	uxtb	r3, r3
 800c94a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800c94e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c952:	3358      	adds	r3, #88	@ 0x58
 800c954:	015b      	lsls	r3, r3, #5
 800c956:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c958:	4413      	add	r3, r2
 800c95a:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800c95c:	7bbb      	ldrb	r3, [r7, #14]
 800c95e:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800c962:	b2db      	uxtb	r3, r3
 800c964:	3b01      	subs	r3, #1
 800c966:	2b05      	cmp	r3, #5
 800c968:	d862      	bhi.n	800ca30 <handle_rxflvl_irq+0x120>
 800c96a:	a201      	add	r2, pc, #4	@ (adr r2, 800c970 <handle_rxflvl_irq+0x60>)
 800c96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c970:	0800ca31 	.word	0x0800ca31
 800c974:	0800c9af 	.word	0x0800c9af
 800c978:	0800ca31 	.word	0x0800ca31
 800c97c:	0800c9a1 	.word	0x0800c9a1
 800c980:	0800ca31 	.word	0x0800ca31
 800c984:	0800c989 	.word	0x0800c989
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800c988:	4b2e      	ldr	r3, [pc, #184]	@ (800ca44 <handle_rxflvl_irq+0x134>)
 800c98a:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800c98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c98e:	681a      	ldr	r2, [r3, #0]
 800c990:	69fb      	ldr	r3, [r7, #28]
 800c992:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800c994:	69fb      	ldr	r3, [r7, #28]
 800c996:	3304      	adds	r3, #4
 800c998:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c99a:	6812      	ldr	r2, [r2, #0]
 800c99c:	601a      	str	r2, [r3, #0]
      break;
 800c99e:	e04a      	b.n	800ca36 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800c9a0:	6a3b      	ldr	r3, [r7, #32]
 800c9a2:	691b      	ldr	r3, [r3, #16]
 800c9a4:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800c9a8:	6a3b      	ldr	r3, [r7, #32]
 800c9aa:	611a      	str	r2, [r3, #16]
      break;
 800c9ac:	e043      	b.n	800ca36 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800c9ae:	89bb      	ldrh	r3, [r7, #12]
 800c9b0:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800c9b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9bc:	015b      	lsls	r3, r3, #5
 800c9be:	4a22      	ldr	r2, [pc, #136]	@ (800ca48 <handle_rxflvl_irq+0x138>)
 800c9c0:	4413      	add	r3, r2
 800c9c2:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800c9c4:	8b7b      	ldrh	r3, [r7, #26]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d018      	beq.n	800c9fc <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	685b      	ldr	r3, [r3, #4]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d007      	beq.n	800c9e2 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	6858      	ldr	r0, [r3, #4]
 800c9d6:	8b7a      	ldrh	r2, [r7, #26]
 800c9d8:	2301      	movs	r3, #1
 800c9da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c9dc:	f7fc fa1e 	bl	8008e1c <tu_fifo_write_n_access_mode>
 800c9e0:	e00c      	b.n	800c9fc <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	8b7a      	ldrh	r2, [r7, #26]
 800c9e8:	4619      	mov	r1, r3
 800c9ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c9ec:	f000 fe66 	bl	800d6bc <dfifo_read_packet>
          xfer->buffer += byte_count;
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	681a      	ldr	r2, [r3, #0]
 800c9f4:	8b7b      	ldrh	r3, [r7, #26]
 800c9f6:	441a      	add	r2, r3
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	895b      	ldrh	r3, [r3, #10]
 800ca00:	8b7a      	ldrh	r2, [r7, #26]
 800ca02:	429a      	cmp	r2, r3
 800ca04:	d216      	bcs.n	800ca34 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800ca06:	6a3b      	ldr	r3, [r7, #32]
 800ca08:	691b      	ldr	r3, [r3, #16]
 800ca0a:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	891a      	ldrh	r2, [r3, #8]
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	1ad3      	subs	r3, r2, r3
 800ca1a:	b29a      	uxth	r2, r3
 800ca1c:	697b      	ldr	r3, [r7, #20]
 800ca1e:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800ca20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d105      	bne.n	800ca34 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800ca28:	4b08      	ldr	r3, [pc, #32]	@ (800ca4c <handle_rxflvl_irq+0x13c>)
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800ca2e:	e001      	b.n	800ca34 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800ca30:	bf00      	nop
 800ca32:	e000      	b.n	800ca36 <handle_rxflvl_irq+0x126>
      break;
 800ca34:	bf00      	nop
  }
}
 800ca36:	bf00      	nop
 800ca38:	3730      	adds	r7, #48	@ 0x30
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	0800f200 	.word	0x0800f200
 800ca44:	2001146c 	.word	0x2001146c
 800ca48:	200113e4 	.word	0x200113e4
 800ca4c:	20011464 	.word	0x20011464

0800ca50 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b090      	sub	sp, #64	@ 0x40
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	4603      	mov	r3, r0
 800ca58:	603a      	str	r2, [r7, #0]
 800ca5a:	71fb      	strb	r3, [r7, #7]
 800ca5c:	460b      	mov	r3, r1
 800ca5e:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800ca60:	783b      	ldrb	r3, [r7, #0]
 800ca62:	f003 0308 	and.w	r3, r3, #8
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d03d      	beq.n	800cae8 <handle_epout_slave+0x98>
 800ca6c:	79fb      	ldrb	r3, [r7, #7]
 800ca6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ca72:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d002      	beq.n	800ca80 <handle_epout_slave+0x30>
    rhport = 0;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ca80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ca84:	4a3f      	ldr	r2, [pc, #252]	@ (800cb84 <handle_epout_slave+0x134>)
 800ca86:	011b      	lsls	r3, r3, #4
 800ca88:	4413      	add	r3, r2
 800ca8a:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800ca8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca94:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800ca96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	0fdb      	lsrs	r3, r3, #31
 800ca9c:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d005      	beq.n	800caae <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800caa2:	79fb      	ldrb	r3, [r7, #7]
 800caa4:	2200      	movs	r2, #0
 800caa6:	2180      	movs	r1, #128	@ 0x80
 800caa8:	4618      	mov	r0, r3
 800caaa:	f7fe ffe7 	bl	800ba7c <edpt_disable>
 800caae:	79fb      	ldrb	r3, [r7, #7]
 800cab0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800cab4:	4b34      	ldr	r3, [pc, #208]	@ (800cb88 <handle_epout_slave+0x138>)
 800cab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cab8:	2301      	movs	r3, #1
 800caba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800cabe:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800cac2:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800cac4:	2306      	movs	r3, #6
 800cac6:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800cac8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800caca:	f107 0318 	add.w	r3, r7, #24
 800cace:	6810      	ldr	r0, [r2, #0]
 800cad0:	6851      	ldr	r1, [r2, #4]
 800cad2:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800cad4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800cad8:	f107 0314 	add.w	r3, r7, #20
 800cadc:	4611      	mov	r1, r2
 800cade:	4618      	mov	r0, r3
 800cae0:	f7fd fd70 	bl	800a5c4 <dcd_event_handler>
}
 800cae4:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800cae6:	e04a      	b.n	800cb7e <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800cae8:	783b      	ldrb	r3, [r7, #0]
 800caea:	f003 0301 	and.w	r3, r3, #1
 800caee:	b2db      	uxtb	r3, r3
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d044      	beq.n	800cb7e <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800caf4:	783b      	ldrb	r3, [r7, #0]
 800caf6:	f003 0320 	and.w	r3, r3, #32
 800cafa:	b2db      	uxtb	r3, r3
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d13e      	bne.n	800cb7e <handle_epout_slave+0x12e>
 800cb00:	787b      	ldrb	r3, [r7, #1]
 800cb02:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cb06:	b2db      	uxtb	r3, r3
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d138      	bne.n	800cb7e <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800cb0c:	79bb      	ldrb	r3, [r7, #6]
 800cb0e:	015b      	lsls	r3, r3, #5
 800cb10:	4a1e      	ldr	r2, [pc, #120]	@ (800cb8c <handle_epout_slave+0x13c>)
 800cb12:	4413      	add	r3, r2
 800cb14:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800cb16:	79bb      	ldrb	r3, [r7, #6]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d10a      	bne.n	800cb32 <handle_epout_slave+0xe2>
 800cb1c:	4b1c      	ldr	r3, [pc, #112]	@ (800cb90 <handle_epout_slave+0x140>)
 800cb1e:	881b      	ldrh	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d006      	beq.n	800cb32 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800cb24:	79b9      	ldrb	r1, [r7, #6]
 800cb26:	79fb      	ldrb	r3, [r7, #7]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f7ff f8fc 	bl	800bd28 <edpt_schedule_packets>
 800cb30:	e025      	b.n	800cb7e <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800cb32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb34:	891b      	ldrh	r3, [r3, #8]
 800cb36:	461a      	mov	r2, r3
 800cb38:	79fb      	ldrb	r3, [r7, #7]
 800cb3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cb3e:	79bb      	ldrb	r3, [r7, #6]
 800cb40:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800cb44:	627a      	str	r2, [r7, #36]	@ 0x24
 800cb46:	2300      	movs	r3, #0
 800cb48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800cb52:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800cb56:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800cb58:	2307      	movs	r3, #7
 800cb5a:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800cb5c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cb60:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800cb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb64:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800cb66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cb6a:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800cb6c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800cb70:	f107 0308 	add.w	r3, r7, #8
 800cb74:	4611      	mov	r1, r2
 800cb76:	4618      	mov	r0, r3
 800cb78:	f7fd fd24 	bl	800a5c4 <dcd_event_handler>
}
 800cb7c:	bf00      	nop
      }
    }
  }
}
 800cb7e:	3740      	adds	r7, #64	@ 0x40
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}
 800cb84:	0800f200 	.word	0x0800f200
 800cb88:	2001146c 	.word	0x2001146c
 800cb8c:	200113e4 	.word	0x200113e4
 800cb90:	20011464 	.word	0x20011464

0800cb94 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b08e      	sub	sp, #56	@ 0x38
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	603a      	str	r2, [r7, #0]
 800cb9e:	71fb      	strb	r3, [r7, #7]
 800cba0:	460b      	mov	r3, r1
 800cba2:	71bb      	strb	r3, [r7, #6]
 800cba4:	79fb      	ldrb	r3, [r7, #7]
 800cba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800cbaa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d002      	beq.n	800cbb8 <handle_epin_slave+0x24>
    rhport = 0;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800cbb8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cbbc:	4a42      	ldr	r2, [pc, #264]	@ (800ccc8 <handle_epin_slave+0x134>)
 800cbbe:	011b      	lsls	r3, r3, #4
 800cbc0:	4413      	add	r3, r2
 800cbc2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800cbc4:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800cbc6:	79bb      	ldrb	r3, [r7, #6]
 800cbc8:	3348      	adds	r3, #72	@ 0x48
 800cbca:	015b      	lsls	r3, r3, #5
 800cbcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cbce:	4413      	add	r3, r2
 800cbd0:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800cbd2:	79bb      	ldrb	r3, [r7, #6]
 800cbd4:	015b      	lsls	r3, r3, #5
 800cbd6:	3310      	adds	r3, #16
 800cbd8:	4a3c      	ldr	r2, [pc, #240]	@ (800cccc <handle_epin_slave+0x138>)
 800cbda:	4413      	add	r3, r2
 800cbdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800cbde:	783b      	ldrb	r3, [r7, #0]
 800cbe0:	f003 0301 	and.w	r3, r3, #1
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d037      	beq.n	800cc5a <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800cbea:	79bb      	ldrb	r3, [r7, #6]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d10a      	bne.n	800cc06 <handle_epin_slave+0x72>
 800cbf0:	4b37      	ldr	r3, [pc, #220]	@ (800ccd0 <handle_epin_slave+0x13c>)
 800cbf2:	885b      	ldrh	r3, [r3, #2]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d006      	beq.n	800cc06 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800cbf8:	79b9      	ldrb	r1, [r7, #6]
 800cbfa:	79fb      	ldrb	r3, [r7, #7]
 800cbfc:	2201      	movs	r2, #1
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f7ff f892 	bl	800bd28 <edpt_schedule_packets>
 800cc04:	e029      	b.n	800cc5a <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800cc06:	79bb      	ldrb	r3, [r7, #6]
 800cc08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cc0c:	b2d9      	uxtb	r1, r3
 800cc0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc10:	891b      	ldrh	r3, [r3, #8]
 800cc12:	461a      	mov	r2, r3
 800cc14:	79fb      	ldrb	r3, [r7, #7]
 800cc16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cc1a:	460b      	mov	r3, r1
 800cc1c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800cc20:	627a      	str	r2, [r7, #36]	@ 0x24
 800cc22:	2300      	movs	r3, #0
 800cc24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cc28:	2301      	movs	r3, #1
 800cc2a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800cc2e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800cc32:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800cc34:	2307      	movs	r3, #7
 800cc36:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800cc38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cc3c:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800cc3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc40:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800cc42:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cc46:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800cc48:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800cc4c:	f107 030c 	add.w	r3, r7, #12
 800cc50:	4611      	mov	r1, r2
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fd fcb6 	bl	800a5c4 <dcd_event_handler>
}
 800cc58:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800cc5a:	783b      	ldrb	r3, [r7, #0]
 800cc5c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cc60:	b2db      	uxtb	r3, r3
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d02c      	beq.n	800ccc0 <handle_epin_slave+0x12c>
 800cc66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc68:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800cc6c:	61fb      	str	r3, [r7, #28]
 800cc6e:	79bb      	ldrb	r3, [r7, #6]
 800cc70:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800cc72:	7efb      	ldrb	r3, [r7, #27]
 800cc74:	69fa      	ldr	r2, [r7, #28]
 800cc76:	fa22 f303 	lsr.w	r3, r2, r3
 800cc7a:	f003 0301 	and.w	r3, r3, #1
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	bf14      	ite	ne
 800cc82:	2301      	movne	r3, #1
 800cc84:	2300      	moveq	r3, #0
 800cc86:	b2db      	uxtb	r3, r3
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d019      	beq.n	800ccc0 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800cc8c:	79ba      	ldrb	r2, [r7, #6]
 800cc8e:	79fb      	ldrb	r3, [r7, #7]
 800cc90:	4611      	mov	r1, r2
 800cc92:	4618      	mov	r0, r3
 800cc94:	f7fe ffc2 	bl	800bc1c <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800cc98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9a:	691b      	ldr	r3, [r3, #16]
 800cc9c:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10b      	bne.n	800ccc0 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800cca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccaa:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800ccae:	79bb      	ldrb	r3, [r7, #6]
 800ccb0:	2101      	movs	r1, #1
 800ccb2:	fa01 f303 	lsl.w	r3, r1, r3
 800ccb6:	43db      	mvns	r3, r3
 800ccb8:	401a      	ands	r2, r3
 800ccba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccbc:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800ccc0:	bf00      	nop
 800ccc2:	3738      	adds	r7, #56	@ 0x38
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}
 800ccc8:	0800f200 	.word	0x0800f200
 800cccc:	200113e4 	.word	0x200113e4
 800ccd0:	20011464 	.word	0x20011464

0800ccd4 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b090      	sub	sp, #64	@ 0x40
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	4603      	mov	r3, r0
 800ccdc:	460a      	mov	r2, r1
 800ccde:	71fb      	strb	r3, [r7, #7]
 800cce0:	4613      	mov	r3, r2
 800cce2:	71bb      	strb	r3, [r7, #6]
 800cce4:	79fb      	ldrb	r3, [r7, #7]
 800cce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ccea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d002      	beq.n	800ccf8 <handle_ep_irq+0x24>
    rhport = 0;
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ccf8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ccfc:	4a3e      	ldr	r2, [pc, #248]	@ (800cdf8 <handle_ep_irq+0x124>)
 800ccfe:	011b      	lsls	r3, r3, #4
 800cd00:	4413      	add	r3, r2
 800cd02:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800cd04:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd08:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800cd0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd0e:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800cd10:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800cd12:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cd16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd18:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800cd1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd1e:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800cd20:	7c7b      	ldrb	r3, [r7, #17]
 800cd22:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	3301      	adds	r3, #1
 800cd2a:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800cd2c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800cd30:	79bb      	ldrb	r3, [r7, #6]
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d101      	bne.n	800cd3a <handle_ep_irq+0x66>
 800cd36:	2300      	movs	r3, #0
 800cd38:	e000      	b.n	800cd3c <handle_ep_irq+0x68>
 800cd3a:	2310      	movs	r3, #16
 800cd3c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800cd40:	79bb      	ldrb	r3, [r7, #6]
 800cd42:	2b01      	cmp	r3, #1
 800cd44:	bf14      	ite	ne
 800cd46:	2301      	movne	r3, #1
 800cd48:	2300      	moveq	r3, #0
 800cd4a:	b2db      	uxtb	r3, r3
 800cd4c:	025b      	lsls	r3, r3, #9
 800cd4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cd54:	4413      	add	r3, r2
 800cd56:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800cd58:	2300      	movs	r3, #0
 800cd5a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800cd5e:	e03f      	b.n	800cde0 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800cd60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd62:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800cd66:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800cd6a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800cd6e:	440a      	add	r2, r1
 800cd70:	b2d2      	uxtb	r2, r2
 800cd72:	61fb      	str	r3, [r7, #28]
 800cd74:	4613      	mov	r3, r2
 800cd76:	76fb      	strb	r3, [r7, #27]
 800cd78:	7efb      	ldrb	r3, [r7, #27]
 800cd7a:	69fa      	ldr	r2, [r7, #28]
 800cd7c:	fa22 f303 	lsr.w	r3, r2, r3
 800cd80:	f003 0301 	and.w	r3, r3, #1
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	bf14      	ite	ne
 800cd88:	2301      	movne	r3, #1
 800cd8a:	2300      	moveq	r3, #0
 800cd8c:	b2db      	uxtb	r3, r3
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d021      	beq.n	800cdd6 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800cd92:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cd96:	015b      	lsls	r3, r3, #5
 800cd98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd9a:	4413      	add	r3, r2
 800cd9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800cd9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda0:	689b      	ldr	r3, [r3, #8]
 800cda2:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800cda4:	68fa      	ldr	r2, [r7, #12]
 800cda6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda8:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800cdaa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d111      	bne.n	800cdd6 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800cdb2:	79bb      	ldrb	r3, [r7, #6]
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d107      	bne.n	800cdc8 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800cdb8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800cdbc:	79fb      	ldrb	r3, [r7, #7]
 800cdbe:	68fa      	ldr	r2, [r7, #12]
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	f7ff fee7 	bl	800cb94 <handle_epin_slave>
 800cdc6:	e006      	b.n	800cdd6 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800cdc8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800cdcc:	79fb      	ldrb	r3, [r7, #7]
 800cdce:	68fa      	ldr	r2, [r7, #12]
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f7ff fe3d 	bl	800ca50 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800cdd6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cdda:	3301      	adds	r3, #1
 800cddc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800cde0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800cde4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d3b9      	bcc.n	800cd60 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800cdec:	bf00      	nop
 800cdee:	bf00      	nop
 800cdf0:	3740      	adds	r7, #64	@ 0x40
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	bd80      	pop	{r7, pc}
 800cdf6:	bf00      	nop
 800cdf8:	0800f200 	.word	0x0800f200

0800cdfc <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b096      	sub	sp, #88	@ 0x58
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	4603      	mov	r3, r0
 800ce04:	71fb      	strb	r3, [r7, #7]
 800ce06:	79fb      	ldrb	r3, [r7, #7]
 800ce08:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ce0c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d002      	beq.n	800ce1a <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800ce14:	2300      	movs	r3, #0
 800ce16:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ce1a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ce1e:	4a64      	ldr	r2, [pc, #400]	@ (800cfb0 <handle_incomplete_iso_in+0x1b4>)
 800ce20:	011b      	lsls	r3, r3, #4
 800ce22:	4413      	add	r3, r2
 800ce24:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800ce26:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800ce28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce2a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ce2e:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800ce30:	6a3b      	ldr	r3, [r7, #32]
 800ce32:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	f003 0301 	and.w	r3, r3, #1
 800ce3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ce42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce46:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800ce48:	7f7b      	ldrb	r3, [r7, #29]
 800ce4a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	3301      	adds	r3, #1
 800ce52:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800ce54:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ce58:	2300      	movs	r3, #0
 800ce5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800ce5e:	e09a      	b.n	800cf96 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800ce60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce64:	3348      	adds	r3, #72	@ 0x48
 800ce66:	015b      	lsls	r3, r3, #5
 800ce68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce6a:	4413      	add	r3, r2
 800ce6c:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800ce6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800ce74:	7efb      	ldrb	r3, [r7, #27]
 800ce76:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ce7a:	b2db      	uxtb	r3, r3
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	f000 8085 	beq.w	800cf8c <handle_incomplete_iso_in+0x190>
 800ce82:	7ebb      	ldrb	r3, [r7, #26]
 800ce84:	f003 030c 	and.w	r3, r3, #12
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	2b04      	cmp	r3, #4
 800ce8c:	d17e      	bne.n	800cf8c <handle_incomplete_iso_in+0x190>
 800ce8e:	7ebb      	ldrb	r3, [r7, #26]
 800ce90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ce94:	b2db      	uxtb	r3, r3
 800ce96:	461a      	mov	r2, r3
 800ce98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d176      	bne.n	800cf8c <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800ce9e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cea2:	015b      	lsls	r3, r3, #5
 800cea4:	3310      	adds	r3, #16
 800cea6:	4a43      	ldr	r2, [pc, #268]	@ (800cfb4 <handle_incomplete_iso_in+0x1b8>)
 800cea8:	4413      	add	r3, r2
 800ceaa:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800ceac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceae:	7b5b      	ldrb	r3, [r3, #13]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d038      	beq.n	800cf26 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800ceb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceb6:	7b5b      	ldrb	r3, [r3, #13]
 800ceb8:	3b01      	subs	r3, #1
 800ceba:	b2da      	uxtb	r2, r3
 800cebc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cebe:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800cec0:	2300      	movs	r3, #0
 800cec2:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800cec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cec6:	891b      	ldrh	r3, [r3, #8]
 800cec8:	461a      	mov	r2, r3
 800ceca:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	f362 0312 	bfi	r3, r2, #0, #19
 800ced4:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800ced6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ced8:	891b      	ldrh	r3, [r3, #8]
 800ceda:	461a      	mov	r2, r3
 800cedc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cede:	895b      	ldrh	r3, [r3, #10]
 800cee0:	637a      	str	r2, [r7, #52]	@ 0x34
 800cee2:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800cee4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cee8:	4413      	add	r3, r2
 800ceea:	1e5a      	subs	r2, r3, #1
 800ceec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceee:	fbb2 f3f3 	udiv	r3, r2, r3
 800cef2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cef6:	b29a      	uxth	r2, r3
 800cef8:	897b      	ldrh	r3, [r7, #10]
 800cefa:	f362 03cc 	bfi	r3, r2, #3, #10
 800cefe:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800cf00:	68ba      	ldr	r2, [r7, #8]
 800cf02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf04:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800cf06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d004      	beq.n	800cf16 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800cf0c:	7efb      	ldrb	r3, [r7, #27]
 800cf0e:	f043 0310 	orr.w	r3, r3, #16
 800cf12:	76fb      	strb	r3, [r7, #27]
 800cf14:	e003      	b.n	800cf1e <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800cf16:	7efb      	ldrb	r3, [r7, #27]
 800cf18:	f043 0320 	orr.w	r3, r3, #32
 800cf1c:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800cf1e:	69ba      	ldr	r2, [r7, #24]
 800cf20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf22:	601a      	str	r2, [r3, #0]
 800cf24:	e032      	b.n	800cf8c <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800cf26:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf2a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf2e:	b2d9      	uxtb	r1, r3
 800cf30:	79fb      	ldrb	r3, [r7, #7]
 800cf32:	2200      	movs	r2, #0
 800cf34:	4618      	mov	r0, r3
 800cf36:	f7fe fda1 	bl	800ba7c <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800cf3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf42:	b2da      	uxtb	r2, r3
 800cf44:	79fb      	ldrb	r3, [r7, #7]
 800cf46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cf4a:	4613      	mov	r3, r2
 800cf4c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800cf50:	2300      	movs	r3, #0
 800cf52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf54:	2301      	movs	r3, #1
 800cf56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800cf60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf64:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800cf66:	2307      	movs	r3, #7
 800cf68:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800cf6a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cf6e:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800cf70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf72:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800cf74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf78:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800cf7a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cf7e:	f107 030c 	add.w	r3, r7, #12
 800cf82:	4611      	mov	r1, r2
 800cf84:	4618      	mov	r0, r3
 800cf86:	f7fd fb1d 	bl	800a5c4 <dcd_event_handler>
}
 800cf8a:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800cf8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf90:	3301      	adds	r3, #1
 800cf92:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800cf96:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800cf9a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	f4ff af5e 	bcc.w	800ce60 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800cfa4:	bf00      	nop
 800cfa6:	bf00      	nop
 800cfa8:	3758      	adds	r7, #88	@ 0x58
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	0800f200 	.word	0x0800f200
 800cfb4:	200113e4 	.word	0x200113e4

0800cfb8 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b098      	sub	sp, #96	@ 0x60
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	71fb      	strb	r3, [r7, #7]
 800cfc2:	79fb      	ldrb	r3, [r7, #7]
 800cfc4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800cfc8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d002      	beq.n	800cfd6 <dcd_int_handler+0x1e>
    rhport = 0;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800cfd6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cfda:	4a94      	ldr	r2, [pc, #592]	@ (800d22c <dcd_int_handler+0x274>)
 800cfdc:	011b      	lsls	r3, r3, #4
 800cfde:	4413      	add	r3, r2
 800cfe0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800cfe2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800cfe4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfe6:	699b      	ldr	r3, [r3, #24]
 800cfe8:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800cfea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfec:	695b      	ldr	r3, [r3, #20]
 800cfee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cff0:	4013      	ands	r3, r2
 800cff2:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800cff4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cff6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d00d      	beq.n	800d01a <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800cffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d000:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d004:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800d006:	2001      	movs	r0, #1
 800d008:	f7fd fdac 	bl	800ab64 <usbd_spin_lock>
    handle_bus_reset(rhport);
 800d00c:	79fb      	ldrb	r3, [r7, #7]
 800d00e:	4618      	mov	r0, r3
 800d010:	f7ff fb36 	bl	800c680 <handle_bus_reset>
    usbd_spin_unlock(true);
 800d014:	2001      	movs	r0, #1
 800d016:	f7fd fdc9 	bl	800abac <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800d01a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d01c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d020:	2b00      	cmp	r3, #0
 800d022:	d011      	beq.n	800d048 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800d024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d026:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800d02a:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800d02c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d02e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d032:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800d034:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d036:	699b      	ldr	r3, [r3, #24]
 800d038:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800d03c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d03e:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800d040:	79fb      	ldrb	r3, [r7, #7]
 800d042:	4618      	mov	r0, r3
 800d044:	f7ff fc1e 	bl	800c884 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800d048:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d04a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d023      	beq.n	800d09a <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800d052:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d054:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d058:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800d05a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d05c:	699b      	ldr	r3, [r3, #24]
 800d05e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d064:	619a      	str	r2, [r3, #24]
 800d066:	79fb      	ldrb	r3, [r7, #7]
 800d068:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800d06c:	2304      	movs	r3, #4
 800d06e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800d072:	2301      	movs	r3, #1
 800d074:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800d078:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d07c:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800d080:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800d084:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800d088:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800d08c:	f107 0320 	add.w	r3, r7, #32
 800d090:	4611      	mov	r1, r2
 800d092:	4618      	mov	r0, r3
 800d094:	f7fd fa96 	bl	800a5c4 <dcd_event_handler>
}
 800d098:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800d09a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	da23      	bge.n	800d0e8 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800d0a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0a2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d0a6:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800d0a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800d0b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0b2:	619a      	str	r2, [r3, #24]
 800d0b4:	79fb      	ldrb	r3, [r7, #7]
 800d0b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d0ba:	2305      	movs	r3, #5
 800d0bc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800d0c6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d0ca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800d0ce:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d0d2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800d0d6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d0da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d0de:	4611      	mov	r1, r2
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7fd fa6f 	bl	800a5c4 <dcd_event_handler>
}
 800d0e6:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800d0e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d0ea:	f003 0304 	and.w	r3, r3, #4
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d022      	beq.n	800d138 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800d0f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800d0f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0fa:	f003 0304 	and.w	r3, r3, #4
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d017      	beq.n	800d132 <dcd_int_handler+0x17a>
 800d102:	79fb      	ldrb	r3, [r7, #7]
 800d104:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800d108:	2302      	movs	r3, #2
 800d10a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d10e:	2301      	movs	r3, #1
 800d110:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800d114:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800d118:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800d11a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d11e:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800d120:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800d124:	f107 0314 	add.w	r3, r7, #20
 800d128:	4611      	mov	r1, r2
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7fd fa4a 	bl	800a5c4 <dcd_event_handler>
}
 800d130:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800d132:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d134:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d136:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800d138:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d13a:	f003 0308 	and.w	r3, r3, #8
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d034      	beq.n	800d1ac <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800d142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d144:	2208      	movs	r2, #8
 800d146:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800d148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d14a:	699b      	ldr	r3, [r3, #24]
 800d14c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800d150:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d152:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800d154:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d156:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800d15a:	0a1b      	lsrs	r3, r3, #8
 800d15c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d160:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800d162:	4b33      	ldr	r3, [pc, #204]	@ (800d230 <dcd_int_handler+0x278>)
 800d164:	79db      	ldrb	r3, [r3, #7]
 800d166:	f083 0301 	eor.w	r3, r3, #1
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d005      	beq.n	800d17c <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800d170:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d172:	699b      	ldr	r3, [r3, #24]
 800d174:	f023 0208 	bic.w	r2, r3, #8
 800d178:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d17a:	619a      	str	r2, [r3, #24]
 800d17c:	79fb      	ldrb	r3, [r7, #7]
 800d17e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800d182:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d186:	2301      	movs	r3, #1
 800d188:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800d18c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800d190:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800d192:	2303      	movs	r3, #3
 800d194:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800d196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d198:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800d19a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800d19e:	f107 0308 	add.w	r3, r7, #8
 800d1a2:	4611      	mov	r1, r2
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f7fd fa0d 	bl	800a5c4 <dcd_event_handler>
}
 800d1aa:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800d1ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1ae:	f003 0310 	and.w	r3, r3, #16
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d015      	beq.n	800d1e2 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800d1b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1b8:	699b      	ldr	r3, [r3, #24]
 800d1ba:	f023 0210 	bic.w	r2, r3, #16
 800d1be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1c0:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800d1c2:	79fb      	ldrb	r3, [r7, #7]
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7ff fba3 	bl	800c910 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800d1ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1cc:	695b      	ldr	r3, [r3, #20]
 800d1ce:	f003 0310 	and.w	r3, r3, #16
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d1f5      	bne.n	800d1c2 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800d1d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1d8:	699b      	ldr	r3, [r3, #24]
 800d1da:	f043 0210 	orr.w	r2, r3, #16
 800d1de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1e0:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800d1e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d004      	beq.n	800d1f6 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800d1ec:	79fb      	ldrb	r3, [r7, #7]
 800d1ee:	2100      	movs	r1, #0
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f7ff fd6f 	bl	800ccd4 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800d1f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d004      	beq.n	800d20a <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800d200:	79fb      	ldrb	r3, [r7, #7]
 800d202:	2101      	movs	r1, #1
 800d204:	4618      	mov	r0, r3
 800d206:	f7ff fd65 	bl	800ccd4 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800d20a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d20c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d210:	2b00      	cmp	r3, #0
 800d212:	d007      	beq.n	800d224 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800d214:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d216:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d21a:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800d21c:	79fb      	ldrb	r3, [r7, #7]
 800d21e:	4618      	mov	r0, r3
 800d220:	f7ff fdec 	bl	800cdfc <handle_incomplete_iso_in>
  }
}
 800d224:	bf00      	nop
 800d226:	3760      	adds	r7, #96	@ 0x60
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	0800f200 	.word	0x0800f200
 800d230:	20011464 	.word	0x20011464

0800d234 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800d234:	b480      	push	{r7}
 800d236:	b083      	sub	sp, #12
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
 800d23c:	460b      	mov	r3, r1
 800d23e:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800d240:	78fb      	ldrb	r3, [r7, #3]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d106      	bne.n	800d254 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d24a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 800d252:	e005      	b.n	800d260 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d258:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800d260:	bf00      	nop
 800d262:	370c      	adds	r7, #12
 800d264:	46bd      	mov	sp, r7
 800d266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26a:	4770      	bx	lr

0800d26c <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800d26c:	b480      	push	{r7}
 800d26e:	b085      	sub	sp, #20
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	460b      	mov	r3, r1
 800d276:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800d278:	78fb      	ldrb	r3, [r7, #3]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d152      	bne.n	800d324 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800d27e:	4b2c      	ldr	r3, [pc, #176]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	4a2c      	ldr	r2, [pc, #176]	@ (800d334 <dwc2_phy_update+0xc8>)
 800d284:	4293      	cmp	r3, r2
 800d286:	d302      	bcc.n	800d28e <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800d288:	2306      	movs	r3, #6
 800d28a:	60fb      	str	r3, [r7, #12]
 800d28c:	e041      	b.n	800d312 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800d28e:	4b28      	ldr	r3, [pc, #160]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	4a29      	ldr	r2, [pc, #164]	@ (800d338 <dwc2_phy_update+0xcc>)
 800d294:	4293      	cmp	r3, r2
 800d296:	d902      	bls.n	800d29e <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800d298:	2307      	movs	r3, #7
 800d29a:	60fb      	str	r3, [r7, #12]
 800d29c:	e039      	b.n	800d312 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800d29e:	4b24      	ldr	r3, [pc, #144]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	4a26      	ldr	r2, [pc, #152]	@ (800d33c <dwc2_phy_update+0xd0>)
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d302      	bcc.n	800d2ae <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800d2a8:	2308      	movs	r3, #8
 800d2aa:	60fb      	str	r3, [r7, #12]
 800d2ac:	e031      	b.n	800d312 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800d2ae:	4b20      	ldr	r3, [pc, #128]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	4a23      	ldr	r2, [pc, #140]	@ (800d340 <dwc2_phy_update+0xd4>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d902      	bls.n	800d2be <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800d2b8:	2309      	movs	r3, #9
 800d2ba:	60fb      	str	r3, [r7, #12]
 800d2bc:	e029      	b.n	800d312 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800d2be:	4b1c      	ldr	r3, [pc, #112]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4a20      	ldr	r2, [pc, #128]	@ (800d344 <dwc2_phy_update+0xd8>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d902      	bls.n	800d2ce <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800d2c8:	230a      	movs	r3, #10
 800d2ca:	60fb      	str	r3, [r7, #12]
 800d2cc:	e021      	b.n	800d312 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800d2ce:	4b18      	ldr	r3, [pc, #96]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	4a1d      	ldr	r2, [pc, #116]	@ (800d348 <dwc2_phy_update+0xdc>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d902      	bls.n	800d2de <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800d2d8:	230b      	movs	r3, #11
 800d2da:	60fb      	str	r3, [r7, #12]
 800d2dc:	e019      	b.n	800d312 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800d2de:	4b14      	ldr	r3, [pc, #80]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	4a1a      	ldr	r2, [pc, #104]	@ (800d34c <dwc2_phy_update+0xe0>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d302      	bcc.n	800d2ee <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800d2e8:	230c      	movs	r3, #12
 800d2ea:	60fb      	str	r3, [r7, #12]
 800d2ec:	e011      	b.n	800d312 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800d2ee:	4b10      	ldr	r3, [pc, #64]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	4a17      	ldr	r2, [pc, #92]	@ (800d350 <dwc2_phy_update+0xe4>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d302      	bcc.n	800d2fe <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800d2f8:	230d      	movs	r3, #13
 800d2fa:	60fb      	str	r3, [r7, #12]
 800d2fc:	e009      	b.n	800d312 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800d2fe:	4b0c      	ldr	r3, [pc, #48]	@ (800d330 <dwc2_phy_update+0xc4>)
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	4a14      	ldr	r2, [pc, #80]	@ (800d354 <dwc2_phy_update+0xe8>)
 800d304:	4293      	cmp	r3, r2
 800d306:	d302      	bcc.n	800d30e <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800d308:	230e      	movs	r3, #14
 800d30a:	60fb      	str	r3, [r7, #12]
 800d30c:	e001      	b.n	800d312 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800d30e:	230f      	movs	r3, #15
 800d310:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	68db      	ldr	r3, [r3, #12]
 800d316:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	029b      	lsls	r3, r3, #10
 800d31e:	431a      	orrs	r2, r3
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	60da      	str	r2, [r3, #12]
  }
}
 800d324:	bf00      	nop
 800d326:	3714      	adds	r7, #20
 800d328:	46bd      	mov	sp, r7
 800d32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32e:	4770      	bx	lr
 800d330:	20000008 	.word	0x20000008
 800d334:	01e84800 	.word	0x01e84800
 800d338:	01a39ddf 	.word	0x01a39ddf
 800d33c:	016e3600 	.word	0x016e3600
 800d340:	014ca43f 	.word	0x014ca43f
 800d344:	01312cff 	.word	0x01312cff
 800d348:	011a499f 	.word	0x011a499f
 800d34c:	01067380 	.word	0x01067380
 800d350:	00f42400 	.word	0x00f42400
 800d354:	00e4e1c0 	.word	0x00e4e1c0

0800d358 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800d358:	b480      	push	{r7}
 800d35a:	b085      	sub	sp, #20
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800d360:	bf00      	nop
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	691b      	ldr	r3, [r3, #16]
 800d366:	2b00      	cmp	r3, #0
 800d368:	dafb      	bge.n	800d362 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d36e:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	691b      	ldr	r3, [r3, #16]
 800d374:	f043 0201 	orr.w	r2, r3, #1
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	b29b      	uxth	r3, r3
 800d380:	f244 2209 	movw	r2, #16905	@ 0x4209
 800d384:	4293      	cmp	r3, r2
 800d386:	d807      	bhi.n	800d398 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800d388:	bf00      	nop
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	691b      	ldr	r3, [r3, #16]
 800d38e:	f003 0301 	and.w	r3, r3, #1
 800d392:	2b00      	cmp	r3, #0
 800d394:	d1f9      	bne.n	800d38a <reset_core+0x32>
 800d396:	e010      	b.n	800d3ba <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800d398:	bf00      	nop
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	691b      	ldr	r3, [r3, #16]
 800d39e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d0f9      	beq.n	800d39a <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	691b      	ldr	r3, [r3, #16]
 800d3aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d3ae:	f023 0301 	bic.w	r3, r3, #1
 800d3b2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800d3ba:	bf00      	nop
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	691b      	ldr	r3, [r3, #16]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	dafb      	bge.n	800d3bc <reset_core+0x64>
}
 800d3c4:	bf00      	nop
 800d3c6:	bf00      	nop
 800d3c8:	3714      	adds	r7, #20
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d0:	4770      	bx	lr

0800d3d2 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800d3d2:	b580      	push	{r7, lr}
 800d3d4:	b084      	sub	sp, #16
 800d3d6:	af00      	add	r7, sp, #0
 800d3d8:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	68db      	ldr	r3, [r3, #12]
 800d3de:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3e6:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	68fa      	ldr	r2, [r7, #12]
 800d3ec:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	6878      	ldr	r0, [r7, #4]
 800d3f2:	f7ff ff1f 	bl	800d234 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f7ff ffae 	bl	800d358 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800d402:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800d40a:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	68fa      	ldr	r2, [r7, #12]
 800d410:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800d412:	2100      	movs	r1, #0
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f7ff ff29 	bl	800d26c <dwc2_phy_update>
}
 800d41a:	bf00      	nop
 800d41c:	3710      	adds	r7, #16
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}

0800d422 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800d422:	b580      	push	{r7, lr}
 800d424:	b086      	sub	sp, #24
 800d426:	af00      	add	r7, sp, #0
 800d428:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d434:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d43a:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800d43c:	7a7b      	ldrb	r3, [r7, #9]
 800d43e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d442:	b2db      	uxtb	r3, r3
 800d444:	2b00      	cmp	r3, #0
 800d446:	d002      	beq.n	800d44e <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800d448:	2310      	movs	r3, #16
 800d44a:	74fb      	strb	r3, [r7, #19]
 800d44c:	e001      	b.n	800d452 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800d44e:	2308      	movs	r3, #8
 800d450:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800d452:	697b      	ldr	r3, [r7, #20]
 800d454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d458:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800d45a:	7b3b      	ldrb	r3, [r7, #12]
 800d45c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d460:	b2db      	uxtb	r3, r3
 800d462:	2b80      	cmp	r3, #128	@ 0x80
 800d464:	d114      	bne.n	800d490 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800d466:	697b      	ldr	r3, [r7, #20]
 800d468:	f043 0310 	orr.w	r3, r3, #16
 800d46c:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	f023 0308 	bic.w	r3, r3, #8
 800d474:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d47c:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d484:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800d48c:	617b      	str	r3, [r7, #20]
 800d48e:	e00f      	b.n	800d4b0 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	f023 0310 	bic.w	r3, r3, #16
 800d496:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800d498:	7cfb      	ldrb	r3, [r7, #19]
 800d49a:	2b10      	cmp	r3, #16
 800d49c:	d104      	bne.n	800d4a8 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800d49e:	697b      	ldr	r3, [r7, #20]
 800d4a0:	f043 0308 	orr.w	r3, r3, #8
 800d4a4:	617b      	str	r3, [r7, #20]
 800d4a6:	e003      	b.n	800d4b0 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	f023 0308 	bic.w	r3, r3, #8
 800d4ae:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	697a      	ldr	r2, [r7, #20]
 800d4b4:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800d4b6:	7b3b      	ldrb	r3, [r7, #12]
 800d4b8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d4bc:	b2db      	uxtb	r3, r3
 800d4be:	4619      	mov	r1, r3
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	f7ff feb7 	bl	800d234 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f7ff ff46 	bl	800d358 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800d4cc:	697b      	ldr	r3, [r7, #20]
 800d4ce:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800d4d2:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800d4d4:	7cfb      	ldrb	r3, [r7, #19]
 800d4d6:	2b10      	cmp	r3, #16
 800d4d8:	d102      	bne.n	800d4e0 <phy_hs_init+0xbe>
 800d4da:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800d4de:	e001      	b.n	800d4e4 <phy_hs_init+0xc2>
 800d4e0:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800d4e4:	697a      	ldr	r2, [r7, #20]
 800d4e6:	4313      	orrs	r3, r2
 800d4e8:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	697a      	ldr	r2, [r7, #20]
 800d4ee:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800d4f0:	7b3b      	ldrb	r3, [r7, #12]
 800d4f2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d4f6:	b2db      	uxtb	r3, r3
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f7ff feb6 	bl	800d26c <dwc2_phy_update>
}
 800d500:	bf00      	nop
 800d502:	3718      	adds	r7, #24
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}

0800d508 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800d508:	b480      	push	{r7}
 800d50a:	b085      	sub	sp, #20
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d514:	0c1b      	lsrs	r3, r3, #16
 800d516:	041b      	lsls	r3, r3, #16
 800d518:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	4a0e      	ldr	r2, [pc, #56]	@ (800d558 <check_dwc2+0x50>)
 800d51e:	4293      	cmp	r3, r2
 800d520:	d012      	beq.n	800d548 <check_dwc2+0x40>
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	4a0d      	ldr	r2, [pc, #52]	@ (800d55c <check_dwc2+0x54>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d00e      	beq.n	800d548 <check_dwc2+0x40>
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	4a0c      	ldr	r2, [pc, #48]	@ (800d560 <check_dwc2+0x58>)
 800d52e:	4293      	cmp	r3, r2
 800d530:	d00a      	beq.n	800d548 <check_dwc2+0x40>
 800d532:	4b0c      	ldr	r3, [pc, #48]	@ (800d564 <check_dwc2+0x5c>)
 800d534:	60bb      	str	r3, [r7, #8]
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f003 0301 	and.w	r3, r3, #1
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d000      	beq.n	800d544 <check_dwc2+0x3c>
 800d542:	be00      	bkpt	0x0000
 800d544:	2300      	movs	r3, #0
 800d546:	e000      	b.n	800d54a <check_dwc2+0x42>
#endif

  return true;
 800d548:	2301      	movs	r3, #1
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3714      	adds	r7, #20
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	4f540000 	.word	0x4f540000
 800d55c:	55310000 	.word	0x55310000
 800d560:	55320000 	.word	0x55320000
 800d564:	e000edf0 	.word	0xe000edf0

0800d568 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800d568:	b480      	push	{r7}
 800d56a:	b085      	sub	sp, #20
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
 800d570:	460b      	mov	r3, r1
 800d572:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800d574:	78fb      	ldrb	r3, [r7, #3]
 800d576:	2b01      	cmp	r3, #1
 800d578:	d101      	bne.n	800d57e <dwc2_core_is_highspeed+0x16>
    return false;
 800d57a:	2300      	movs	r3, #0
 800d57c:	e00b      	b.n	800d596 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d582:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800d584:	7b3b      	ldrb	r3, [r7, #12]
 800d586:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d58a:	b2db      	uxtb	r3, r3
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	bf14      	ite	ne
 800d590:	2301      	movne	r3, #1
 800d592:	2300      	moveq	r3, #0
 800d594:	b2db      	uxtb	r3, r3
}
 800d596:	4618      	mov	r0, r3
 800d598:	3714      	adds	r7, #20
 800d59a:	46bd      	mov	sp, r7
 800d59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a0:	4770      	bx	lr
	...

0800d5a4 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b088      	sub	sp, #32
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	71fb      	strb	r3, [r7, #7]
 800d5ae:	460b      	mov	r3, r1
 800d5b0:	71bb      	strb	r3, [r7, #6]
 800d5b2:	4613      	mov	r3, r2
 800d5b4:	717b      	strb	r3, [r7, #5]
 800d5b6:	79fb      	ldrb	r3, [r7, #7]
 800d5b8:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d5ba:	7dfb      	ldrb	r3, [r7, #23]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d001      	beq.n	800d5c4 <dwc2_core_init+0x20>
    rhport = 0;
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d5c4:	7dfb      	ldrb	r3, [r7, #23]
 800d5c6:	4a3b      	ldr	r2, [pc, #236]	@ (800d6b4 <dwc2_core_init+0x110>)
 800d5c8:	011b      	lsls	r3, r3, #4
 800d5ca:	4413      	add	r3, r2
 800d5cc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d5ce:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800d5d0:	69f8      	ldr	r0, [r7, #28]
 800d5d2:	f7ff ff99 	bl	800d508 <check_dwc2>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	f083 0301 	eor.w	r3, r3, #1
 800d5dc:	b2db      	uxtb	r3, r3
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d00a      	beq.n	800d5f8 <dwc2_core_init+0x54>
 800d5e2:	4b35      	ldr	r3, [pc, #212]	@ (800d6b8 <dwc2_core_init+0x114>)
 800d5e4:	61bb      	str	r3, [r7, #24]
 800d5e6:	69bb      	ldr	r3, [r7, #24]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f003 0301 	and.w	r3, r3, #1
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d000      	beq.n	800d5f4 <dwc2_core_init+0x50>
 800d5f2:	be00      	bkpt	0x0000
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	e058      	b.n	800d6aa <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800d5f8:	69fb      	ldr	r3, [r7, #28]
 800d5fa:	689b      	ldr	r3, [r3, #8]
 800d5fc:	f023 0201 	bic.w	r2, r3, #1
 800d600:	69fb      	ldr	r3, [r7, #28]
 800d602:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800d604:	79bb      	ldrb	r3, [r7, #6]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d003      	beq.n	800d612 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800d60a:	69f8      	ldr	r0, [r7, #28]
 800d60c:	f7ff ff09 	bl	800d422 <phy_hs_init>
 800d610:	e002      	b.n	800d618 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800d612:	69f8      	ldr	r0, [r7, #28]
 800d614:	f7ff fedd 	bl	800d3d2 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800d618:	69fb      	ldr	r3, [r7, #28]
 800d61a:	68db      	ldr	r3, [r3, #12]
 800d61c:	f043 0207 	orr.w	r2, r3, #7
 800d620:	69fb      	ldr	r3, [r7, #28]
 800d622:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800d624:	69fb      	ldr	r3, [r7, #28]
 800d626:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800d62a:	f023 020f 	bic.w	r2, r3, #15
 800d62e:	69fb      	ldr	r3, [r7, #28]
 800d630:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800d634:	69fb      	ldr	r3, [r7, #28]
 800d636:	60fb      	str	r3, [r7, #12]
 800d638:	2310      	movs	r3, #16
 800d63a:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800d63c:	7afb      	ldrb	r3, [r7, #11]
 800d63e:	019b      	lsls	r3, r3, #6
 800d640:	f043 0220 	orr.w	r2, r3, #32
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800d648:	bf00      	nop
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	691b      	ldr	r3, [r3, #16]
 800d64e:	f003 0320 	and.w	r3, r3, #32
 800d652:	2b00      	cmp	r3, #0
 800d654:	d1f9      	bne.n	800d64a <dwc2_core_init+0xa6>
}
 800d656:	bf00      	nop
 800d658:	69fb      	ldr	r3, [r7, #28]
 800d65a:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800d65c:	693b      	ldr	r3, [r7, #16]
 800d65e:	2210      	movs	r2, #16
 800d660:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800d662:	bf00      	nop
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	691b      	ldr	r3, [r3, #16]
 800d668:	f003 0310 	and.w	r3, r3, #16
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d1f9      	bne.n	800d664 <dwc2_core_init+0xc0>
}
 800d670:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800d672:	69fb      	ldr	r3, [r7, #28]
 800d674:	f04f 32ff 	mov.w	r2, #4294967295
 800d678:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800d67a:	69fb      	ldr	r3, [r7, #28]
 800d67c:	f04f 32ff 	mov.w	r2, #4294967295
 800d680:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	2200      	movs	r2, #0
 800d686:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800d688:	797b      	ldrb	r3, [r7, #5]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d006      	beq.n	800d69c <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	689b      	ldr	r3, [r3, #8]
 800d692:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800d696:	69fb      	ldr	r3, [r7, #28]
 800d698:	609a      	str	r2, [r3, #8]
 800d69a:	e005      	b.n	800d6a8 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800d69c:	69fb      	ldr	r3, [r7, #28]
 800d69e:	699b      	ldr	r3, [r3, #24]
 800d6a0:	f043 0210 	orr.w	r2, r3, #16
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	619a      	str	r2, [r3, #24]
  }

  return true;
 800d6a8:	2301      	movs	r3, #1
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3720      	adds	r7, #32
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}
 800d6b2:	bf00      	nop
 800d6b4:	0800f210 	.word	0x0800f210
 800d6b8:	e000edf0 	.word	0xe000edf0

0800d6bc <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800d6bc:	b480      	push	{r7}
 800d6be:	b08f      	sub	sp, #60	@ 0x3c
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	60f8      	str	r0, [r7, #12]
 800d6c4:	60b9      	str	r1, [r7, #8]
 800d6c6:	4613      	mov	r3, r2
 800d6c8:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d6d0:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800d6d2:	88fb      	ldrh	r3, [r7, #6]
 800d6d4:	089b      	lsrs	r3, r3, #2
 800d6d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800d6d8:	e00b      	b.n	800d6f2 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800d6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	68ba      	ldr	r2, [r7, #8]
 800d6e0:	627a      	str	r2, [r7, #36]	@ 0x24
 800d6e2:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800d6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e6:	6a3a      	ldr	r2, [r7, #32]
 800d6e8:	601a      	str	r2, [r3, #0]
}
 800d6ea:	bf00      	nop
    dst += 4;
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	3304      	adds	r3, #4
 800d6f0:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800d6f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d6f4:	1e5a      	subs	r2, r3, #1
 800d6f6:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d1ee      	bne.n	800d6da <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800d6fc:	88fb      	ldrh	r3, [r7, #6]
 800d6fe:	b2db      	uxtb	r3, r3
 800d700:	f003 0303 	and.w	r3, r3, #3
 800d704:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800d708:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d020      	beq.n	800d752 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800d710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d718:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800d71a:	69fb      	ldr	r3, [r7, #28]
 800d71c:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800d71e:	68bb      	ldr	r3, [r7, #8]
 800d720:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800d722:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d726:	2b01      	cmp	r3, #1
 800d728:	d907      	bls.n	800d73a <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800d72a:	68bb      	ldr	r3, [r7, #8]
 800d72c:	3301      	adds	r3, #1
 800d72e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d730:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800d732:	69ba      	ldr	r2, [r7, #24]
 800d734:	0a12      	lsrs	r2, r2, #8
 800d736:	b2d2      	uxtb	r2, r2
 800d738:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800d73a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d73e:	2b02      	cmp	r3, #2
 800d740:	d907      	bls.n	800d752 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800d742:	68bb      	ldr	r3, [r7, #8]
 800d744:	3302      	adds	r3, #2
 800d746:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d748:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800d74a:	697a      	ldr	r2, [r7, #20]
 800d74c:	0c12      	lsrs	r2, r2, #16
 800d74e:	b2d2      	uxtb	r2, r2
 800d750:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800d752:	bf00      	nop
 800d754:	373c      	adds	r7, #60	@ 0x3c
 800d756:	46bd      	mov	sp, r7
 800d758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75c:	4770      	bx	lr

0800d75e <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800d75e:	b480      	push	{r7}
 800d760:	b08b      	sub	sp, #44	@ 0x2c
 800d762:	af00      	add	r7, sp, #0
 800d764:	60f8      	str	r0, [r7, #12]
 800d766:	607a      	str	r2, [r7, #4]
 800d768:	461a      	mov	r2, r3
 800d76a:	460b      	mov	r3, r1
 800d76c:	72fb      	strb	r3, [r7, #11]
 800d76e:	4613      	mov	r3, r2
 800d770:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800d772:	7afb      	ldrb	r3, [r7, #11]
 800d774:	3301      	adds	r3, #1
 800d776:	031b      	lsls	r3, r3, #12
 800d778:	68fa      	ldr	r2, [r7, #12]
 800d77a:	4413      	add	r3, r2
 800d77c:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800d77e:	893b      	ldrh	r3, [r7, #8]
 800d780:	089b      	lsrs	r3, r3, #2
 800d782:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800d784:	e008      	b.n	800d798 <dfifo_write_packet+0x3a>
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800d78a:	697b      	ldr	r3, [r7, #20]
 800d78c:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800d78e:	69fb      	ldr	r3, [r7, #28]
 800d790:	601a      	str	r2, [r3, #0]
    src += 4;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	3304      	adds	r3, #4
 800d796:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800d798:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d79a:	1e5a      	subs	r2, r3, #1
 800d79c:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1f1      	bne.n	800d786 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800d7a2:	893b      	ldrh	r3, [r7, #8]
 800d7a4:	b2db      	uxtb	r3, r3
 800d7a6:	f003 0303 	and.w	r3, r3, #3
 800d7aa:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800d7ac:	7efb      	ldrb	r3, [r7, #27]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d019      	beq.n	800d7e6 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800d7b8:	7efb      	ldrb	r3, [r7, #27]
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d906      	bls.n	800d7cc <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	3301      	adds	r3, #1
 800d7c2:	781b      	ldrb	r3, [r3, #0]
 800d7c4:	021b      	lsls	r3, r3, #8
 800d7c6:	6a3a      	ldr	r2, [r7, #32]
 800d7c8:	4313      	orrs	r3, r2
 800d7ca:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800d7cc:	7efb      	ldrb	r3, [r7, #27]
 800d7ce:	2b02      	cmp	r3, #2
 800d7d0:	d906      	bls.n	800d7e0 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	3302      	adds	r3, #2
 800d7d6:	781b      	ldrb	r3, [r3, #0]
 800d7d8:	041b      	lsls	r3, r3, #16
 800d7da:	6a3a      	ldr	r2, [r7, #32]
 800d7dc:	4313      	orrs	r3, r2
 800d7de:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800d7e0:	69fb      	ldr	r3, [r7, #28]
 800d7e2:	6a3a      	ldr	r2, [r7, #32]
 800d7e4:	601a      	str	r2, [r3, #0]
  }
}
 800d7e6:	bf00      	nop
 800d7e8:	372c      	adds	r7, #44	@ 0x2c
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr
	...

0800d7f4 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b086      	sub	sp, #24
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	6039      	str	r1, [r7, #0]
 800d7fe:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d11f      	bne.n	800d846 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 800d806:	2301      	movs	r3, #1
 800d808:	723b      	strb	r3, [r7, #8]
 800d80a:	2300      	movs	r3, #0
 800d80c:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 800d80e:	f107 0308 	add.w	r3, r7, #8
 800d812:	4619      	mov	r1, r3
 800d814:	2000      	movs	r0, #0
 800d816:	f7fb feb5 	bl	8009584 <tud_rhport_init>
 800d81a:	4603      	mov	r3, r0
 800d81c:	f083 0301 	eor.w	r3, r3, #1
 800d820:	b2db      	uxtb	r3, r3
 800d822:	2b00      	cmp	r3, #0
 800d824:	d00a      	beq.n	800d83c <tusb_rhport_init+0x48>
 800d826:	4b23      	ldr	r3, [pc, #140]	@ (800d8b4 <tusb_rhport_init+0xc0>)
 800d828:	60fb      	str	r3, [r7, #12]
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	f003 0301 	and.w	r3, r3, #1
 800d832:	2b00      	cmp	r3, #0
 800d834:	d000      	beq.n	800d838 <tusb_rhport_init+0x44>
 800d836:	be00      	bkpt	0x0000
 800d838:	2300      	movs	r3, #0
 800d83a:	e036      	b.n	800d8aa <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 800d83c:	4b1e      	ldr	r3, [pc, #120]	@ (800d8b8 <tusb_rhport_init+0xc4>)
 800d83e:	2201      	movs	r2, #1
 800d840:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 800d842:	2301      	movs	r3, #1
 800d844:	e031      	b.n	800d8aa <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 800d846:	79fb      	ldrb	r3, [r7, #7]
 800d848:	2b01      	cmp	r3, #1
 800d84a:	d803      	bhi.n	800d854 <tusb_rhport_init+0x60>
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d10a      	bne.n	800d86a <tusb_rhport_init+0x76>
 800d854:	4b17      	ldr	r3, [pc, #92]	@ (800d8b4 <tusb_rhport_init+0xc0>)
 800d856:	613b      	str	r3, [r7, #16]
 800d858:	693b      	ldr	r3, [r7, #16]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	f003 0301 	and.w	r3, r3, #1
 800d860:	2b00      	cmp	r3, #0
 800d862:	d000      	beq.n	800d866 <tusb_rhport_init+0x72>
 800d864:	be00      	bkpt	0x0000
 800d866:	2300      	movs	r3, #0
 800d868:	e01f      	b.n	800d8aa <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800d86a:	79fb      	ldrb	r3, [r7, #7]
 800d86c:	683a      	ldr	r2, [r7, #0]
 800d86e:	7811      	ldrb	r1, [r2, #0]
 800d870:	4a11      	ldr	r2, [pc, #68]	@ (800d8b8 <tusb_rhport_init+0xc4>)
 800d872:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	781b      	ldrb	r3, [r3, #0]
 800d878:	2b01      	cmp	r3, #1
 800d87a:	d115      	bne.n	800d8a8 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800d87c:	79fb      	ldrb	r3, [r7, #7]
 800d87e:	6839      	ldr	r1, [r7, #0]
 800d880:	4618      	mov	r0, r3
 800d882:	f7fb fe7f 	bl	8009584 <tud_rhport_init>
 800d886:	4603      	mov	r3, r0
 800d888:	f083 0301 	eor.w	r3, r3, #1
 800d88c:	b2db      	uxtb	r3, r3
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d00a      	beq.n	800d8a8 <tusb_rhport_init+0xb4>
 800d892:	4b08      	ldr	r3, [pc, #32]	@ (800d8b4 <tusb_rhport_init+0xc0>)
 800d894:	617b      	str	r3, [r7, #20]
 800d896:	697b      	ldr	r3, [r7, #20]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	f003 0301 	and.w	r3, r3, #1
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d000      	beq.n	800d8a4 <tusb_rhport_init+0xb0>
 800d8a2:	be00      	bkpt	0x0000
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	e000      	b.n	800d8aa <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800d8a8:	2301      	movs	r3, #1
}
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	3718      	adds	r7, #24
 800d8ae:	46bd      	mov	sp, r7
 800d8b0:	bd80      	pop	{r7, pc}
 800d8b2:	bf00      	nop
 800d8b4:	e000edf0 	.word	0xe000edf0
 800d8b8:	20011474 	.word	0x20011474

0800d8bc <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800d8bc:	b480      	push	{r7}
 800d8be:	b085      	sub	sp, #20
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
 800d8c4:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	781b      	ldrb	r3, [r3, #0]
 800d8ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d001      	beq.n	800d8d8 <tu_edpt_claim+0x1c>
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	e027      	b.n	800d928 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d8e0:	b2db      	uxtb	r3, r3
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d001      	beq.n	800d8ea <tu_edpt_claim+0x2e>
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	e01e      	b.n	800d928 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	781b      	ldrb	r3, [r3, #0]
 800d8ee:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d108      	bne.n	800d90a <tu_edpt_claim+0x4e>
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d900:	b2db      	uxtb	r3, r3
 800d902:	2b00      	cmp	r3, #0
 800d904:	d101      	bne.n	800d90a <tu_edpt_claim+0x4e>
 800d906:	2301      	movs	r3, #1
 800d908:	e000      	b.n	800d90c <tu_edpt_claim+0x50>
 800d90a:	2300      	movs	r3, #0
 800d90c:	73fb      	strb	r3, [r7, #15]
 800d90e:	7bfb      	ldrb	r3, [r7, #15]
 800d910:	f003 0301 	and.w	r3, r3, #1
 800d914:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800d916:	7bfb      	ldrb	r3, [r7, #15]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d004      	beq.n	800d926 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800d91c:	687a      	ldr	r2, [r7, #4]
 800d91e:	7813      	ldrb	r3, [r2, #0]
 800d920:	f043 0304 	orr.w	r3, r3, #4
 800d924:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800d926:	7bfb      	ldrb	r3, [r7, #15]
}
 800d928:	4618      	mov	r0, r3
 800d92a:	3714      	adds	r7, #20
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr

0800d934 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800d934:	b480      	push	{r7}
 800d936:	b085      	sub	sp, #20
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	781b      	ldrb	r3, [r3, #0]
 800d942:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d946:	b2db      	uxtb	r3, r3
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d108      	bne.n	800d95e <tu_edpt_release+0x2a>
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	781b      	ldrb	r3, [r3, #0]
 800d950:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d954:	b2db      	uxtb	r3, r3
 800d956:	2b00      	cmp	r3, #0
 800d958:	d101      	bne.n	800d95e <tu_edpt_release+0x2a>
 800d95a:	2301      	movs	r3, #1
 800d95c:	e000      	b.n	800d960 <tu_edpt_release+0x2c>
 800d95e:	2300      	movs	r3, #0
 800d960:	73fb      	strb	r3, [r7, #15]
 800d962:	7bfb      	ldrb	r3, [r7, #15]
 800d964:	f003 0301 	and.w	r3, r3, #1
 800d968:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800d96a:	7bfb      	ldrb	r3, [r7, #15]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d004      	beq.n	800d97a <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800d970:	687a      	ldr	r2, [r7, #4]
 800d972:	7813      	ldrb	r3, [r2, #0]
 800d974:	f023 0304 	bic.w	r3, r3, #4
 800d978:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800d97a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3714      	adds	r7, #20
 800d980:	46bd      	mov	sp, r7
 800d982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d986:	4770      	bx	lr

0800d988 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800d988:	b480      	push	{r7}
 800d98a:	b08b      	sub	sp, #44	@ 0x2c
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
 800d990:	460b      	mov	r3, r1
 800d992:	70fb      	strb	r3, [r7, #3]
 800d994:	4613      	mov	r3, r2
 800d996:	70bb      	strb	r3, [r7, #2]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	889b      	ldrh	r3, [r3, #4]
 800d9a0:	b29b      	uxth	r3, r3
 800d9a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d9a6:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800d9a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	78db      	ldrb	r3, [r3, #3]
 800d9ae:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d9b2:	b2db      	uxtb	r3, r3
 800d9b4:	2b03      	cmp	r3, #3
 800d9b6:	d059      	beq.n	800da6c <tu_edpt_validate+0xe4>
 800d9b8:	2b03      	cmp	r3, #3
 800d9ba:	dc6e      	bgt.n	800da9a <tu_edpt_validate+0x112>
 800d9bc:	2b01      	cmp	r3, #1
 800d9be:	d002      	beq.n	800d9c6 <tu_edpt_validate+0x3e>
 800d9c0:	2b02      	cmp	r3, #2
 800d9c2:	d018      	beq.n	800d9f6 <tu_edpt_validate+0x6e>
 800d9c4:	e069      	b.n	800da9a <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800d9c6:	78fb      	ldrb	r3, [r7, #3]
 800d9c8:	2b02      	cmp	r3, #2
 800d9ca:	d102      	bne.n	800d9d2 <tu_edpt_validate+0x4a>
 800d9cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9d0:	e001      	b.n	800d9d6 <tu_edpt_validate+0x4e>
 800d9d2:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800d9d6:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800d9d8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d9da:	8a7b      	ldrh	r3, [r7, #18]
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d95e      	bls.n	800da9e <tu_edpt_validate+0x116>
 800d9e0:	4b35      	ldr	r3, [pc, #212]	@ (800dab8 <tu_edpt_validate+0x130>)
 800d9e2:	60fb      	str	r3, [r7, #12]
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	f003 0301 	and.w	r3, r3, #1
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d000      	beq.n	800d9f2 <tu_edpt_validate+0x6a>
 800d9f0:	be00      	bkpt	0x0000
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	e059      	b.n	800daaa <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800d9f6:	78fb      	ldrb	r3, [r7, #3]
 800d9f8:	2b02      	cmp	r3, #2
 800d9fa:	d10e      	bne.n	800da1a <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800d9fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d9fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da02:	d04e      	beq.n	800daa2 <tu_edpt_validate+0x11a>
 800da04:	4b2c      	ldr	r3, [pc, #176]	@ (800dab8 <tu_edpt_validate+0x130>)
 800da06:	617b      	str	r3, [r7, #20]
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f003 0301 	and.w	r3, r3, #1
 800da10:	2b00      	cmp	r3, #0
 800da12:	d000      	beq.n	800da16 <tu_edpt_validate+0x8e>
 800da14:	be00      	bkpt	0x0000
 800da16:	2300      	movs	r3, #0
 800da18:	e047      	b.n	800daaa <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800da1a:	78bb      	ldrb	r3, [r7, #2]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d00e      	beq.n	800da3e <tu_edpt_validate+0xb6>
 800da20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800da22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da26:	d10a      	bne.n	800da3e <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800da2c:	69fb      	ldr	r3, [r7, #28]
 800da2e:	2200      	movs	r2, #0
 800da30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800da34:	711a      	strb	r2, [r3, #4]
 800da36:	2200      	movs	r2, #0
 800da38:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800da3a:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800da3c:	e031      	b.n	800daa2 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800da3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800da40:	2b08      	cmp	r3, #8
 800da42:	d02e      	beq.n	800daa2 <tu_edpt_validate+0x11a>
 800da44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800da46:	2b10      	cmp	r3, #16
 800da48:	d02b      	beq.n	800daa2 <tu_edpt_validate+0x11a>
 800da4a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800da4c:	2b20      	cmp	r3, #32
 800da4e:	d028      	beq.n	800daa2 <tu_edpt_validate+0x11a>
 800da50:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800da52:	2b40      	cmp	r3, #64	@ 0x40
 800da54:	d025      	beq.n	800daa2 <tu_edpt_validate+0x11a>
 800da56:	4b18      	ldr	r3, [pc, #96]	@ (800dab8 <tu_edpt_validate+0x130>)
 800da58:	61bb      	str	r3, [r7, #24]
 800da5a:	69bb      	ldr	r3, [r7, #24]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	f003 0301 	and.w	r3, r3, #1
 800da62:	2b00      	cmp	r3, #0
 800da64:	d000      	beq.n	800da68 <tu_edpt_validate+0xe0>
 800da66:	be00      	bkpt	0x0000
 800da68:	2300      	movs	r3, #0
 800da6a:	e01e      	b.n	800daaa <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800da6c:	78fb      	ldrb	r3, [r7, #3]
 800da6e:	2b02      	cmp	r3, #2
 800da70:	d102      	bne.n	800da78 <tu_edpt_validate+0xf0>
 800da72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da76:	e000      	b.n	800da7a <tu_edpt_validate+0xf2>
 800da78:	2340      	movs	r3, #64	@ 0x40
 800da7a:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800da7c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800da7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da80:	429a      	cmp	r2, r3
 800da82:	d910      	bls.n	800daa6 <tu_edpt_validate+0x11e>
 800da84:	4b0c      	ldr	r3, [pc, #48]	@ (800dab8 <tu_edpt_validate+0x130>)
 800da86:	623b      	str	r3, [r7, #32]
 800da88:	6a3b      	ldr	r3, [r7, #32]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f003 0301 	and.w	r3, r3, #1
 800da90:	2b00      	cmp	r3, #0
 800da92:	d000      	beq.n	800da96 <tu_edpt_validate+0x10e>
 800da94:	be00      	bkpt	0x0000
 800da96:	2300      	movs	r3, #0
 800da98:	e007      	b.n	800daaa <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800da9a:	2300      	movs	r3, #0
 800da9c:	e005      	b.n	800daaa <tu_edpt_validate+0x122>
      break;
 800da9e:	bf00      	nop
 800daa0:	e002      	b.n	800daa8 <tu_edpt_validate+0x120>
      break;
 800daa2:	bf00      	nop
 800daa4:	e000      	b.n	800daa8 <tu_edpt_validate+0x120>
      break;
 800daa6:	bf00      	nop
  }

  return true;
 800daa8:	2301      	movs	r3, #1
}
 800daaa:	4618      	mov	r0, r3
 800daac:	372c      	adds	r7, #44	@ 0x2c
 800daae:	46bd      	mov	sp, r7
 800dab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab4:	4770      	bx	lr
 800dab6:	bf00      	nop
 800dab8:	e000edf0 	.word	0xe000edf0

0800dabc <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800dabc:	b480      	push	{r7}
 800dabe:	b08d      	sub	sp, #52	@ 0x34
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	60f8      	str	r0, [r7, #12]
 800dac4:	60b9      	str	r1, [r7, #8]
 800dac6:	4611      	mov	r1, r2
 800dac8:	461a      	mov	r2, r3
 800daca:	460b      	mov	r3, r1
 800dacc:	80fb      	strh	r3, [r7, #6]
 800dace:	4613      	mov	r3, r2
 800dad0:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800dad6:	88fb      	ldrh	r3, [r7, #6]
 800dad8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dada:	4413      	add	r3, r2
 800dadc:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800dade:	e027      	b.n	800db30 <tu_edpt_bind_driver+0x74>
 800dae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae2:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800dae4:	6a3b      	ldr	r3, [r7, #32]
 800dae6:	3301      	adds	r3, #1
 800dae8:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800daea:	2b05      	cmp	r3, #5
 800daec:	d116      	bne.n	800db1c <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800daee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf0:	789b      	ldrb	r3, [r3, #2]
 800daf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800daf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dafa:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dafc:	7fbb      	ldrb	r3, [r7, #30]
 800dafe:	f003 030f 	and.w	r3, r3, #15
 800db02:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800db04:	005b      	lsls	r3, r3, #1
 800db06:	68fa      	ldr	r2, [r7, #12]
 800db08:	4413      	add	r3, r2
 800db0a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800db0e:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800db10:	7ffa      	ldrb	r2, [r7, #31]
 800db12:	09d2      	lsrs	r2, r2, #7
 800db14:	b2d2      	uxtb	r2, r2
 800db16:	4611      	mov	r1, r2
 800db18:	797a      	ldrb	r2, [r7, #5]
 800db1a:	545a      	strb	r2, [r3, r1]
 800db1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db1e:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800db24:	697b      	ldr	r3, [r7, #20]
 800db26:	781b      	ldrb	r3, [r3, #0]
 800db28:	461a      	mov	r2, r3
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800db2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800db30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db34:	429a      	cmp	r2, r3
 800db36:	d3d3      	bcc.n	800dae0 <tu_edpt_bind_driver+0x24>
  }
}
 800db38:	bf00      	nop
 800db3a:	bf00      	nop
 800db3c:	3734      	adds	r7, #52	@ 0x34
 800db3e:	46bd      	mov	sp, r7
 800db40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db44:	4770      	bx	lr

0800db46 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800db46:	b580      	push	{r7, lr}
 800db48:	b084      	sub	sp, #16
 800db4a:	af02      	add	r7, sp, #8
 800db4c:	6078      	str	r0, [r7, #4]
 800db4e:	4608      	mov	r0, r1
 800db50:	4611      	mov	r1, r2
 800db52:	461a      	mov	r2, r3
 800db54:	4603      	mov	r3, r0
 800db56:	70fb      	strb	r3, [r7, #3]
 800db58:	460b      	mov	r3, r1
 800db5a:	70bb      	strb	r3, [r7, #2]
 800db5c:	4613      	mov	r3, r2
 800db5e:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800db60:	687a      	ldr	r2, [r7, #4]
 800db62:	7813      	ldrb	r3, [r2, #0]
 800db64:	78f9      	ldrb	r1, [r7, #3]
 800db66:	f361 0300 	bfi	r3, r1, #0, #1
 800db6a:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	f103 0008 	add.w	r0, r3, #8
 800db72:	8aba      	ldrh	r2, [r7, #20]
 800db74:	787b      	ldrb	r3, [r7, #1]
 800db76:	9300      	str	r3, [sp, #0]
 800db78:	2301      	movs	r3, #1
 800db7a:	6939      	ldr	r1, [r7, #16]
 800db7c:	f7fa fdce 	bl	800871c <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	69ba      	ldr	r2, [r7, #24]
 800db84:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	8bba      	ldrh	r2, [r7, #28]
 800db8a:	805a      	strh	r2, [r3, #2]

  return true;
 800db8c:	2301      	movs	r3, #1
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3708      	adds	r7, #8
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}

0800db96 <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800db96:	b480      	push	{r7}
 800db98:	b083      	sub	sp, #12
 800db9a:	af00      	add	r7, sp, #0
 800db9c:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800db9e:	2301      	movs	r3, #1
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	370c      	adds	r7, #12
 800dba4:	46bd      	mov	sp, r7
 800dba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbaa:	4770      	bx	lr

0800dbac <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800dbac:	b590      	push	{r4, r7, lr}
 800dbae:	b091      	sub	sp, #68	@ 0x44
 800dbb0:	af02      	add	r7, sp, #8
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	f003 0302 	and.w	r3, r3, #2
 800dbc2:	b2db      	uxtb	r3, r3
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d002      	beq.n	800dbce <tu_edpt_stream_write_zlp_if_needed+0x22>
 800dbc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dbcc:	e000      	b.n	800dbd0 <tu_edpt_stream_write_zlp_if_needed+0x24>
 800dbce:	2340      	movs	r3, #64	@ 0x40
 800dbd0:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	3308      	adds	r3, #8
 800dbd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800dbd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbda:	891b      	ldrh	r3, [r3, #8]
 800dbdc:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800dbde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe0:	895b      	ldrh	r3, [r3, #10]
 800dbe2:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800dbe4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800dbe6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dbe8:	429a      	cmp	r2, r3
 800dbea:	bf0c      	ite	eq
 800dbec:	2301      	moveq	r3, #1
 800dbee:	2300      	movne	r3, #0
 800dbf0:	b2db      	uxtb	r3, r3
 800dbf2:	f083 0301 	eor.w	r3, r3, #1
 800dbf6:	b2db      	uxtb	r3, r3
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d109      	bne.n	800dc10 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d006      	beq.n	800dc10 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800dc02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dc04:	3b01      	subs	r3, #1
 800dc06:	461a      	mov	r2, r3
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	4013      	ands	r3, r2
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d001      	beq.n	800dc14 <tu_edpt_stream_write_zlp_if_needed+0x68>
 800dc10:	2300      	movs	r3, #0
 800dc12:	e05e      	b.n	800dcd2 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800dc14:	7bfb      	ldrb	r3, [r7, #15]
 800dc16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800dc1e:	6a3b      	ldr	r3, [r7, #32]
 800dc20:	781b      	ldrb	r3, [r3, #0]
 800dc22:	f003 0301 	and.w	r3, r3, #1
 800dc26:	b2db      	uxtb	r3, r3
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d109      	bne.n	800dc40 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dc2c:	6a3b      	ldr	r3, [r7, #32]
 800dc2e:	785a      	ldrb	r2, [r3, #1]
 800dc30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dc34:	4611      	mov	r1, r2
 800dc36:	4618      	mov	r0, r3
 800dc38:	f7fd f88e 	bl	800ad58 <usbd_edpt_claim>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	e000      	b.n	800dc42 <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800dc40:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800dc42:	f083 0301 	eor.w	r3, r3, #1
 800dc46:	b2db      	uxtb	r3, r3
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d001      	beq.n	800dc50 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	e040      	b.n	800dcd2 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800dc50:	7bfb      	ldrb	r3, [r7, #15]
 800dc52:	77fb      	strb	r3, [r7, #31]
 800dc54:	68bb      	ldr	r3, [r7, #8]
 800dc56:	61bb      	str	r3, [r7, #24]
 800dc58:	2300      	movs	r3, #0
 800dc5a:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800dc5c:	69bb      	ldr	r3, [r7, #24]
 800dc5e:	781b      	ldrb	r3, [r3, #0]
 800dc60:	f003 0301 	and.w	r3, r3, #1
 800dc64:	b2db      	uxtb	r3, r3
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d121      	bne.n	800dcae <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800dc6a:	69bb      	ldr	r3, [r7, #24]
 800dc6c:	685b      	ldr	r3, [r3, #4]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d10c      	bne.n	800dc8c <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800dc72:	69bb      	ldr	r3, [r7, #24]
 800dc74:	7859      	ldrb	r1, [r3, #1]
 800dc76:	69bb      	ldr	r3, [r7, #24]
 800dc78:	f103 0208 	add.w	r2, r3, #8
 800dc7c:	8afb      	ldrh	r3, [r7, #22]
 800dc7e:	7ff8      	ldrb	r0, [r7, #31]
 800dc80:	2400      	movs	r4, #0
 800dc82:	9400      	str	r4, [sp, #0]
 800dc84:	f7fd f932 	bl	800aeec <usbd_edpt_xfer_fifo>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	e011      	b.n	800dcb0 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800dc8c:	69bb      	ldr	r3, [r7, #24]
 800dc8e:	7859      	ldrb	r1, [r3, #1]
 800dc90:	8afb      	ldrh	r3, [r7, #22]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d002      	beq.n	800dc9c <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800dc96:	69bb      	ldr	r3, [r7, #24]
 800dc98:	685a      	ldr	r2, [r3, #4]
 800dc9a:	e000      	b.n	800dc9e <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800dc9c:	2200      	movs	r2, #0
 800dc9e:	8afb      	ldrh	r3, [r7, #22]
 800dca0:	7ff8      	ldrb	r0, [r7, #31]
 800dca2:	2400      	movs	r4, #0
 800dca4:	9400      	str	r4, [sp, #0]
 800dca6:	f7fd f8a7 	bl	800adf8 <usbd_edpt_xfer>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	e000      	b.n	800dcb0 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800dcae:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800dcb0:	f083 0301 	eor.w	r3, r3, #1
 800dcb4:	b2db      	uxtb	r3, r3
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d00a      	beq.n	800dcd0 <tu_edpt_stream_write_zlp_if_needed+0x124>
 800dcba:	4b08      	ldr	r3, [pc, #32]	@ (800dcdc <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800dcbc:	633b      	str	r3, [r7, #48]	@ 0x30
 800dcbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f003 0301 	and.w	r3, r3, #1
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d000      	beq.n	800dccc <tu_edpt_stream_write_zlp_if_needed+0x120>
 800dcca:	be00      	bkpt	0x0000
 800dccc:	2300      	movs	r3, #0
 800dcce:	e000      	b.n	800dcd2 <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800dcd0:	2301      	movs	r3, #1
}
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	373c      	adds	r7, #60	@ 0x3c
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd90      	pop	{r4, r7, pc}
 800dcda:	bf00      	nop
 800dcdc:	e000edf0 	.word	0xe000edf0

0800dce0 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800dce0:	b590      	push	{r4, r7, lr}
 800dce2:	b093      	sub	sp, #76	@ 0x4c
 800dce4:	af02      	add	r7, sp, #8
 800dce6:	4603      	mov	r3, r0
 800dce8:	6039      	str	r1, [r7, #0]
 800dcea:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	3308      	adds	r3, #8
 800dcf0:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dcf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcf4:	8899      	ldrh	r1, [r3, #4]
 800dcf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcf8:	891b      	ldrh	r3, [r3, #8]
 800dcfa:	b29a      	uxth	r2, r3
 800dcfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcfe:	895b      	ldrh	r3, [r3, #10]
 800dd00:	b29b      	uxth	r3, r3
 800dd02:	8679      	strh	r1, [r7, #50]	@ 0x32
 800dd04:	863a      	strh	r2, [r7, #48]	@ 0x30
 800dd06:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800dd08:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800dd0a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd0c:	429a      	cmp	r2, r3
 800dd0e:	d304      	bcc.n	800dd1a <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800dd10:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800dd12:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd14:	1ad3      	subs	r3, r2, r3
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	e008      	b.n	800dd2c <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800dd1a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800dd1c:	005b      	lsls	r3, r3, #1
 800dd1e:	b29a      	uxth	r2, r3
 800dd20:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800dd22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd24:	1acb      	subs	r3, r1, r3
 800dd26:	b29b      	uxth	r3, r3
 800dd28:	4413      	add	r3, r2
 800dd2a:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dd2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dd2e:	8892      	ldrh	r2, [r2, #4]
 800dd30:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dd32:	4613      	mov	r3, r2
 800dd34:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800dd36:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800dd38:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	bf28      	it	cs
 800dd3e:	4613      	movcs	r3, r2
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800dd44:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d101      	bne.n	800dd4e <tu_edpt_stream_write_xfer+0x6e>
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	e091      	b.n	800de72 <tu_edpt_stream_write_xfer+0x192>
 800dd4e:	79fb      	ldrb	r3, [r7, #7]
 800dd50:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800dd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	f003 0301 	and.w	r3, r3, #1
 800dd60:	b2db      	uxtb	r3, r3
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d109      	bne.n	800dd7a <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd68:	785a      	ldrb	r2, [r3, #1]
 800dd6a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dd6e:	4611      	mov	r1, r2
 800dd70:	4618      	mov	r0, r3
 800dd72:	f7fc fff1 	bl	800ad58 <usbd_edpt_claim>
 800dd76:	4603      	mov	r3, r0
 800dd78:	e000      	b.n	800dd7c <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800dd7a:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800dd7c:	f083 0301 	eor.w	r3, r3, #1
 800dd80:	b2db      	uxtb	r3, r3
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d001      	beq.n	800dd8a <tu_edpt_stream_write_xfer+0xaa>
 800dd86:	2300      	movs	r3, #0
 800dd88:	e073      	b.n	800de72 <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d102      	bne.n	800dd98 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800dd92:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd94:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800dd96:	e012      	b.n	800ddbe <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	f103 0208 	add.w	r2, r3, #8
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	685b      	ldr	r3, [r3, #4]
 800dda2:	6839      	ldr	r1, [r7, #0]
 800dda4:	8849      	ldrh	r1, [r1, #2]
 800dda6:	623a      	str	r2, [r7, #32]
 800dda8:	61fb      	str	r3, [r7, #28]
 800ddaa:	460b      	mov	r3, r1
 800ddac:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800ddae:	8b7a      	ldrh	r2, [r7, #26]
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	69f9      	ldr	r1, [r7, #28]
 800ddb4:	6a38      	ldr	r0, [r7, #32]
 800ddb6:	f7fa ffed 	bl	8008d94 <tu_fifo_read_n_access_mode>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800ddbe:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d041      	beq.n	800de48 <tu_edpt_stream_write_xfer+0x168>
 800ddc4:	79fb      	ldrb	r3, [r7, #7]
 800ddc6:	767b      	strb	r3, [r7, #25]
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	617b      	str	r3, [r7, #20]
 800ddcc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ddce:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800ddd0:	697b      	ldr	r3, [r7, #20]
 800ddd2:	781b      	ldrb	r3, [r3, #0]
 800ddd4:	f003 0301 	and.w	r3, r3, #1
 800ddd8:	b2db      	uxtb	r3, r3
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d121      	bne.n	800de22 <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800ddde:	697b      	ldr	r3, [r7, #20]
 800dde0:	685b      	ldr	r3, [r3, #4]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d10c      	bne.n	800de00 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	7859      	ldrb	r1, [r3, #1]
 800ddea:	697b      	ldr	r3, [r7, #20]
 800ddec:	f103 0208 	add.w	r2, r3, #8
 800ddf0:	8a7b      	ldrh	r3, [r7, #18]
 800ddf2:	7e78      	ldrb	r0, [r7, #25]
 800ddf4:	2400      	movs	r4, #0
 800ddf6:	9400      	str	r4, [sp, #0]
 800ddf8:	f7fd f878 	bl	800aeec <usbd_edpt_xfer_fifo>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	e011      	b.n	800de24 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	7859      	ldrb	r1, [r3, #1]
 800de04:	8a7b      	ldrh	r3, [r7, #18]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d002      	beq.n	800de10 <tu_edpt_stream_write_xfer+0x130>
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	685a      	ldr	r2, [r3, #4]
 800de0e:	e000      	b.n	800de12 <tu_edpt_stream_write_xfer+0x132>
 800de10:	2200      	movs	r2, #0
 800de12:	8a7b      	ldrh	r3, [r7, #18]
 800de14:	7e78      	ldrb	r0, [r7, #25]
 800de16:	2400      	movs	r4, #0
 800de18:	9400      	str	r4, [sp, #0]
 800de1a:	f7fc ffed 	bl	800adf8 <usbd_edpt_xfer>
 800de1e:	4603      	mov	r3, r0
 800de20:	e000      	b.n	800de24 <tu_edpt_stream_write_xfer+0x144>
  return false;
 800de22:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800de24:	f083 0301 	eor.w	r3, r3, #1
 800de28:	b2db      	uxtb	r3, r3
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d00a      	beq.n	800de44 <tu_edpt_stream_write_xfer+0x164>
 800de2e:	4b13      	ldr	r3, [pc, #76]	@ (800de7c <tu_edpt_stream_write_xfer+0x19c>)
 800de30:	63bb      	str	r3, [r7, #56]	@ 0x38
 800de32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f003 0301 	and.w	r3, r3, #1
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d000      	beq.n	800de40 <tu_edpt_stream_write_xfer+0x160>
 800de3e:	be00      	bkpt	0x0000
 800de40:	2300      	movs	r3, #0
 800de42:	e016      	b.n	800de72 <tu_edpt_stream_write_xfer+0x192>
    return count;
 800de44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800de46:	e014      	b.n	800de72 <tu_edpt_stream_write_xfer+0x192>
 800de48:	79fb      	ldrb	r3, [r7, #7]
 800de4a:	747b      	strb	r3, [r7, #17]
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	781b      	ldrb	r3, [r3, #0]
 800de54:	f003 0301 	and.w	r3, r3, #1
 800de58:	b2db      	uxtb	r3, r3
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d107      	bne.n	800de6e <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	785a      	ldrb	r2, [r3, #1]
 800de62:	7c7b      	ldrb	r3, [r7, #17]
 800de64:	4611      	mov	r1, r2
 800de66:	4618      	mov	r0, r3
 800de68:	f7fc ff9e 	bl	800ada8 <usbd_edpt_release>
 800de6c:	e000      	b.n	800de70 <tu_edpt_stream_write_xfer+0x190>
  return false;
 800de6e:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800de70:	2300      	movs	r3, #0
  }
}
 800de72:	4618      	mov	r0, r3
 800de74:	3744      	adds	r7, #68	@ 0x44
 800de76:	46bd      	mov	sp, r7
 800de78:	bd90      	pop	{r4, r7, pc}
 800de7a:	bf00      	nop
 800de7c:	e000edf0 	.word	0xe000edf0

0800de80 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800de80:	b590      	push	{r4, r7, lr}
 800de82:	b09b      	sub	sp, #108	@ 0x6c
 800de84:	af02      	add	r7, sp, #8
 800de86:	60b9      	str	r1, [r7, #8]
 800de88:	607a      	str	r2, [r7, #4]
 800de8a:	603b      	str	r3, [r7, #0]
 800de8c:	4603      	mov	r3, r0
 800de8e:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d101      	bne.n	800de9a <tu_edpt_stream_write+0x1a>
 800de96:	2300      	movs	r3, #0
 800de98:	e0e3      	b.n	800e062 <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	3308      	adds	r3, #8
 800de9e:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800dea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dea2:	889b      	ldrh	r3, [r3, #4]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d17e      	bne.n	800dfa6 <tu_edpt_stream_write+0x126>
 800dea8:	7bfb      	ldrb	r3, [r7, #15]
 800deaa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800deb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800deb4:	781b      	ldrb	r3, [r3, #0]
 800deb6:	f003 0301 	and.w	r3, r3, #1
 800deba:	b2db      	uxtb	r3, r3
 800debc:	2b00      	cmp	r3, #0
 800debe:	d109      	bne.n	800ded4 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dec0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dec2:	785a      	ldrb	r2, [r3, #1]
 800dec4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dec8:	4611      	mov	r1, r2
 800deca:	4618      	mov	r0, r3
 800decc:	f7fc ff44 	bl	800ad58 <usbd_edpt_claim>
 800ded0:	4603      	mov	r3, r0
 800ded2:	e000      	b.n	800ded6 <tu_edpt_stream_write+0x56>
  return false;
 800ded4:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800ded6:	f083 0301 	eor.w	r3, r3, #1
 800deda:	b2db      	uxtb	r3, r3
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d001      	beq.n	800dee4 <tu_edpt_stream_write+0x64>
 800dee0:	2300      	movs	r3, #0
 800dee2:	e0be      	b.n	800e062 <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	685b      	ldr	r3, [r3, #4]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d013      	beq.n	800df14 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800deec:	68bb      	ldr	r3, [r7, #8]
 800deee:	885b      	ldrh	r3, [r3, #2]
 800def0:	461a      	mov	r2, r3
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	647b      	str	r3, [r7, #68]	@ 0x44
 800def6:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800def8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800defa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800defc:	4293      	cmp	r3, r2
 800defe:	bf28      	it	cs
 800df00:	4613      	movcs	r3, r2
 800df02:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	685b      	ldr	r3, [r3, #4]
 800df08:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800df0a:	6879      	ldr	r1, [r7, #4]
 800df0c:	4618      	mov	r0, r3
 800df0e:	f000 fb65 	bl	800e5dc <memcpy>
 800df12:	e001      	b.n	800df18 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800df18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df1a:	b29a      	uxth	r2, r3
 800df1c:	7bfb      	ldrb	r3, [r7, #15]
 800df1e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	63bb      	str	r3, [r7, #56]	@ 0x38
 800df26:	4613      	mov	r3, r2
 800df28:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800df2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	f003 0301 	and.w	r3, r3, #1
 800df32:	b2db      	uxtb	r3, r3
 800df34:	2b00      	cmp	r3, #0
 800df36:	d123      	bne.n	800df80 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800df38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df3a:	685b      	ldr	r3, [r3, #4]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d10d      	bne.n	800df5c <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800df40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df42:	7859      	ldrb	r1, [r3, #1]
 800df44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df46:	f103 0208 	add.w	r2, r3, #8
 800df4a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800df4c:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800df50:	2400      	movs	r4, #0
 800df52:	9400      	str	r4, [sp, #0]
 800df54:	f7fc ffca 	bl	800aeec <usbd_edpt_xfer_fifo>
 800df58:	4603      	mov	r3, r0
 800df5a:	e012      	b.n	800df82 <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800df5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df5e:	7859      	ldrb	r1, [r3, #1]
 800df60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800df62:	2b00      	cmp	r3, #0
 800df64:	d002      	beq.n	800df6c <tu_edpt_stream_write+0xec>
 800df66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df68:	685a      	ldr	r2, [r3, #4]
 800df6a:	e000      	b.n	800df6e <tu_edpt_stream_write+0xee>
 800df6c:	2200      	movs	r2, #0
 800df6e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800df70:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800df74:	2400      	movs	r4, #0
 800df76:	9400      	str	r4, [sp, #0]
 800df78:	f7fc ff3e 	bl	800adf8 <usbd_edpt_xfer>
 800df7c:	4603      	mov	r3, r0
 800df7e:	e000      	b.n	800df82 <tu_edpt_stream_write+0x102>
  return false;
 800df80:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800df82:	f083 0301 	eor.w	r3, r3, #1
 800df86:	b2db      	uxtb	r3, r3
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d00a      	beq.n	800dfa2 <tu_edpt_stream_write+0x122>
 800df8c:	4b37      	ldr	r3, [pc, #220]	@ (800e06c <tu_edpt_stream_write+0x1ec>)
 800df8e:	657b      	str	r3, [r7, #84]	@ 0x54
 800df90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	f003 0301 	and.w	r3, r3, #1
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d000      	beq.n	800df9e <tu_edpt_stream_write+0x11e>
 800df9c:	be00      	bkpt	0x0000
 800df9e:	2300      	movs	r3, #0
 800dfa0:	e05f      	b.n	800e062 <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800dfa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfa4:	e05d      	b.n	800e062 <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	3308      	adds	r3, #8
 800dfaa:	683a      	ldr	r2, [r7, #0]
 800dfac:	b292      	uxth	r2, r2
 800dfae:	633b      	str	r3, [r7, #48]	@ 0x30
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfb4:	4613      	mov	r3, r2
 800dfb6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800dfb8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800dfba:	2300      	movs	r3, #0
 800dfbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dfbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dfc0:	f7fa ff2c 	bl	8008e1c <tu_fifo_write_n_access_mode>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	781b      	ldrb	r3, [r3, #0]
 800dfce:	f003 0302 	and.w	r3, r3, #2
 800dfd2:	b2db      	uxtb	r3, r3
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d002      	beq.n	800dfde <tu_edpt_stream_write+0x15e>
 800dfd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dfdc:	e000      	b.n	800dfe0 <tu_edpt_stream_write+0x160>
 800dfde:	2340      	movs	r3, #64	@ 0x40
 800dfe0:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	3308      	adds	r3, #8
 800dfe8:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dfea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfec:	8899      	ldrh	r1, [r3, #4]
 800dfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff0:	891b      	ldrh	r3, [r3, #8]
 800dff2:	b29a      	uxth	r2, r3
 800dff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff6:	895b      	ldrh	r3, [r3, #10]
 800dff8:	b29b      	uxth	r3, r3
 800dffa:	8479      	strh	r1, [r7, #34]	@ 0x22
 800dffc:	843a      	strh	r2, [r7, #32]
 800dffe:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800e000:	8c3a      	ldrh	r2, [r7, #32]
 800e002:	8bfb      	ldrh	r3, [r7, #30]
 800e004:	429a      	cmp	r2, r3
 800e006:	d304      	bcc.n	800e012 <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800e008:	8c3a      	ldrh	r2, [r7, #32]
 800e00a:	8bfb      	ldrh	r3, [r7, #30]
 800e00c:	1ad3      	subs	r3, r2, r3
 800e00e:	b29b      	uxth	r3, r3
 800e010:	e008      	b.n	800e024 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800e012:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e014:	005b      	lsls	r3, r3, #1
 800e016:	b29a      	uxth	r2, r3
 800e018:	8c39      	ldrh	r1, [r7, #32]
 800e01a:	8bfb      	ldrh	r3, [r7, #30]
 800e01c:	1acb      	subs	r3, r1, r3
 800e01e:	b29b      	uxth	r3, r3
 800e020:	4413      	add	r3, r2
 800e022:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800e024:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e026:	8892      	ldrh	r2, [r2, #4]
 800e028:	83bb      	strh	r3, [r7, #28]
 800e02a:	4613      	mov	r3, r2
 800e02c:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e02e:	8bba      	ldrh	r2, [r7, #28]
 800e030:	8b7b      	ldrh	r3, [r7, #26]
 800e032:	4293      	cmp	r3, r2
 800e034:	bf28      	it	cs
 800e036:	4613      	movcs	r3, r2
 800e038:	b29b      	uxth	r3, r3
 800e03a:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800e03e:	429a      	cmp	r2, r3
 800e040:	d908      	bls.n	800e054 <tu_edpt_stream_write+0x1d4>
 800e042:	68bb      	ldr	r3, [r7, #8]
 800e044:	3308      	adds	r3, #8
 800e046:	617b      	str	r3, [r7, #20]
  return f->depth;
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	889b      	ldrh	r3, [r3, #4]
 800e04c:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800e050:	429a      	cmp	r2, r3
 800e052:	d904      	bls.n	800e05e <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800e054:	7bfb      	ldrb	r3, [r7, #15]
 800e056:	68b9      	ldr	r1, [r7, #8]
 800e058:	4618      	mov	r0, r3
 800e05a:	f7ff fe41 	bl	800dce0 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800e05e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800e062:	4618      	mov	r0, r3
 800e064:	3764      	adds	r7, #100	@ 0x64
 800e066:	46bd      	mov	sp, r7
 800e068:	bd90      	pop	{r4, r7, pc}
 800e06a:	bf00      	nop
 800e06c:	e000edf0 	.word	0xe000edf0

0800e070 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 800e070:	b580      	push	{r7, lr}
 800e072:	b08a      	sub	sp, #40	@ 0x28
 800e074:	af00      	add	r7, sp, #0
 800e076:	4603      	mov	r3, r0
 800e078:	6039      	str	r1, [r7, #0]
 800e07a:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	3308      	adds	r3, #8
 800e080:	623b      	str	r3, [r7, #32]
 800e082:	6a3b      	ldr	r3, [r7, #32]
 800e084:	889b      	ldrh	r3, [r3, #4]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d031      	beq.n	800e0ee <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	3308      	adds	r3, #8
 800e08e:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800e090:	69fb      	ldr	r3, [r7, #28]
 800e092:	8899      	ldrh	r1, [r3, #4]
 800e094:	69fb      	ldr	r3, [r7, #28]
 800e096:	891b      	ldrh	r3, [r3, #8]
 800e098:	b29a      	uxth	r2, r3
 800e09a:	69fb      	ldr	r3, [r7, #28]
 800e09c:	895b      	ldrh	r3, [r3, #10]
 800e09e:	b29b      	uxth	r3, r3
 800e0a0:	8379      	strh	r1, [r7, #26]
 800e0a2:	833a      	strh	r2, [r7, #24]
 800e0a4:	82fb      	strh	r3, [r7, #22]
 800e0a6:	8b7b      	ldrh	r3, [r7, #26]
 800e0a8:	82bb      	strh	r3, [r7, #20]
 800e0aa:	8b3b      	ldrh	r3, [r7, #24]
 800e0ac:	827b      	strh	r3, [r7, #18]
 800e0ae:	8afb      	ldrh	r3, [r7, #22]
 800e0b0:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 800e0b2:	8a7a      	ldrh	r2, [r7, #18]
 800e0b4:	8a3b      	ldrh	r3, [r7, #16]
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d304      	bcc.n	800e0c4 <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 800e0ba:	8a7a      	ldrh	r2, [r7, #18]
 800e0bc:	8a3b      	ldrh	r3, [r7, #16]
 800e0be:	1ad3      	subs	r3, r2, r3
 800e0c0:	b29b      	uxth	r3, r3
 800e0c2:	e008      	b.n	800e0d6 <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800e0c4:	8abb      	ldrh	r3, [r7, #20]
 800e0c6:	005b      	lsls	r3, r3, #1
 800e0c8:	b29a      	uxth	r2, r3
 800e0ca:	8a79      	ldrh	r1, [r7, #18]
 800e0cc:	8a3b      	ldrh	r3, [r7, #16]
 800e0ce:	1acb      	subs	r3, r1, r3
 800e0d0:	b29b      	uxth	r3, r3
 800e0d2:	4413      	add	r3, r2
 800e0d4:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800e0d6:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800e0d8:	8b7a      	ldrh	r2, [r7, #26]
 800e0da:	89fb      	ldrh	r3, [r7, #14]
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d904      	bls.n	800e0ea <tu_edpt_stream_write_available+0x7a>
 800e0e0:	8b7a      	ldrh	r2, [r7, #26]
 800e0e2:	89fb      	ldrh	r3, [r7, #14]
 800e0e4:	1ad3      	subs	r3, r2, r3
 800e0e6:	b29b      	uxth	r3, r3
 800e0e8:	e01d      	b.n	800e126 <tu_edpt_stream_write_available+0xb6>
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	e01b      	b.n	800e126 <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	781b      	ldrb	r3, [r3, #0]
 800e0f8:	f003 0301 	and.w	r3, r3, #1
 800e0fc:	b2db      	uxtb	r3, r3
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d109      	bne.n	800e116 <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	785a      	ldrb	r2, [r3, #1]
 800e106:	79fb      	ldrb	r3, [r7, #7]
 800e108:	4611      	mov	r1, r2
 800e10a:	4618      	mov	r0, r3
 800e10c:	f7fc ff68 	bl	800afe0 <usbd_edpt_busy>
 800e110:	4603      	mov	r3, r0
 800e112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 800e116:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d001      	beq.n	800e122 <tu_edpt_stream_write_available+0xb2>
 800e11e:	2300      	movs	r3, #0
 800e120:	e001      	b.n	800e126 <tu_edpt_stream_write_available+0xb6>
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	885b      	ldrh	r3, [r3, #2]
  }
}
 800e126:	4618      	mov	r0, r3
 800e128:	3728      	adds	r7, #40	@ 0x28
 800e12a:	46bd      	mov	sp, r7
 800e12c:	bd80      	pop	{r7, pc}
	...

0800e130 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800e130:	b590      	push	{r4, r7, lr}
 800e132:	b09f      	sub	sp, #124	@ 0x7c
 800e134:	af02      	add	r7, sp, #8
 800e136:	4603      	mov	r3, r0
 800e138:	6039      	str	r1, [r7, #0]
 800e13a:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	3308      	adds	r3, #8
 800e140:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 800e142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e144:	889b      	ldrh	r3, [r3, #4]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d16f      	bne.n	800e22a <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d101      	bne.n	800e156 <tu_edpt_stream_read_xfer+0x26>
 800e152:	2300      	movs	r3, #0
 800e154:	e181      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
 800e156:	79fb      	ldrb	r3, [r7, #7]
 800e158:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800e160:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e162:	781b      	ldrb	r3, [r3, #0]
 800e164:	f003 0301 	and.w	r3, r3, #1
 800e168:	b2db      	uxtb	r3, r3
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d109      	bne.n	800e182 <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800e16e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e170:	785a      	ldrb	r2, [r3, #1]
 800e172:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e176:	4611      	mov	r1, r2
 800e178:	4618      	mov	r0, r3
 800e17a:	f7fc fded 	bl	800ad58 <usbd_edpt_claim>
 800e17e:	4603      	mov	r3, r0
 800e180:	e000      	b.n	800e184 <tu_edpt_stream_read_xfer+0x54>
  return false;
 800e182:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800e184:	f083 0301 	eor.w	r3, r3, #1
 800e188:	b2db      	uxtb	r3, r3
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d001      	beq.n	800e192 <tu_edpt_stream_read_xfer+0x62>
 800e18e:	2300      	movs	r3, #0
 800e190:	e163      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	885a      	ldrh	r2, [r3, #2]
 800e196:	79fb      	ldrb	r3, [r7, #7]
 800e198:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e1a0:	4613      	mov	r3, r2
 800e1a2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800e1a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1a8:	781b      	ldrb	r3, [r3, #0]
 800e1aa:	f003 0301 	and.w	r3, r3, #1
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d126      	bne.n	800e202 <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800e1b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1b6:	685b      	ldr	r3, [r3, #4]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d10e      	bne.n	800e1da <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800e1bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1be:	7859      	ldrb	r1, [r3, #1]
 800e1c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1c2:	f103 0208 	add.w	r2, r3, #8
 800e1c6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800e1ca:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800e1ce:	2400      	movs	r4, #0
 800e1d0:	9400      	str	r4, [sp, #0]
 800e1d2:	f7fc fe8b 	bl	800aeec <usbd_edpt_xfer_fifo>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	e014      	b.n	800e204 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800e1da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1dc:	7859      	ldrb	r1, [r3, #1]
 800e1de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d002      	beq.n	800e1ec <tu_edpt_stream_read_xfer+0xbc>
 800e1e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1e8:	685a      	ldr	r2, [r3, #4]
 800e1ea:	e000      	b.n	800e1ee <tu_edpt_stream_read_xfer+0xbe>
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800e1f2:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800e1f6:	2400      	movs	r4, #0
 800e1f8:	9400      	str	r4, [sp, #0]
 800e1fa:	f7fc fdfd 	bl	800adf8 <usbd_edpt_xfer>
 800e1fe:	4603      	mov	r3, r0
 800e200:	e000      	b.n	800e204 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800e202:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800e204:	f083 0301 	eor.w	r3, r3, #1
 800e208:	b2db      	uxtb	r3, r3
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d00a      	beq.n	800e224 <tu_edpt_stream_read_xfer+0xf4>
 800e20e:	4b95      	ldr	r3, [pc, #596]	@ (800e464 <tu_edpt_stream_read_xfer+0x334>)
 800e210:	663b      	str	r3, [r7, #96]	@ 0x60
 800e212:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f003 0301 	and.w	r3, r3, #1
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d000      	beq.n	800e220 <tu_edpt_stream_read_xfer+0xf0>
 800e21e:	be00      	bkpt	0x0000
 800e220:	2300      	movs	r3, #0
 800e222:	e11a      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	885b      	ldrh	r3, [r3, #2]
 800e228:	e117      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	f003 0302 	and.w	r3, r3, #2
 800e232:	b2db      	uxtb	r3, r3
 800e234:	2b00      	cmp	r3, #0
 800e236:	d002      	beq.n	800e23e <tu_edpt_stream_read_xfer+0x10e>
 800e238:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e23c:	e000      	b.n	800e240 <tu_edpt_stream_read_xfer+0x110>
 800e23e:	2340      	movs	r3, #64	@ 0x40
 800e240:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	3308      	adds	r3, #8
 800e248:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800e24a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e24c:	8899      	ldrh	r1, [r3, #4]
 800e24e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e250:	891b      	ldrh	r3, [r3, #8]
 800e252:	b29a      	uxth	r2, r3
 800e254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e256:	895b      	ldrh	r3, [r3, #10]
 800e258:	b29b      	uxth	r3, r3
 800e25a:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800e25e:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800e262:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e264:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800e268:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800e26a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800e26e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800e270:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e272:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800e274:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800e276:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800e278:	429a      	cmp	r2, r3
 800e27a:	d304      	bcc.n	800e286 <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800e27c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800e27e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800e280:	1ad3      	subs	r3, r2, r3
 800e282:	b29b      	uxth	r3, r3
 800e284:	e008      	b.n	800e298 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800e286:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800e288:	005b      	lsls	r3, r3, #1
 800e28a:	b29a      	uxth	r2, r3
 800e28c:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800e28e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800e290:	1acb      	subs	r3, r1, r3
 800e292:	b29b      	uxth	r3, r3
 800e294:	4413      	add	r3, r2
 800e296:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800e298:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800e29a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800e29e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2a0:	429a      	cmp	r2, r3
 800e2a2:	d905      	bls.n	800e2b0 <tu_edpt_stream_read_xfer+0x180>
 800e2a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800e2a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2aa:	1ad3      	subs	r3, r2, r3
 800e2ac:	b29b      	uxth	r3, r3
 800e2ae:	e000      	b.n	800e2b2 <tu_edpt_stream_read_xfer+0x182>
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800e2b6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e2ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e2be:	429a      	cmp	r2, r3
 800e2c0:	d201      	bcs.n	800e2c6 <tu_edpt_stream_read_xfer+0x196>
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	e0c9      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
 800e2c6:	79fb      	ldrb	r3, [r7, #7]
 800e2c8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800e2d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2d2:	781b      	ldrb	r3, [r3, #0]
 800e2d4:	f003 0301 	and.w	r3, r3, #1
 800e2d8:	b2db      	uxtb	r3, r3
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d109      	bne.n	800e2f2 <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800e2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2e0:	785a      	ldrb	r2, [r3, #1]
 800e2e2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e2e6:	4611      	mov	r1, r2
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f7fc fd35 	bl	800ad58 <usbd_edpt_claim>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	e000      	b.n	800e2f4 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800e2f2:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800e2f4:	f083 0301 	eor.w	r3, r3, #1
 800e2f8:	b2db      	uxtb	r3, r3
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d001      	beq.n	800e302 <tu_edpt_stream_read_xfer+0x1d2>
 800e2fe:	2300      	movs	r3, #0
 800e300:	e0ab      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	3308      	adds	r3, #8
 800e306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800e308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e30a:	8899      	ldrh	r1, [r3, #4]
 800e30c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e30e:	891b      	ldrh	r3, [r3, #8]
 800e310:	b29a      	uxth	r2, r3
 800e312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e314:	895b      	ldrh	r3, [r3, #10]
 800e316:	b29b      	uxth	r3, r3
 800e318:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800e31a:	853a      	strh	r2, [r7, #40]	@ 0x28
 800e31c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e31e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e320:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e322:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e324:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e326:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e328:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800e32a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e32c:	8c3b      	ldrh	r3, [r7, #32]
 800e32e:	429a      	cmp	r2, r3
 800e330:	d304      	bcc.n	800e33c <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800e332:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e334:	8c3b      	ldrh	r3, [r7, #32]
 800e336:	1ad3      	subs	r3, r2, r3
 800e338:	b29b      	uxth	r3, r3
 800e33a:	e008      	b.n	800e34e <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800e33c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e33e:	005b      	lsls	r3, r3, #1
 800e340:	b29a      	uxth	r2, r3
 800e342:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800e344:	8c3b      	ldrh	r3, [r7, #32]
 800e346:	1acb      	subs	r3, r1, r3
 800e348:	b29b      	uxth	r3, r3
 800e34a:	4413      	add	r3, r2
 800e34c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800e34e:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800e350:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800e352:	8bfb      	ldrh	r3, [r7, #30]
 800e354:	429a      	cmp	r2, r3
 800e356:	d904      	bls.n	800e362 <tu_edpt_stream_read_xfer+0x232>
 800e358:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800e35a:	8bfb      	ldrh	r3, [r7, #30]
 800e35c:	1ad3      	subs	r3, r2, r3
 800e35e:	b29b      	uxth	r3, r3
 800e360:	e000      	b.n	800e364 <tu_edpt_stream_read_xfer+0x234>
 800e362:	2300      	movs	r3, #0
 800e364:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800e368:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e36c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e370:	429a      	cmp	r2, r3
 800e372:	d35d      	bcc.n	800e430 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800e374:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e378:	425b      	negs	r3, r3
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	b21a      	sxth	r2, r3
 800e37e:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800e382:	4013      	ands	r3, r2
 800e384:	b21b      	sxth	r3, r3
 800e386:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	885a      	ldrh	r2, [r3, #2]
 800e38e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e392:	82bb      	strh	r3, [r7, #20]
 800e394:	4613      	mov	r3, r2
 800e396:	827b      	strh	r3, [r7, #18]
 800e398:	8aba      	ldrh	r2, [r7, #20]
 800e39a:	8a7b      	ldrh	r3, [r7, #18]
 800e39c:	4293      	cmp	r3, r2
 800e39e:	bf28      	it	cs
 800e3a0:	4613      	movcs	r3, r2
 800e3a2:	b29b      	uxth	r3, r3
 800e3a4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e3a8:	79fb      	ldrb	r3, [r7, #7]
 800e3aa:	777b      	strb	r3, [r7, #29]
 800e3ac:	683b      	ldr	r3, [r7, #0]
 800e3ae:	61bb      	str	r3, [r7, #24]
 800e3b0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e3b4:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800e3b6:	69bb      	ldr	r3, [r7, #24]
 800e3b8:	781b      	ldrb	r3, [r3, #0]
 800e3ba:	f003 0301 	and.w	r3, r3, #1
 800e3be:	b2db      	uxtb	r3, r3
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d121      	bne.n	800e408 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800e3c4:	69bb      	ldr	r3, [r7, #24]
 800e3c6:	685b      	ldr	r3, [r3, #4]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d10c      	bne.n	800e3e6 <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800e3cc:	69bb      	ldr	r3, [r7, #24]
 800e3ce:	7859      	ldrb	r1, [r3, #1]
 800e3d0:	69bb      	ldr	r3, [r7, #24]
 800e3d2:	f103 0208 	add.w	r2, r3, #8
 800e3d6:	8afb      	ldrh	r3, [r7, #22]
 800e3d8:	7f78      	ldrb	r0, [r7, #29]
 800e3da:	2400      	movs	r4, #0
 800e3dc:	9400      	str	r4, [sp, #0]
 800e3de:	f7fc fd85 	bl	800aeec <usbd_edpt_xfer_fifo>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	e011      	b.n	800e40a <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800e3e6:	69bb      	ldr	r3, [r7, #24]
 800e3e8:	7859      	ldrb	r1, [r3, #1]
 800e3ea:	8afb      	ldrh	r3, [r7, #22]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d002      	beq.n	800e3f6 <tu_edpt_stream_read_xfer+0x2c6>
 800e3f0:	69bb      	ldr	r3, [r7, #24]
 800e3f2:	685a      	ldr	r2, [r3, #4]
 800e3f4:	e000      	b.n	800e3f8 <tu_edpt_stream_read_xfer+0x2c8>
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	8afb      	ldrh	r3, [r7, #22]
 800e3fa:	7f78      	ldrb	r0, [r7, #29]
 800e3fc:	2400      	movs	r4, #0
 800e3fe:	9400      	str	r4, [sp, #0]
 800e400:	f7fc fcfa 	bl	800adf8 <usbd_edpt_xfer>
 800e404:	4603      	mov	r3, r0
 800e406:	e000      	b.n	800e40a <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800e408:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800e40a:	f083 0301 	eor.w	r3, r3, #1
 800e40e:	b2db      	uxtb	r3, r3
 800e410:	2b00      	cmp	r3, #0
 800e412:	d00a      	beq.n	800e42a <tu_edpt_stream_read_xfer+0x2fa>
 800e414:	4b13      	ldr	r3, [pc, #76]	@ (800e464 <tu_edpt_stream_read_xfer+0x334>)
 800e416:	667b      	str	r3, [r7, #100]	@ 0x64
 800e418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	f003 0301 	and.w	r3, r3, #1
 800e420:	2b00      	cmp	r3, #0
 800e422:	d000      	beq.n	800e426 <tu_edpt_stream_read_xfer+0x2f6>
 800e424:	be00      	bkpt	0x0000
 800e426:	2300      	movs	r3, #0
 800e428:	e017      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800e42a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e42e:	e014      	b.n	800e45a <tu_edpt_stream_read_xfer+0x32a>
 800e430:	79fb      	ldrb	r3, [r7, #7]
 800e432:	747b      	strb	r3, [r7, #17]
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	781b      	ldrb	r3, [r3, #0]
 800e43c:	f003 0301 	and.w	r3, r3, #1
 800e440:	b2db      	uxtb	r3, r3
 800e442:	2b00      	cmp	r3, #0
 800e444:	d107      	bne.n	800e456 <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	785a      	ldrb	r2, [r3, #1]
 800e44a:	7c7b      	ldrb	r3, [r7, #17]
 800e44c:	4611      	mov	r1, r2
 800e44e:	4618      	mov	r0, r3
 800e450:	f7fc fcaa 	bl	800ada8 <usbd_edpt_release>
 800e454:	e000      	b.n	800e458 <tu_edpt_stream_read_xfer+0x328>
  return false;
 800e456:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800e458:	2300      	movs	r3, #0
    }
  }
}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3774      	adds	r7, #116	@ 0x74
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd90      	pop	{r4, r7, pc}
 800e462:	bf00      	nop
 800e464:	e000edf0 	.word	0xe000edf0

0800e468 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800e468:	b580      	push	{r7, lr}
 800e46a:	b088      	sub	sp, #32
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	60b9      	str	r1, [r7, #8]
 800e470:	607a      	str	r2, [r7, #4]
 800e472:	603b      	str	r3, [r7, #0]
 800e474:	4603      	mov	r3, r0
 800e476:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800e478:	68bb      	ldr	r3, [r7, #8]
 800e47a:	3308      	adds	r3, #8
 800e47c:	683a      	ldr	r2, [r7, #0]
 800e47e:	b292      	uxth	r2, r2
 800e480:	61bb      	str	r3, [r7, #24]
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	617b      	str	r3, [r7, #20]
 800e486:	4613      	mov	r3, r2
 800e488:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800e48a:	8a7a      	ldrh	r2, [r7, #18]
 800e48c:	2300      	movs	r3, #0
 800e48e:	6979      	ldr	r1, [r7, #20]
 800e490:	69b8      	ldr	r0, [r7, #24]
 800e492:	f7fa fc7f 	bl	8008d94 <tu_fifo_read_n_access_mode>
 800e496:	4603      	mov	r3, r0
 800e498:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800e49a:	7bfb      	ldrb	r3, [r7, #15]
 800e49c:	68b9      	ldr	r1, [r7, #8]
 800e49e:	4618      	mov	r0, r3
 800e4a0:	f7ff fe46 	bl	800e130 <tu_edpt_stream_read_xfer>
  return num_read;
 800e4a4:	69fb      	ldr	r3, [r7, #28]
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3720      	adds	r7, #32
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}
	...

0800e4b0 <siprintf>:
 800e4b0:	b40e      	push	{r1, r2, r3}
 800e4b2:	b510      	push	{r4, lr}
 800e4b4:	b09d      	sub	sp, #116	@ 0x74
 800e4b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e4b8:	9002      	str	r0, [sp, #8]
 800e4ba:	9006      	str	r0, [sp, #24]
 800e4bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e4c0:	480a      	ldr	r0, [pc, #40]	@ (800e4ec <siprintf+0x3c>)
 800e4c2:	9107      	str	r1, [sp, #28]
 800e4c4:	9104      	str	r1, [sp, #16]
 800e4c6:	490a      	ldr	r1, [pc, #40]	@ (800e4f0 <siprintf+0x40>)
 800e4c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4cc:	9105      	str	r1, [sp, #20]
 800e4ce:	2400      	movs	r4, #0
 800e4d0:	a902      	add	r1, sp, #8
 800e4d2:	6800      	ldr	r0, [r0, #0]
 800e4d4:	9301      	str	r3, [sp, #4]
 800e4d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e4d8:	f000 f9e2 	bl	800e8a0 <_svfiprintf_r>
 800e4dc:	9b02      	ldr	r3, [sp, #8]
 800e4de:	701c      	strb	r4, [r3, #0]
 800e4e0:	b01d      	add	sp, #116	@ 0x74
 800e4e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4e6:	b003      	add	sp, #12
 800e4e8:	4770      	bx	lr
 800e4ea:	bf00      	nop
 800e4ec:	20000040 	.word	0x20000040
 800e4f0:	ffff0208 	.word	0xffff0208

0800e4f4 <memcmp>:
 800e4f4:	b510      	push	{r4, lr}
 800e4f6:	3901      	subs	r1, #1
 800e4f8:	4402      	add	r2, r0
 800e4fa:	4290      	cmp	r0, r2
 800e4fc:	d101      	bne.n	800e502 <memcmp+0xe>
 800e4fe:	2000      	movs	r0, #0
 800e500:	e005      	b.n	800e50e <memcmp+0x1a>
 800e502:	7803      	ldrb	r3, [r0, #0]
 800e504:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e508:	42a3      	cmp	r3, r4
 800e50a:	d001      	beq.n	800e510 <memcmp+0x1c>
 800e50c:	1b18      	subs	r0, r3, r4
 800e50e:	bd10      	pop	{r4, pc}
 800e510:	3001      	adds	r0, #1
 800e512:	e7f2      	b.n	800e4fa <memcmp+0x6>

0800e514 <memmove>:
 800e514:	4288      	cmp	r0, r1
 800e516:	b510      	push	{r4, lr}
 800e518:	eb01 0402 	add.w	r4, r1, r2
 800e51c:	d902      	bls.n	800e524 <memmove+0x10>
 800e51e:	4284      	cmp	r4, r0
 800e520:	4623      	mov	r3, r4
 800e522:	d807      	bhi.n	800e534 <memmove+0x20>
 800e524:	1e43      	subs	r3, r0, #1
 800e526:	42a1      	cmp	r1, r4
 800e528:	d008      	beq.n	800e53c <memmove+0x28>
 800e52a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e52e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e532:	e7f8      	b.n	800e526 <memmove+0x12>
 800e534:	4402      	add	r2, r0
 800e536:	4601      	mov	r1, r0
 800e538:	428a      	cmp	r2, r1
 800e53a:	d100      	bne.n	800e53e <memmove+0x2a>
 800e53c:	bd10      	pop	{r4, pc}
 800e53e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e542:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e546:	e7f7      	b.n	800e538 <memmove+0x24>

0800e548 <memset>:
 800e548:	4402      	add	r2, r0
 800e54a:	4603      	mov	r3, r0
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d100      	bne.n	800e552 <memset+0xa>
 800e550:	4770      	bx	lr
 800e552:	f803 1b01 	strb.w	r1, [r3], #1
 800e556:	e7f9      	b.n	800e54c <memset+0x4>

0800e558 <strstr>:
 800e558:	780a      	ldrb	r2, [r1, #0]
 800e55a:	b570      	push	{r4, r5, r6, lr}
 800e55c:	b96a      	cbnz	r2, 800e57a <strstr+0x22>
 800e55e:	bd70      	pop	{r4, r5, r6, pc}
 800e560:	429a      	cmp	r2, r3
 800e562:	d109      	bne.n	800e578 <strstr+0x20>
 800e564:	460c      	mov	r4, r1
 800e566:	4605      	mov	r5, r0
 800e568:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d0f6      	beq.n	800e55e <strstr+0x6>
 800e570:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e574:	429e      	cmp	r6, r3
 800e576:	d0f7      	beq.n	800e568 <strstr+0x10>
 800e578:	3001      	adds	r0, #1
 800e57a:	7803      	ldrb	r3, [r0, #0]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d1ef      	bne.n	800e560 <strstr+0x8>
 800e580:	4618      	mov	r0, r3
 800e582:	e7ec      	b.n	800e55e <strstr+0x6>

0800e584 <__errno>:
 800e584:	4b01      	ldr	r3, [pc, #4]	@ (800e58c <__errno+0x8>)
 800e586:	6818      	ldr	r0, [r3, #0]
 800e588:	4770      	bx	lr
 800e58a:	bf00      	nop
 800e58c:	20000040 	.word	0x20000040

0800e590 <__libc_init_array>:
 800e590:	b570      	push	{r4, r5, r6, lr}
 800e592:	4d0d      	ldr	r5, [pc, #52]	@ (800e5c8 <__libc_init_array+0x38>)
 800e594:	4c0d      	ldr	r4, [pc, #52]	@ (800e5cc <__libc_init_array+0x3c>)
 800e596:	1b64      	subs	r4, r4, r5
 800e598:	10a4      	asrs	r4, r4, #2
 800e59a:	2600      	movs	r6, #0
 800e59c:	42a6      	cmp	r6, r4
 800e59e:	d109      	bne.n	800e5b4 <__libc_init_array+0x24>
 800e5a0:	4d0b      	ldr	r5, [pc, #44]	@ (800e5d0 <__libc_init_array+0x40>)
 800e5a2:	4c0c      	ldr	r4, [pc, #48]	@ (800e5d4 <__libc_init_array+0x44>)
 800e5a4:	f000 fc4a 	bl	800ee3c <_init>
 800e5a8:	1b64      	subs	r4, r4, r5
 800e5aa:	10a4      	asrs	r4, r4, #2
 800e5ac:	2600      	movs	r6, #0
 800e5ae:	42a6      	cmp	r6, r4
 800e5b0:	d105      	bne.n	800e5be <__libc_init_array+0x2e>
 800e5b2:	bd70      	pop	{r4, r5, r6, pc}
 800e5b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5b8:	4798      	blx	r3
 800e5ba:	3601      	adds	r6, #1
 800e5bc:	e7ee      	b.n	800e59c <__libc_init_array+0xc>
 800e5be:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5c2:	4798      	blx	r3
 800e5c4:	3601      	adds	r6, #1
 800e5c6:	e7f2      	b.n	800e5ae <__libc_init_array+0x1e>
 800e5c8:	0800f25c 	.word	0x0800f25c
 800e5cc:	0800f25c 	.word	0x0800f25c
 800e5d0:	0800f25c 	.word	0x0800f25c
 800e5d4:	0800f260 	.word	0x0800f260

0800e5d8 <__retarget_lock_acquire_recursive>:
 800e5d8:	4770      	bx	lr

0800e5da <__retarget_lock_release_recursive>:
 800e5da:	4770      	bx	lr

0800e5dc <memcpy>:
 800e5dc:	440a      	add	r2, r1
 800e5de:	4291      	cmp	r1, r2
 800e5e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e5e4:	d100      	bne.n	800e5e8 <memcpy+0xc>
 800e5e6:	4770      	bx	lr
 800e5e8:	b510      	push	{r4, lr}
 800e5ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e5f2:	4291      	cmp	r1, r2
 800e5f4:	d1f9      	bne.n	800e5ea <memcpy+0xe>
 800e5f6:	bd10      	pop	{r4, pc}

0800e5f8 <_free_r>:
 800e5f8:	b538      	push	{r3, r4, r5, lr}
 800e5fa:	4605      	mov	r5, r0
 800e5fc:	2900      	cmp	r1, #0
 800e5fe:	d041      	beq.n	800e684 <_free_r+0x8c>
 800e600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e604:	1f0c      	subs	r4, r1, #4
 800e606:	2b00      	cmp	r3, #0
 800e608:	bfb8      	it	lt
 800e60a:	18e4      	addlt	r4, r4, r3
 800e60c:	f000 f8e0 	bl	800e7d0 <__malloc_lock>
 800e610:	4a1d      	ldr	r2, [pc, #116]	@ (800e688 <_free_r+0x90>)
 800e612:	6813      	ldr	r3, [r2, #0]
 800e614:	b933      	cbnz	r3, 800e624 <_free_r+0x2c>
 800e616:	6063      	str	r3, [r4, #4]
 800e618:	6014      	str	r4, [r2, #0]
 800e61a:	4628      	mov	r0, r5
 800e61c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e620:	f000 b8dc 	b.w	800e7dc <__malloc_unlock>
 800e624:	42a3      	cmp	r3, r4
 800e626:	d908      	bls.n	800e63a <_free_r+0x42>
 800e628:	6820      	ldr	r0, [r4, #0]
 800e62a:	1821      	adds	r1, r4, r0
 800e62c:	428b      	cmp	r3, r1
 800e62e:	bf01      	itttt	eq
 800e630:	6819      	ldreq	r1, [r3, #0]
 800e632:	685b      	ldreq	r3, [r3, #4]
 800e634:	1809      	addeq	r1, r1, r0
 800e636:	6021      	streq	r1, [r4, #0]
 800e638:	e7ed      	b.n	800e616 <_free_r+0x1e>
 800e63a:	461a      	mov	r2, r3
 800e63c:	685b      	ldr	r3, [r3, #4]
 800e63e:	b10b      	cbz	r3, 800e644 <_free_r+0x4c>
 800e640:	42a3      	cmp	r3, r4
 800e642:	d9fa      	bls.n	800e63a <_free_r+0x42>
 800e644:	6811      	ldr	r1, [r2, #0]
 800e646:	1850      	adds	r0, r2, r1
 800e648:	42a0      	cmp	r0, r4
 800e64a:	d10b      	bne.n	800e664 <_free_r+0x6c>
 800e64c:	6820      	ldr	r0, [r4, #0]
 800e64e:	4401      	add	r1, r0
 800e650:	1850      	adds	r0, r2, r1
 800e652:	4283      	cmp	r3, r0
 800e654:	6011      	str	r1, [r2, #0]
 800e656:	d1e0      	bne.n	800e61a <_free_r+0x22>
 800e658:	6818      	ldr	r0, [r3, #0]
 800e65a:	685b      	ldr	r3, [r3, #4]
 800e65c:	6053      	str	r3, [r2, #4]
 800e65e:	4408      	add	r0, r1
 800e660:	6010      	str	r0, [r2, #0]
 800e662:	e7da      	b.n	800e61a <_free_r+0x22>
 800e664:	d902      	bls.n	800e66c <_free_r+0x74>
 800e666:	230c      	movs	r3, #12
 800e668:	602b      	str	r3, [r5, #0]
 800e66a:	e7d6      	b.n	800e61a <_free_r+0x22>
 800e66c:	6820      	ldr	r0, [r4, #0]
 800e66e:	1821      	adds	r1, r4, r0
 800e670:	428b      	cmp	r3, r1
 800e672:	bf04      	itt	eq
 800e674:	6819      	ldreq	r1, [r3, #0]
 800e676:	685b      	ldreq	r3, [r3, #4]
 800e678:	6063      	str	r3, [r4, #4]
 800e67a:	bf04      	itt	eq
 800e67c:	1809      	addeq	r1, r1, r0
 800e67e:	6021      	streq	r1, [r4, #0]
 800e680:	6054      	str	r4, [r2, #4]
 800e682:	e7ca      	b.n	800e61a <_free_r+0x22>
 800e684:	bd38      	pop	{r3, r4, r5, pc}
 800e686:	bf00      	nop
 800e688:	200115bc 	.word	0x200115bc

0800e68c <sbrk_aligned>:
 800e68c:	b570      	push	{r4, r5, r6, lr}
 800e68e:	4e0f      	ldr	r6, [pc, #60]	@ (800e6cc <sbrk_aligned+0x40>)
 800e690:	460c      	mov	r4, r1
 800e692:	6831      	ldr	r1, [r6, #0]
 800e694:	4605      	mov	r5, r0
 800e696:	b911      	cbnz	r1, 800e69e <sbrk_aligned+0x12>
 800e698:	f000 fb8a 	bl	800edb0 <_sbrk_r>
 800e69c:	6030      	str	r0, [r6, #0]
 800e69e:	4621      	mov	r1, r4
 800e6a0:	4628      	mov	r0, r5
 800e6a2:	f000 fb85 	bl	800edb0 <_sbrk_r>
 800e6a6:	1c43      	adds	r3, r0, #1
 800e6a8:	d103      	bne.n	800e6b2 <sbrk_aligned+0x26>
 800e6aa:	f04f 34ff 	mov.w	r4, #4294967295
 800e6ae:	4620      	mov	r0, r4
 800e6b0:	bd70      	pop	{r4, r5, r6, pc}
 800e6b2:	1cc4      	adds	r4, r0, #3
 800e6b4:	f024 0403 	bic.w	r4, r4, #3
 800e6b8:	42a0      	cmp	r0, r4
 800e6ba:	d0f8      	beq.n	800e6ae <sbrk_aligned+0x22>
 800e6bc:	1a21      	subs	r1, r4, r0
 800e6be:	4628      	mov	r0, r5
 800e6c0:	f000 fb76 	bl	800edb0 <_sbrk_r>
 800e6c4:	3001      	adds	r0, #1
 800e6c6:	d1f2      	bne.n	800e6ae <sbrk_aligned+0x22>
 800e6c8:	e7ef      	b.n	800e6aa <sbrk_aligned+0x1e>
 800e6ca:	bf00      	nop
 800e6cc:	200115b8 	.word	0x200115b8

0800e6d0 <_malloc_r>:
 800e6d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6d4:	1ccd      	adds	r5, r1, #3
 800e6d6:	f025 0503 	bic.w	r5, r5, #3
 800e6da:	3508      	adds	r5, #8
 800e6dc:	2d0c      	cmp	r5, #12
 800e6de:	bf38      	it	cc
 800e6e0:	250c      	movcc	r5, #12
 800e6e2:	2d00      	cmp	r5, #0
 800e6e4:	4606      	mov	r6, r0
 800e6e6:	db01      	blt.n	800e6ec <_malloc_r+0x1c>
 800e6e8:	42a9      	cmp	r1, r5
 800e6ea:	d904      	bls.n	800e6f6 <_malloc_r+0x26>
 800e6ec:	230c      	movs	r3, #12
 800e6ee:	6033      	str	r3, [r6, #0]
 800e6f0:	2000      	movs	r0, #0
 800e6f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e7cc <_malloc_r+0xfc>
 800e6fa:	f000 f869 	bl	800e7d0 <__malloc_lock>
 800e6fe:	f8d8 3000 	ldr.w	r3, [r8]
 800e702:	461c      	mov	r4, r3
 800e704:	bb44      	cbnz	r4, 800e758 <_malloc_r+0x88>
 800e706:	4629      	mov	r1, r5
 800e708:	4630      	mov	r0, r6
 800e70a:	f7ff ffbf 	bl	800e68c <sbrk_aligned>
 800e70e:	1c43      	adds	r3, r0, #1
 800e710:	4604      	mov	r4, r0
 800e712:	d158      	bne.n	800e7c6 <_malloc_r+0xf6>
 800e714:	f8d8 4000 	ldr.w	r4, [r8]
 800e718:	4627      	mov	r7, r4
 800e71a:	2f00      	cmp	r7, #0
 800e71c:	d143      	bne.n	800e7a6 <_malloc_r+0xd6>
 800e71e:	2c00      	cmp	r4, #0
 800e720:	d04b      	beq.n	800e7ba <_malloc_r+0xea>
 800e722:	6823      	ldr	r3, [r4, #0]
 800e724:	4639      	mov	r1, r7
 800e726:	4630      	mov	r0, r6
 800e728:	eb04 0903 	add.w	r9, r4, r3
 800e72c:	f000 fb40 	bl	800edb0 <_sbrk_r>
 800e730:	4581      	cmp	r9, r0
 800e732:	d142      	bne.n	800e7ba <_malloc_r+0xea>
 800e734:	6821      	ldr	r1, [r4, #0]
 800e736:	1a6d      	subs	r5, r5, r1
 800e738:	4629      	mov	r1, r5
 800e73a:	4630      	mov	r0, r6
 800e73c:	f7ff ffa6 	bl	800e68c <sbrk_aligned>
 800e740:	3001      	adds	r0, #1
 800e742:	d03a      	beq.n	800e7ba <_malloc_r+0xea>
 800e744:	6823      	ldr	r3, [r4, #0]
 800e746:	442b      	add	r3, r5
 800e748:	6023      	str	r3, [r4, #0]
 800e74a:	f8d8 3000 	ldr.w	r3, [r8]
 800e74e:	685a      	ldr	r2, [r3, #4]
 800e750:	bb62      	cbnz	r2, 800e7ac <_malloc_r+0xdc>
 800e752:	f8c8 7000 	str.w	r7, [r8]
 800e756:	e00f      	b.n	800e778 <_malloc_r+0xa8>
 800e758:	6822      	ldr	r2, [r4, #0]
 800e75a:	1b52      	subs	r2, r2, r5
 800e75c:	d420      	bmi.n	800e7a0 <_malloc_r+0xd0>
 800e75e:	2a0b      	cmp	r2, #11
 800e760:	d917      	bls.n	800e792 <_malloc_r+0xc2>
 800e762:	1961      	adds	r1, r4, r5
 800e764:	42a3      	cmp	r3, r4
 800e766:	6025      	str	r5, [r4, #0]
 800e768:	bf18      	it	ne
 800e76a:	6059      	strne	r1, [r3, #4]
 800e76c:	6863      	ldr	r3, [r4, #4]
 800e76e:	bf08      	it	eq
 800e770:	f8c8 1000 	streq.w	r1, [r8]
 800e774:	5162      	str	r2, [r4, r5]
 800e776:	604b      	str	r3, [r1, #4]
 800e778:	4630      	mov	r0, r6
 800e77a:	f000 f82f 	bl	800e7dc <__malloc_unlock>
 800e77e:	f104 000b 	add.w	r0, r4, #11
 800e782:	1d23      	adds	r3, r4, #4
 800e784:	f020 0007 	bic.w	r0, r0, #7
 800e788:	1ac2      	subs	r2, r0, r3
 800e78a:	bf1c      	itt	ne
 800e78c:	1a1b      	subne	r3, r3, r0
 800e78e:	50a3      	strne	r3, [r4, r2]
 800e790:	e7af      	b.n	800e6f2 <_malloc_r+0x22>
 800e792:	6862      	ldr	r2, [r4, #4]
 800e794:	42a3      	cmp	r3, r4
 800e796:	bf0c      	ite	eq
 800e798:	f8c8 2000 	streq.w	r2, [r8]
 800e79c:	605a      	strne	r2, [r3, #4]
 800e79e:	e7eb      	b.n	800e778 <_malloc_r+0xa8>
 800e7a0:	4623      	mov	r3, r4
 800e7a2:	6864      	ldr	r4, [r4, #4]
 800e7a4:	e7ae      	b.n	800e704 <_malloc_r+0x34>
 800e7a6:	463c      	mov	r4, r7
 800e7a8:	687f      	ldr	r7, [r7, #4]
 800e7aa:	e7b6      	b.n	800e71a <_malloc_r+0x4a>
 800e7ac:	461a      	mov	r2, r3
 800e7ae:	685b      	ldr	r3, [r3, #4]
 800e7b0:	42a3      	cmp	r3, r4
 800e7b2:	d1fb      	bne.n	800e7ac <_malloc_r+0xdc>
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	6053      	str	r3, [r2, #4]
 800e7b8:	e7de      	b.n	800e778 <_malloc_r+0xa8>
 800e7ba:	230c      	movs	r3, #12
 800e7bc:	6033      	str	r3, [r6, #0]
 800e7be:	4630      	mov	r0, r6
 800e7c0:	f000 f80c 	bl	800e7dc <__malloc_unlock>
 800e7c4:	e794      	b.n	800e6f0 <_malloc_r+0x20>
 800e7c6:	6005      	str	r5, [r0, #0]
 800e7c8:	e7d6      	b.n	800e778 <_malloc_r+0xa8>
 800e7ca:	bf00      	nop
 800e7cc:	200115bc 	.word	0x200115bc

0800e7d0 <__malloc_lock>:
 800e7d0:	4801      	ldr	r0, [pc, #4]	@ (800e7d8 <__malloc_lock+0x8>)
 800e7d2:	f7ff bf01 	b.w	800e5d8 <__retarget_lock_acquire_recursive>
 800e7d6:	bf00      	nop
 800e7d8:	200115b4 	.word	0x200115b4

0800e7dc <__malloc_unlock>:
 800e7dc:	4801      	ldr	r0, [pc, #4]	@ (800e7e4 <__malloc_unlock+0x8>)
 800e7de:	f7ff befc 	b.w	800e5da <__retarget_lock_release_recursive>
 800e7e2:	bf00      	nop
 800e7e4:	200115b4 	.word	0x200115b4

0800e7e8 <__ssputs_r>:
 800e7e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7ec:	688e      	ldr	r6, [r1, #8]
 800e7ee:	461f      	mov	r7, r3
 800e7f0:	42be      	cmp	r6, r7
 800e7f2:	680b      	ldr	r3, [r1, #0]
 800e7f4:	4682      	mov	sl, r0
 800e7f6:	460c      	mov	r4, r1
 800e7f8:	4690      	mov	r8, r2
 800e7fa:	d82d      	bhi.n	800e858 <__ssputs_r+0x70>
 800e7fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e800:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e804:	d026      	beq.n	800e854 <__ssputs_r+0x6c>
 800e806:	6965      	ldr	r5, [r4, #20]
 800e808:	6909      	ldr	r1, [r1, #16]
 800e80a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e80e:	eba3 0901 	sub.w	r9, r3, r1
 800e812:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e816:	1c7b      	adds	r3, r7, #1
 800e818:	444b      	add	r3, r9
 800e81a:	106d      	asrs	r5, r5, #1
 800e81c:	429d      	cmp	r5, r3
 800e81e:	bf38      	it	cc
 800e820:	461d      	movcc	r5, r3
 800e822:	0553      	lsls	r3, r2, #21
 800e824:	d527      	bpl.n	800e876 <__ssputs_r+0x8e>
 800e826:	4629      	mov	r1, r5
 800e828:	f7ff ff52 	bl	800e6d0 <_malloc_r>
 800e82c:	4606      	mov	r6, r0
 800e82e:	b360      	cbz	r0, 800e88a <__ssputs_r+0xa2>
 800e830:	6921      	ldr	r1, [r4, #16]
 800e832:	464a      	mov	r2, r9
 800e834:	f7ff fed2 	bl	800e5dc <memcpy>
 800e838:	89a3      	ldrh	r3, [r4, #12]
 800e83a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e83e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e842:	81a3      	strh	r3, [r4, #12]
 800e844:	6126      	str	r6, [r4, #16]
 800e846:	6165      	str	r5, [r4, #20]
 800e848:	444e      	add	r6, r9
 800e84a:	eba5 0509 	sub.w	r5, r5, r9
 800e84e:	6026      	str	r6, [r4, #0]
 800e850:	60a5      	str	r5, [r4, #8]
 800e852:	463e      	mov	r6, r7
 800e854:	42be      	cmp	r6, r7
 800e856:	d900      	bls.n	800e85a <__ssputs_r+0x72>
 800e858:	463e      	mov	r6, r7
 800e85a:	6820      	ldr	r0, [r4, #0]
 800e85c:	4632      	mov	r2, r6
 800e85e:	4641      	mov	r1, r8
 800e860:	f7ff fe58 	bl	800e514 <memmove>
 800e864:	68a3      	ldr	r3, [r4, #8]
 800e866:	1b9b      	subs	r3, r3, r6
 800e868:	60a3      	str	r3, [r4, #8]
 800e86a:	6823      	ldr	r3, [r4, #0]
 800e86c:	4433      	add	r3, r6
 800e86e:	6023      	str	r3, [r4, #0]
 800e870:	2000      	movs	r0, #0
 800e872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e876:	462a      	mov	r2, r5
 800e878:	f000 faaa 	bl	800edd0 <_realloc_r>
 800e87c:	4606      	mov	r6, r0
 800e87e:	2800      	cmp	r0, #0
 800e880:	d1e0      	bne.n	800e844 <__ssputs_r+0x5c>
 800e882:	6921      	ldr	r1, [r4, #16]
 800e884:	4650      	mov	r0, sl
 800e886:	f7ff feb7 	bl	800e5f8 <_free_r>
 800e88a:	230c      	movs	r3, #12
 800e88c:	f8ca 3000 	str.w	r3, [sl]
 800e890:	89a3      	ldrh	r3, [r4, #12]
 800e892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e896:	81a3      	strh	r3, [r4, #12]
 800e898:	f04f 30ff 	mov.w	r0, #4294967295
 800e89c:	e7e9      	b.n	800e872 <__ssputs_r+0x8a>
	...

0800e8a0 <_svfiprintf_r>:
 800e8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8a4:	4698      	mov	r8, r3
 800e8a6:	898b      	ldrh	r3, [r1, #12]
 800e8a8:	061b      	lsls	r3, r3, #24
 800e8aa:	b09d      	sub	sp, #116	@ 0x74
 800e8ac:	4607      	mov	r7, r0
 800e8ae:	460d      	mov	r5, r1
 800e8b0:	4614      	mov	r4, r2
 800e8b2:	d510      	bpl.n	800e8d6 <_svfiprintf_r+0x36>
 800e8b4:	690b      	ldr	r3, [r1, #16]
 800e8b6:	b973      	cbnz	r3, 800e8d6 <_svfiprintf_r+0x36>
 800e8b8:	2140      	movs	r1, #64	@ 0x40
 800e8ba:	f7ff ff09 	bl	800e6d0 <_malloc_r>
 800e8be:	6028      	str	r0, [r5, #0]
 800e8c0:	6128      	str	r0, [r5, #16]
 800e8c2:	b930      	cbnz	r0, 800e8d2 <_svfiprintf_r+0x32>
 800e8c4:	230c      	movs	r3, #12
 800e8c6:	603b      	str	r3, [r7, #0]
 800e8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e8cc:	b01d      	add	sp, #116	@ 0x74
 800e8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8d2:	2340      	movs	r3, #64	@ 0x40
 800e8d4:	616b      	str	r3, [r5, #20]
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8da:	2320      	movs	r3, #32
 800e8dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e8e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8e4:	2330      	movs	r3, #48	@ 0x30
 800e8e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ea84 <_svfiprintf_r+0x1e4>
 800e8ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8ee:	f04f 0901 	mov.w	r9, #1
 800e8f2:	4623      	mov	r3, r4
 800e8f4:	469a      	mov	sl, r3
 800e8f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8fa:	b10a      	cbz	r2, 800e900 <_svfiprintf_r+0x60>
 800e8fc:	2a25      	cmp	r2, #37	@ 0x25
 800e8fe:	d1f9      	bne.n	800e8f4 <_svfiprintf_r+0x54>
 800e900:	ebba 0b04 	subs.w	fp, sl, r4
 800e904:	d00b      	beq.n	800e91e <_svfiprintf_r+0x7e>
 800e906:	465b      	mov	r3, fp
 800e908:	4622      	mov	r2, r4
 800e90a:	4629      	mov	r1, r5
 800e90c:	4638      	mov	r0, r7
 800e90e:	f7ff ff6b 	bl	800e7e8 <__ssputs_r>
 800e912:	3001      	adds	r0, #1
 800e914:	f000 80a7 	beq.w	800ea66 <_svfiprintf_r+0x1c6>
 800e918:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e91a:	445a      	add	r2, fp
 800e91c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e91e:	f89a 3000 	ldrb.w	r3, [sl]
 800e922:	2b00      	cmp	r3, #0
 800e924:	f000 809f 	beq.w	800ea66 <_svfiprintf_r+0x1c6>
 800e928:	2300      	movs	r3, #0
 800e92a:	f04f 32ff 	mov.w	r2, #4294967295
 800e92e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e932:	f10a 0a01 	add.w	sl, sl, #1
 800e936:	9304      	str	r3, [sp, #16]
 800e938:	9307      	str	r3, [sp, #28]
 800e93a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e93e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e940:	4654      	mov	r4, sl
 800e942:	2205      	movs	r2, #5
 800e944:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e948:	484e      	ldr	r0, [pc, #312]	@ (800ea84 <_svfiprintf_r+0x1e4>)
 800e94a:	f7f1 fc51 	bl	80001f0 <memchr>
 800e94e:	9a04      	ldr	r2, [sp, #16]
 800e950:	b9d8      	cbnz	r0, 800e98a <_svfiprintf_r+0xea>
 800e952:	06d0      	lsls	r0, r2, #27
 800e954:	bf44      	itt	mi
 800e956:	2320      	movmi	r3, #32
 800e958:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e95c:	0711      	lsls	r1, r2, #28
 800e95e:	bf44      	itt	mi
 800e960:	232b      	movmi	r3, #43	@ 0x2b
 800e962:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e966:	f89a 3000 	ldrb.w	r3, [sl]
 800e96a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e96c:	d015      	beq.n	800e99a <_svfiprintf_r+0xfa>
 800e96e:	9a07      	ldr	r2, [sp, #28]
 800e970:	4654      	mov	r4, sl
 800e972:	2000      	movs	r0, #0
 800e974:	f04f 0c0a 	mov.w	ip, #10
 800e978:	4621      	mov	r1, r4
 800e97a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e97e:	3b30      	subs	r3, #48	@ 0x30
 800e980:	2b09      	cmp	r3, #9
 800e982:	d94b      	bls.n	800ea1c <_svfiprintf_r+0x17c>
 800e984:	b1b0      	cbz	r0, 800e9b4 <_svfiprintf_r+0x114>
 800e986:	9207      	str	r2, [sp, #28]
 800e988:	e014      	b.n	800e9b4 <_svfiprintf_r+0x114>
 800e98a:	eba0 0308 	sub.w	r3, r0, r8
 800e98e:	fa09 f303 	lsl.w	r3, r9, r3
 800e992:	4313      	orrs	r3, r2
 800e994:	9304      	str	r3, [sp, #16]
 800e996:	46a2      	mov	sl, r4
 800e998:	e7d2      	b.n	800e940 <_svfiprintf_r+0xa0>
 800e99a:	9b03      	ldr	r3, [sp, #12]
 800e99c:	1d19      	adds	r1, r3, #4
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	9103      	str	r1, [sp, #12]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	bfbb      	ittet	lt
 800e9a6:	425b      	neglt	r3, r3
 800e9a8:	f042 0202 	orrlt.w	r2, r2, #2
 800e9ac:	9307      	strge	r3, [sp, #28]
 800e9ae:	9307      	strlt	r3, [sp, #28]
 800e9b0:	bfb8      	it	lt
 800e9b2:	9204      	strlt	r2, [sp, #16]
 800e9b4:	7823      	ldrb	r3, [r4, #0]
 800e9b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9b8:	d10a      	bne.n	800e9d0 <_svfiprintf_r+0x130>
 800e9ba:	7863      	ldrb	r3, [r4, #1]
 800e9bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9be:	d132      	bne.n	800ea26 <_svfiprintf_r+0x186>
 800e9c0:	9b03      	ldr	r3, [sp, #12]
 800e9c2:	1d1a      	adds	r2, r3, #4
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	9203      	str	r2, [sp, #12]
 800e9c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e9cc:	3402      	adds	r4, #2
 800e9ce:	9305      	str	r3, [sp, #20]
 800e9d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ea94 <_svfiprintf_r+0x1f4>
 800e9d4:	7821      	ldrb	r1, [r4, #0]
 800e9d6:	2203      	movs	r2, #3
 800e9d8:	4650      	mov	r0, sl
 800e9da:	f7f1 fc09 	bl	80001f0 <memchr>
 800e9de:	b138      	cbz	r0, 800e9f0 <_svfiprintf_r+0x150>
 800e9e0:	9b04      	ldr	r3, [sp, #16]
 800e9e2:	eba0 000a 	sub.w	r0, r0, sl
 800e9e6:	2240      	movs	r2, #64	@ 0x40
 800e9e8:	4082      	lsls	r2, r0
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	3401      	adds	r4, #1
 800e9ee:	9304      	str	r3, [sp, #16]
 800e9f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9f4:	4824      	ldr	r0, [pc, #144]	@ (800ea88 <_svfiprintf_r+0x1e8>)
 800e9f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e9fa:	2206      	movs	r2, #6
 800e9fc:	f7f1 fbf8 	bl	80001f0 <memchr>
 800ea00:	2800      	cmp	r0, #0
 800ea02:	d036      	beq.n	800ea72 <_svfiprintf_r+0x1d2>
 800ea04:	4b21      	ldr	r3, [pc, #132]	@ (800ea8c <_svfiprintf_r+0x1ec>)
 800ea06:	bb1b      	cbnz	r3, 800ea50 <_svfiprintf_r+0x1b0>
 800ea08:	9b03      	ldr	r3, [sp, #12]
 800ea0a:	3307      	adds	r3, #7
 800ea0c:	f023 0307 	bic.w	r3, r3, #7
 800ea10:	3308      	adds	r3, #8
 800ea12:	9303      	str	r3, [sp, #12]
 800ea14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea16:	4433      	add	r3, r6
 800ea18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea1a:	e76a      	b.n	800e8f2 <_svfiprintf_r+0x52>
 800ea1c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea20:	460c      	mov	r4, r1
 800ea22:	2001      	movs	r0, #1
 800ea24:	e7a8      	b.n	800e978 <_svfiprintf_r+0xd8>
 800ea26:	2300      	movs	r3, #0
 800ea28:	3401      	adds	r4, #1
 800ea2a:	9305      	str	r3, [sp, #20]
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	f04f 0c0a 	mov.w	ip, #10
 800ea32:	4620      	mov	r0, r4
 800ea34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea38:	3a30      	subs	r2, #48	@ 0x30
 800ea3a:	2a09      	cmp	r2, #9
 800ea3c:	d903      	bls.n	800ea46 <_svfiprintf_r+0x1a6>
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d0c6      	beq.n	800e9d0 <_svfiprintf_r+0x130>
 800ea42:	9105      	str	r1, [sp, #20]
 800ea44:	e7c4      	b.n	800e9d0 <_svfiprintf_r+0x130>
 800ea46:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea4a:	4604      	mov	r4, r0
 800ea4c:	2301      	movs	r3, #1
 800ea4e:	e7f0      	b.n	800ea32 <_svfiprintf_r+0x192>
 800ea50:	ab03      	add	r3, sp, #12
 800ea52:	9300      	str	r3, [sp, #0]
 800ea54:	462a      	mov	r2, r5
 800ea56:	4b0e      	ldr	r3, [pc, #56]	@ (800ea90 <_svfiprintf_r+0x1f0>)
 800ea58:	a904      	add	r1, sp, #16
 800ea5a:	4638      	mov	r0, r7
 800ea5c:	f3af 8000 	nop.w
 800ea60:	1c42      	adds	r2, r0, #1
 800ea62:	4606      	mov	r6, r0
 800ea64:	d1d6      	bne.n	800ea14 <_svfiprintf_r+0x174>
 800ea66:	89ab      	ldrh	r3, [r5, #12]
 800ea68:	065b      	lsls	r3, r3, #25
 800ea6a:	f53f af2d 	bmi.w	800e8c8 <_svfiprintf_r+0x28>
 800ea6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea70:	e72c      	b.n	800e8cc <_svfiprintf_r+0x2c>
 800ea72:	ab03      	add	r3, sp, #12
 800ea74:	9300      	str	r3, [sp, #0]
 800ea76:	462a      	mov	r2, r5
 800ea78:	4b05      	ldr	r3, [pc, #20]	@ (800ea90 <_svfiprintf_r+0x1f0>)
 800ea7a:	a904      	add	r1, sp, #16
 800ea7c:	4638      	mov	r0, r7
 800ea7e:	f000 f879 	bl	800eb74 <_printf_i>
 800ea82:	e7ed      	b.n	800ea60 <_svfiprintf_r+0x1c0>
 800ea84:	0800f220 	.word	0x0800f220
 800ea88:	0800f22a 	.word	0x0800f22a
 800ea8c:	00000000 	.word	0x00000000
 800ea90:	0800e7e9 	.word	0x0800e7e9
 800ea94:	0800f226 	.word	0x0800f226

0800ea98 <_printf_common>:
 800ea98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea9c:	4616      	mov	r6, r2
 800ea9e:	4698      	mov	r8, r3
 800eaa0:	688a      	ldr	r2, [r1, #8]
 800eaa2:	690b      	ldr	r3, [r1, #16]
 800eaa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eaa8:	4293      	cmp	r3, r2
 800eaaa:	bfb8      	it	lt
 800eaac:	4613      	movlt	r3, r2
 800eaae:	6033      	str	r3, [r6, #0]
 800eab0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eab4:	4607      	mov	r7, r0
 800eab6:	460c      	mov	r4, r1
 800eab8:	b10a      	cbz	r2, 800eabe <_printf_common+0x26>
 800eaba:	3301      	adds	r3, #1
 800eabc:	6033      	str	r3, [r6, #0]
 800eabe:	6823      	ldr	r3, [r4, #0]
 800eac0:	0699      	lsls	r1, r3, #26
 800eac2:	bf42      	ittt	mi
 800eac4:	6833      	ldrmi	r3, [r6, #0]
 800eac6:	3302      	addmi	r3, #2
 800eac8:	6033      	strmi	r3, [r6, #0]
 800eaca:	6825      	ldr	r5, [r4, #0]
 800eacc:	f015 0506 	ands.w	r5, r5, #6
 800ead0:	d106      	bne.n	800eae0 <_printf_common+0x48>
 800ead2:	f104 0a19 	add.w	sl, r4, #25
 800ead6:	68e3      	ldr	r3, [r4, #12]
 800ead8:	6832      	ldr	r2, [r6, #0]
 800eada:	1a9b      	subs	r3, r3, r2
 800eadc:	42ab      	cmp	r3, r5
 800eade:	dc26      	bgt.n	800eb2e <_printf_common+0x96>
 800eae0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800eae4:	6822      	ldr	r2, [r4, #0]
 800eae6:	3b00      	subs	r3, #0
 800eae8:	bf18      	it	ne
 800eaea:	2301      	movne	r3, #1
 800eaec:	0692      	lsls	r2, r2, #26
 800eaee:	d42b      	bmi.n	800eb48 <_printf_common+0xb0>
 800eaf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800eaf4:	4641      	mov	r1, r8
 800eaf6:	4638      	mov	r0, r7
 800eaf8:	47c8      	blx	r9
 800eafa:	3001      	adds	r0, #1
 800eafc:	d01e      	beq.n	800eb3c <_printf_common+0xa4>
 800eafe:	6823      	ldr	r3, [r4, #0]
 800eb00:	6922      	ldr	r2, [r4, #16]
 800eb02:	f003 0306 	and.w	r3, r3, #6
 800eb06:	2b04      	cmp	r3, #4
 800eb08:	bf02      	ittt	eq
 800eb0a:	68e5      	ldreq	r5, [r4, #12]
 800eb0c:	6833      	ldreq	r3, [r6, #0]
 800eb0e:	1aed      	subeq	r5, r5, r3
 800eb10:	68a3      	ldr	r3, [r4, #8]
 800eb12:	bf0c      	ite	eq
 800eb14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb18:	2500      	movne	r5, #0
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	bfc4      	itt	gt
 800eb1e:	1a9b      	subgt	r3, r3, r2
 800eb20:	18ed      	addgt	r5, r5, r3
 800eb22:	2600      	movs	r6, #0
 800eb24:	341a      	adds	r4, #26
 800eb26:	42b5      	cmp	r5, r6
 800eb28:	d11a      	bne.n	800eb60 <_printf_common+0xc8>
 800eb2a:	2000      	movs	r0, #0
 800eb2c:	e008      	b.n	800eb40 <_printf_common+0xa8>
 800eb2e:	2301      	movs	r3, #1
 800eb30:	4652      	mov	r2, sl
 800eb32:	4641      	mov	r1, r8
 800eb34:	4638      	mov	r0, r7
 800eb36:	47c8      	blx	r9
 800eb38:	3001      	adds	r0, #1
 800eb3a:	d103      	bne.n	800eb44 <_printf_common+0xac>
 800eb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800eb40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb44:	3501      	adds	r5, #1
 800eb46:	e7c6      	b.n	800ead6 <_printf_common+0x3e>
 800eb48:	18e1      	adds	r1, r4, r3
 800eb4a:	1c5a      	adds	r2, r3, #1
 800eb4c:	2030      	movs	r0, #48	@ 0x30
 800eb4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eb52:	4422      	add	r2, r4
 800eb54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eb58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eb5c:	3302      	adds	r3, #2
 800eb5e:	e7c7      	b.n	800eaf0 <_printf_common+0x58>
 800eb60:	2301      	movs	r3, #1
 800eb62:	4622      	mov	r2, r4
 800eb64:	4641      	mov	r1, r8
 800eb66:	4638      	mov	r0, r7
 800eb68:	47c8      	blx	r9
 800eb6a:	3001      	adds	r0, #1
 800eb6c:	d0e6      	beq.n	800eb3c <_printf_common+0xa4>
 800eb6e:	3601      	adds	r6, #1
 800eb70:	e7d9      	b.n	800eb26 <_printf_common+0x8e>
	...

0800eb74 <_printf_i>:
 800eb74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb78:	7e0f      	ldrb	r7, [r1, #24]
 800eb7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800eb7c:	2f78      	cmp	r7, #120	@ 0x78
 800eb7e:	4691      	mov	r9, r2
 800eb80:	4680      	mov	r8, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	469a      	mov	sl, r3
 800eb86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800eb8a:	d807      	bhi.n	800eb9c <_printf_i+0x28>
 800eb8c:	2f62      	cmp	r7, #98	@ 0x62
 800eb8e:	d80a      	bhi.n	800eba6 <_printf_i+0x32>
 800eb90:	2f00      	cmp	r7, #0
 800eb92:	f000 80d1 	beq.w	800ed38 <_printf_i+0x1c4>
 800eb96:	2f58      	cmp	r7, #88	@ 0x58
 800eb98:	f000 80b8 	beq.w	800ed0c <_printf_i+0x198>
 800eb9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eba0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800eba4:	e03a      	b.n	800ec1c <_printf_i+0xa8>
 800eba6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ebaa:	2b15      	cmp	r3, #21
 800ebac:	d8f6      	bhi.n	800eb9c <_printf_i+0x28>
 800ebae:	a101      	add	r1, pc, #4	@ (adr r1, 800ebb4 <_printf_i+0x40>)
 800ebb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ebb4:	0800ec0d 	.word	0x0800ec0d
 800ebb8:	0800ec21 	.word	0x0800ec21
 800ebbc:	0800eb9d 	.word	0x0800eb9d
 800ebc0:	0800eb9d 	.word	0x0800eb9d
 800ebc4:	0800eb9d 	.word	0x0800eb9d
 800ebc8:	0800eb9d 	.word	0x0800eb9d
 800ebcc:	0800ec21 	.word	0x0800ec21
 800ebd0:	0800eb9d 	.word	0x0800eb9d
 800ebd4:	0800eb9d 	.word	0x0800eb9d
 800ebd8:	0800eb9d 	.word	0x0800eb9d
 800ebdc:	0800eb9d 	.word	0x0800eb9d
 800ebe0:	0800ed1f 	.word	0x0800ed1f
 800ebe4:	0800ec4b 	.word	0x0800ec4b
 800ebe8:	0800ecd9 	.word	0x0800ecd9
 800ebec:	0800eb9d 	.word	0x0800eb9d
 800ebf0:	0800eb9d 	.word	0x0800eb9d
 800ebf4:	0800ed41 	.word	0x0800ed41
 800ebf8:	0800eb9d 	.word	0x0800eb9d
 800ebfc:	0800ec4b 	.word	0x0800ec4b
 800ec00:	0800eb9d 	.word	0x0800eb9d
 800ec04:	0800eb9d 	.word	0x0800eb9d
 800ec08:	0800ece1 	.word	0x0800ece1
 800ec0c:	6833      	ldr	r3, [r6, #0]
 800ec0e:	1d1a      	adds	r2, r3, #4
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	6032      	str	r2, [r6, #0]
 800ec14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ec18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	e09c      	b.n	800ed5a <_printf_i+0x1e6>
 800ec20:	6833      	ldr	r3, [r6, #0]
 800ec22:	6820      	ldr	r0, [r4, #0]
 800ec24:	1d19      	adds	r1, r3, #4
 800ec26:	6031      	str	r1, [r6, #0]
 800ec28:	0606      	lsls	r6, r0, #24
 800ec2a:	d501      	bpl.n	800ec30 <_printf_i+0xbc>
 800ec2c:	681d      	ldr	r5, [r3, #0]
 800ec2e:	e003      	b.n	800ec38 <_printf_i+0xc4>
 800ec30:	0645      	lsls	r5, r0, #25
 800ec32:	d5fb      	bpl.n	800ec2c <_printf_i+0xb8>
 800ec34:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ec38:	2d00      	cmp	r5, #0
 800ec3a:	da03      	bge.n	800ec44 <_printf_i+0xd0>
 800ec3c:	232d      	movs	r3, #45	@ 0x2d
 800ec3e:	426d      	negs	r5, r5
 800ec40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec44:	4858      	ldr	r0, [pc, #352]	@ (800eda8 <_printf_i+0x234>)
 800ec46:	230a      	movs	r3, #10
 800ec48:	e011      	b.n	800ec6e <_printf_i+0xfa>
 800ec4a:	6821      	ldr	r1, [r4, #0]
 800ec4c:	6833      	ldr	r3, [r6, #0]
 800ec4e:	0608      	lsls	r0, r1, #24
 800ec50:	f853 5b04 	ldr.w	r5, [r3], #4
 800ec54:	d402      	bmi.n	800ec5c <_printf_i+0xe8>
 800ec56:	0649      	lsls	r1, r1, #25
 800ec58:	bf48      	it	mi
 800ec5a:	b2ad      	uxthmi	r5, r5
 800ec5c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ec5e:	4852      	ldr	r0, [pc, #328]	@ (800eda8 <_printf_i+0x234>)
 800ec60:	6033      	str	r3, [r6, #0]
 800ec62:	bf14      	ite	ne
 800ec64:	230a      	movne	r3, #10
 800ec66:	2308      	moveq	r3, #8
 800ec68:	2100      	movs	r1, #0
 800ec6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ec6e:	6866      	ldr	r6, [r4, #4]
 800ec70:	60a6      	str	r6, [r4, #8]
 800ec72:	2e00      	cmp	r6, #0
 800ec74:	db05      	blt.n	800ec82 <_printf_i+0x10e>
 800ec76:	6821      	ldr	r1, [r4, #0]
 800ec78:	432e      	orrs	r6, r5
 800ec7a:	f021 0104 	bic.w	r1, r1, #4
 800ec7e:	6021      	str	r1, [r4, #0]
 800ec80:	d04b      	beq.n	800ed1a <_printf_i+0x1a6>
 800ec82:	4616      	mov	r6, r2
 800ec84:	fbb5 f1f3 	udiv	r1, r5, r3
 800ec88:	fb03 5711 	mls	r7, r3, r1, r5
 800ec8c:	5dc7      	ldrb	r7, [r0, r7]
 800ec8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ec92:	462f      	mov	r7, r5
 800ec94:	42bb      	cmp	r3, r7
 800ec96:	460d      	mov	r5, r1
 800ec98:	d9f4      	bls.n	800ec84 <_printf_i+0x110>
 800ec9a:	2b08      	cmp	r3, #8
 800ec9c:	d10b      	bne.n	800ecb6 <_printf_i+0x142>
 800ec9e:	6823      	ldr	r3, [r4, #0]
 800eca0:	07df      	lsls	r7, r3, #31
 800eca2:	d508      	bpl.n	800ecb6 <_printf_i+0x142>
 800eca4:	6923      	ldr	r3, [r4, #16]
 800eca6:	6861      	ldr	r1, [r4, #4]
 800eca8:	4299      	cmp	r1, r3
 800ecaa:	bfde      	ittt	le
 800ecac:	2330      	movle	r3, #48	@ 0x30
 800ecae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ecb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ecb6:	1b92      	subs	r2, r2, r6
 800ecb8:	6122      	str	r2, [r4, #16]
 800ecba:	f8cd a000 	str.w	sl, [sp]
 800ecbe:	464b      	mov	r3, r9
 800ecc0:	aa03      	add	r2, sp, #12
 800ecc2:	4621      	mov	r1, r4
 800ecc4:	4640      	mov	r0, r8
 800ecc6:	f7ff fee7 	bl	800ea98 <_printf_common>
 800ecca:	3001      	adds	r0, #1
 800eccc:	d14a      	bne.n	800ed64 <_printf_i+0x1f0>
 800ecce:	f04f 30ff 	mov.w	r0, #4294967295
 800ecd2:	b004      	add	sp, #16
 800ecd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecd8:	6823      	ldr	r3, [r4, #0]
 800ecda:	f043 0320 	orr.w	r3, r3, #32
 800ecde:	6023      	str	r3, [r4, #0]
 800ece0:	4832      	ldr	r0, [pc, #200]	@ (800edac <_printf_i+0x238>)
 800ece2:	2778      	movs	r7, #120	@ 0x78
 800ece4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ece8:	6823      	ldr	r3, [r4, #0]
 800ecea:	6831      	ldr	r1, [r6, #0]
 800ecec:	061f      	lsls	r7, r3, #24
 800ecee:	f851 5b04 	ldr.w	r5, [r1], #4
 800ecf2:	d402      	bmi.n	800ecfa <_printf_i+0x186>
 800ecf4:	065f      	lsls	r7, r3, #25
 800ecf6:	bf48      	it	mi
 800ecf8:	b2ad      	uxthmi	r5, r5
 800ecfa:	6031      	str	r1, [r6, #0]
 800ecfc:	07d9      	lsls	r1, r3, #31
 800ecfe:	bf44      	itt	mi
 800ed00:	f043 0320 	orrmi.w	r3, r3, #32
 800ed04:	6023      	strmi	r3, [r4, #0]
 800ed06:	b11d      	cbz	r5, 800ed10 <_printf_i+0x19c>
 800ed08:	2310      	movs	r3, #16
 800ed0a:	e7ad      	b.n	800ec68 <_printf_i+0xf4>
 800ed0c:	4826      	ldr	r0, [pc, #152]	@ (800eda8 <_printf_i+0x234>)
 800ed0e:	e7e9      	b.n	800ece4 <_printf_i+0x170>
 800ed10:	6823      	ldr	r3, [r4, #0]
 800ed12:	f023 0320 	bic.w	r3, r3, #32
 800ed16:	6023      	str	r3, [r4, #0]
 800ed18:	e7f6      	b.n	800ed08 <_printf_i+0x194>
 800ed1a:	4616      	mov	r6, r2
 800ed1c:	e7bd      	b.n	800ec9a <_printf_i+0x126>
 800ed1e:	6833      	ldr	r3, [r6, #0]
 800ed20:	6825      	ldr	r5, [r4, #0]
 800ed22:	6961      	ldr	r1, [r4, #20]
 800ed24:	1d18      	adds	r0, r3, #4
 800ed26:	6030      	str	r0, [r6, #0]
 800ed28:	062e      	lsls	r6, r5, #24
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	d501      	bpl.n	800ed32 <_printf_i+0x1be>
 800ed2e:	6019      	str	r1, [r3, #0]
 800ed30:	e002      	b.n	800ed38 <_printf_i+0x1c4>
 800ed32:	0668      	lsls	r0, r5, #25
 800ed34:	d5fb      	bpl.n	800ed2e <_printf_i+0x1ba>
 800ed36:	8019      	strh	r1, [r3, #0]
 800ed38:	2300      	movs	r3, #0
 800ed3a:	6123      	str	r3, [r4, #16]
 800ed3c:	4616      	mov	r6, r2
 800ed3e:	e7bc      	b.n	800ecba <_printf_i+0x146>
 800ed40:	6833      	ldr	r3, [r6, #0]
 800ed42:	1d1a      	adds	r2, r3, #4
 800ed44:	6032      	str	r2, [r6, #0]
 800ed46:	681e      	ldr	r6, [r3, #0]
 800ed48:	6862      	ldr	r2, [r4, #4]
 800ed4a:	2100      	movs	r1, #0
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	f7f1 fa4f 	bl	80001f0 <memchr>
 800ed52:	b108      	cbz	r0, 800ed58 <_printf_i+0x1e4>
 800ed54:	1b80      	subs	r0, r0, r6
 800ed56:	6060      	str	r0, [r4, #4]
 800ed58:	6863      	ldr	r3, [r4, #4]
 800ed5a:	6123      	str	r3, [r4, #16]
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed62:	e7aa      	b.n	800ecba <_printf_i+0x146>
 800ed64:	6923      	ldr	r3, [r4, #16]
 800ed66:	4632      	mov	r2, r6
 800ed68:	4649      	mov	r1, r9
 800ed6a:	4640      	mov	r0, r8
 800ed6c:	47d0      	blx	sl
 800ed6e:	3001      	adds	r0, #1
 800ed70:	d0ad      	beq.n	800ecce <_printf_i+0x15a>
 800ed72:	6823      	ldr	r3, [r4, #0]
 800ed74:	079b      	lsls	r3, r3, #30
 800ed76:	d413      	bmi.n	800eda0 <_printf_i+0x22c>
 800ed78:	68e0      	ldr	r0, [r4, #12]
 800ed7a:	9b03      	ldr	r3, [sp, #12]
 800ed7c:	4298      	cmp	r0, r3
 800ed7e:	bfb8      	it	lt
 800ed80:	4618      	movlt	r0, r3
 800ed82:	e7a6      	b.n	800ecd2 <_printf_i+0x15e>
 800ed84:	2301      	movs	r3, #1
 800ed86:	4632      	mov	r2, r6
 800ed88:	4649      	mov	r1, r9
 800ed8a:	4640      	mov	r0, r8
 800ed8c:	47d0      	blx	sl
 800ed8e:	3001      	adds	r0, #1
 800ed90:	d09d      	beq.n	800ecce <_printf_i+0x15a>
 800ed92:	3501      	adds	r5, #1
 800ed94:	68e3      	ldr	r3, [r4, #12]
 800ed96:	9903      	ldr	r1, [sp, #12]
 800ed98:	1a5b      	subs	r3, r3, r1
 800ed9a:	42ab      	cmp	r3, r5
 800ed9c:	dcf2      	bgt.n	800ed84 <_printf_i+0x210>
 800ed9e:	e7eb      	b.n	800ed78 <_printf_i+0x204>
 800eda0:	2500      	movs	r5, #0
 800eda2:	f104 0619 	add.w	r6, r4, #25
 800eda6:	e7f5      	b.n	800ed94 <_printf_i+0x220>
 800eda8:	0800f231 	.word	0x0800f231
 800edac:	0800f242 	.word	0x0800f242

0800edb0 <_sbrk_r>:
 800edb0:	b538      	push	{r3, r4, r5, lr}
 800edb2:	4d06      	ldr	r5, [pc, #24]	@ (800edcc <_sbrk_r+0x1c>)
 800edb4:	2300      	movs	r3, #0
 800edb6:	4604      	mov	r4, r0
 800edb8:	4608      	mov	r0, r1
 800edba:	602b      	str	r3, [r5, #0]
 800edbc:	f7f2 fb20 	bl	8001400 <_sbrk>
 800edc0:	1c43      	adds	r3, r0, #1
 800edc2:	d102      	bne.n	800edca <_sbrk_r+0x1a>
 800edc4:	682b      	ldr	r3, [r5, #0]
 800edc6:	b103      	cbz	r3, 800edca <_sbrk_r+0x1a>
 800edc8:	6023      	str	r3, [r4, #0]
 800edca:	bd38      	pop	{r3, r4, r5, pc}
 800edcc:	200115b0 	.word	0x200115b0

0800edd0 <_realloc_r>:
 800edd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edd4:	4607      	mov	r7, r0
 800edd6:	4614      	mov	r4, r2
 800edd8:	460d      	mov	r5, r1
 800edda:	b921      	cbnz	r1, 800ede6 <_realloc_r+0x16>
 800eddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ede0:	4611      	mov	r1, r2
 800ede2:	f7ff bc75 	b.w	800e6d0 <_malloc_r>
 800ede6:	b92a      	cbnz	r2, 800edf4 <_realloc_r+0x24>
 800ede8:	f7ff fc06 	bl	800e5f8 <_free_r>
 800edec:	4625      	mov	r5, r4
 800edee:	4628      	mov	r0, r5
 800edf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edf4:	f000 f81a 	bl	800ee2c <_malloc_usable_size_r>
 800edf8:	4284      	cmp	r4, r0
 800edfa:	4606      	mov	r6, r0
 800edfc:	d802      	bhi.n	800ee04 <_realloc_r+0x34>
 800edfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ee02:	d8f4      	bhi.n	800edee <_realloc_r+0x1e>
 800ee04:	4621      	mov	r1, r4
 800ee06:	4638      	mov	r0, r7
 800ee08:	f7ff fc62 	bl	800e6d0 <_malloc_r>
 800ee0c:	4680      	mov	r8, r0
 800ee0e:	b908      	cbnz	r0, 800ee14 <_realloc_r+0x44>
 800ee10:	4645      	mov	r5, r8
 800ee12:	e7ec      	b.n	800edee <_realloc_r+0x1e>
 800ee14:	42b4      	cmp	r4, r6
 800ee16:	4622      	mov	r2, r4
 800ee18:	4629      	mov	r1, r5
 800ee1a:	bf28      	it	cs
 800ee1c:	4632      	movcs	r2, r6
 800ee1e:	f7ff fbdd 	bl	800e5dc <memcpy>
 800ee22:	4629      	mov	r1, r5
 800ee24:	4638      	mov	r0, r7
 800ee26:	f7ff fbe7 	bl	800e5f8 <_free_r>
 800ee2a:	e7f1      	b.n	800ee10 <_realloc_r+0x40>

0800ee2c <_malloc_usable_size_r>:
 800ee2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee30:	1f18      	subs	r0, r3, #4
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	bfbc      	itt	lt
 800ee36:	580b      	ldrlt	r3, [r1, r0]
 800ee38:	18c0      	addlt	r0, r0, r3
 800ee3a:	4770      	bx	lr

0800ee3c <_init>:
 800ee3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee3e:	bf00      	nop
 800ee40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee42:	bc08      	pop	{r3}
 800ee44:	469e      	mov	lr, r3
 800ee46:	4770      	bx	lr

0800ee48 <_fini>:
 800ee48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee4a:	bf00      	nop
 800ee4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee4e:	bc08      	pop	{r3}
 800ee50:	469e      	mov	lr, r3
 800ee52:	4770      	bx	lr
