<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_cab6ae0226974d6969a0259da7da0ae7.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_hal_sram.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__hal__sram_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef STM32H7xx_HAL_SRAM_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define STM32H7xx_HAL_SRAM_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__ll__fmc_8h.html">stm32h7xx_ll_fmc.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">   47</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121">   49</a></span>  <a class="code hl_enumvalue" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121">HAL_SRAM_STATE_RESET</a>     = 0x00U,  </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b">   50</a></span>  <a class="code hl_enumvalue" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b">HAL_SRAM_STATE_READY</a>     = 0x01U,  </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8">   51</a></span>  <a class="code hl_enumvalue" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8">HAL_SRAM_STATE_BUSY</a>      = 0x02U,  </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77">   52</a></span>  <a class="code hl_enumvalue" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77">HAL_SRAM_STATE_ERROR</a>     = 0x03U,  </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <a class="code hl_enumvalue" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28">HAL_SRAM_STATE_PROTECTED</a> = 0x04U   </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28">   55</a></span>} <a class="code hl_enumeration" href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">HAL_SRAM_StateTypeDef</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">typedef</span> <span class="keyword">struct </span>__SRAM_HandleTypeDef</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>#else</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html">   63</a></span>typedef struct</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>#endif <span class="comment">/* USE_HAL_SRAM_REGISTER_CALLBACKS  */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>{</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#ab299a59d277e814afd151b4aeb5614e4">   66</a></span>  <a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a>           *<a class="code hl_variable" href="struct_s_r_a_m___handle_type_def.html#ab299a59d277e814afd151b4aeb5614e4">Instance</a>;  </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#aaec9534b8cab6b55225355b5dea34130">   68</a></span>  <a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a>  *<a class="code hl_variable" href="struct_s_r_a_m___handle_type_def.html#aaec9534b8cab6b55225355b5dea34130">Extended</a>;  </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#add33bc55cddf3968d2727cb29ee3ae54">   70</a></span>  <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a>       <a class="code hl_variable" href="struct_s_r_a_m___handle_type_def.html#add33bc55cddf3968d2727cb29ee3ae54">Init</a>;       </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">   72</a></span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a>               <a class="code hl_variable" href="struct_s_r_a_m___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">Lock</a>;       </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#a9b164f192b4bc8d434d23004b14a855d">   74</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_enumeration" href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">HAL_SRAM_StateTypeDef</a>    <a class="code hl_variable" href="struct_s_r_a_m___handle_type_def.html#a9b164f192b4bc8d434d23004b14a855d">State</a>;      </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#a5dd2166a84e9ba0cdad4512e920f5a5d">   76</a></span>  <a class="code hl_struct" href="struct_____m_d_m_a___handle_type_def.html">MDMA_HandleTypeDef</a>             *<a class="code hl_variable" href="struct_s_r_a_m___handle_type_def.html#a5dd2166a84e9ba0cdad4512e920f5a5d">hmdma</a>;      </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  void (* MspInitCallback)(<span class="keyword">struct </span>__SRAM_HandleTypeDef *hsram);               </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  void (* MspDeInitCallback)(<span class="keyword">struct </span>__SRAM_HandleTypeDef *hsram);             </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  void (* DmaXferCpltCallback)(<a class="code hl_struct" href="struct_____m_d_m_a___handle_type_def.html">MDMA_HandleTypeDef</a> *hmdma);                      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  void (* DmaXferErrorCallback)(<a class="code hl_struct" href="struct_____m_d_m_a___handle_type_def.html">MDMA_HandleTypeDef</a> *hmdma);                     </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HAL_SRAM_REGISTER_CALLBACKS  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>} <a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>{</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  HAL_SRAM_MSP_INIT_CB_ID       = 0x00U,  </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  HAL_SRAM_MSP_DEINIT_CB_ID     = 0x01U,  </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  HAL_SRAM_DMA_XFER_CPLT_CB_ID  = 0x02U,  </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  HAL_SRAM_DMA_XFER_ERR_CB_ID   = 0x03U   </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>} HAL_SRAM_CallbackIDTypeDef;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="keyword">typedef</span> void (*pSRAM_CallbackTypeDef)(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">typedef</span> void (*pSRAM_DmaCallbackTypeDef)(<a class="code hl_struct" href="struct_____m_d_m_a___handle_type_def.html">MDMA_HandleTypeDef</a> *hmdma);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HAL_SRAM_REGISTER_CALLBACKS  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__)         do {                                             \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                                               (__HANDLE__)-&gt;State = HAL_SRAM_STATE_RESET; \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                                               (__HANDLE__)-&gt;MspInitCallback = NULL;       \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                                                               (__HANDLE__)-&gt;MspDeInitCallback = NULL;     \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                                             } while(0)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___macros.html#ga55d23fcccd3a3a2c9280fcddc691068a">  126</a></span><span class="preprocessor">#define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_SRAM_STATE_RESET)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HAL_SRAM_REGISTER_CALLBACKS  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* Initialization/de-initialization functions  ********************************/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group1.html#ga5842df0a34a446fcd9a12f2857038ccd">  143</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group1.html#ga5842df0a34a446fcd9a12f2857038ccd">HAL_SRAM_Init</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *ExtTiming);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group1.html#gabadc6ca2f2ff6332e22ff01d704282c0">  145</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group1.html#gabadc6ca2f2ff6332e22ff01d704282c0">HAL_SRAM_DeInit</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group1.html#ga2510895288240fa3b7c4a1e3310abf10">HAL_SRAM_MspInit</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group1.html#ga41873884e9e602b9b3e44659ed7c5931">HAL_SRAM_MspDeInit</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* I/O operation functions  ***************************************************/</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#gaa397cd69f463cdaef60620dc504221ee">  158</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#gaa397cd69f463cdaef60620dc504221ee">HAL_SRAM_Read_8b</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint8_t *pDstBuffer,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                   uint32_t BufferSize);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#ga1ae829a51e3be3af706e864b87253919">  160</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#ga1ae829a51e3be3af706e864b87253919">HAL_SRAM_Write_8b</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                                    uint32_t BufferSize);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#ga671719ff18c1897edd9c29718f6d4f0a">  162</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#ga671719ff18c1897edd9c29718f6d4f0a">HAL_SRAM_Read_16b</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint16_t *pDstBuffer,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                                    uint32_t BufferSize);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799">  164</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799">HAL_SRAM_Write_16b</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                     uint32_t BufferSize);</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8">  166</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8">HAL_SRAM_Read_32b</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pDstBuffer,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                                    uint32_t BufferSize);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#ga7adf2d13d0cd9906e3054a6ef712c068">  168</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#ga7adf2d13d0cd9906e3054a6ef712c068">HAL_SRAM_Write_32b</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                                     uint32_t BufferSize);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#gac33cd97247fe18d437544895b83acf04">  170</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#gac33cd97247fe18d437544895b83acf04">HAL_SRAM_Read_DMA</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pDstBuffer,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                    uint32_t BufferSize);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840">  172</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840">HAL_SRAM_Write_DMA</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                                     uint32_t BufferSize);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#gaec7130a319918e8ddb9c8f3b77a4e00e">  175</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#gaec7130a319918e8ddb9c8f3b77a4e00e">HAL_SRAM_DMA_XferCpltCallback</a>(<a class="code hl_struct" href="struct_____m_d_m_a___handle_type_def.html">MDMA_HandleTypeDef</a> *hmdma);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group2.html#ga852fe4b5391b22059a394dd82c086ae2">  176</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group2.html#ga852fe4b5391b22059a394dd82c086ae2">HAL_SRAM_DMA_XferErrorCallback</a>(<a class="code hl_struct" href="struct_____m_d_m_a___handle_type_def.html">MDMA_HandleTypeDef</a> *hmdma);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/* SRAM callback registering/unregistering */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_SRAM_RegisterCallback(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, HAL_SRAM_CallbackIDTypeDef CallbackId,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                                            pSRAM_CallbackTypeDef pCallback);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_SRAM_UnRegisterCallback(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, HAL_SRAM_CallbackIDTypeDef CallbackId);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_SRAM_RegisterDmaCallback(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, HAL_SRAM_CallbackIDTypeDef CallbackId,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                                               pSRAM_DmaCallbackTypeDef pCallback);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HAL_SRAM_REGISTER_CALLBACKS  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* SRAM Control functions  ****************************************************/</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group3.html#ga52f56b344b30d6756152f6789d90dc16">  196</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group3.html#ga52f56b344b30d6756152f6789d90dc16">HAL_SRAM_WriteOperation_Enable</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group3.html#ga4bfd376d61a63cea7c845753cca4f3e7">  197</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group3.html#ga4bfd376d61a63cea7c845753cca4f3e7">HAL_SRAM_WriteOperation_Disable</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* SRAM  State functions ******************************************************/</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___functions___group4.html#gacbdc09f3583e442e2b56ef5906721fc8">  208</a></span><a class="code hl_enumeration" href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">HAL_SRAM_StateTypeDef</a> <a class="code hl_function" href="group___s_r_a_m___exported___functions___group4.html#gacbdc09f3583e442e2b56ef5906721fc8">HAL_SRAM_GetState</a>(<a class="code hl_struct" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>}</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7xx_HAL_SRAM_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00178">stm32h7xx_ll_fmc.h:178</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00179">stm32h7xx_ll_fmc.h:179</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group1_html_ga2510895288240fa3b7c4a1e3310abf10"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#ga2510895288240fa3b7c4a1e3310abf10">HAL_SRAM_MspInit</a></div><div class="ttdeci">void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)</div><div class="ttdef"><b>Definition:</b> <a href="fmc_8c_source.html#l00285">fmc.c:285</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group1_html_ga41873884e9e602b9b3e44659ed7c5931"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#ga41873884e9e602b9b3e44659ed7c5931">HAL_SRAM_MspDeInit</a></div><div class="ttdeci">void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)</div><div class="ttdef"><b>Definition:</b> <a href="fmc_8c_source.html#l00388">fmc.c:388</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group1_html_ga5842df0a34a446fcd9a12f2857038ccd"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#ga5842df0a34a446fcd9a12f2857038ccd">HAL_SRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group1_html_gabadc6ca2f2ff6332e22ff01d704282c0"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#gabadc6ca2f2ff6332e22ff01d704282c0">HAL_SRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_ga00d6551fd89c7a5b0ce068a0b4e42840"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840">HAL_SRAM_Write_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_ga1ae829a51e3be3af706e864b87253919"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga1ae829a51e3be3af706e864b87253919">HAL_SRAM_Write_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_ga671719ff18c1897edd9c29718f6d4f0a"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga671719ff18c1897edd9c29718f6d4f0a">HAL_SRAM_Read_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_ga6c57c8dff53c8bd9fcbadeeb3572d799"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799">HAL_SRAM_Write_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_ga7adf2d13d0cd9906e3054a6ef712c068"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga7adf2d13d0cd9906e3054a6ef712c068">HAL_SRAM_Write_32b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_ga852fe4b5391b22059a394dd82c086ae2"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga852fe4b5391b22059a394dd82c086ae2">HAL_SRAM_DMA_XferErrorCallback</a></div><div class="ttdeci">void HAL_SRAM_DMA_XferErrorCallback(MDMA_HandleTypeDef *hmdma)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_gaa397cd69f463cdaef60620dc504221ee"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gaa397cd69f463cdaef60620dc504221ee">HAL_SRAM_Read_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_gac33cd97247fe18d437544895b83acf04"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gac33cd97247fe18d437544895b83acf04">HAL_SRAM_Read_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_gaec7130a319918e8ddb9c8f3b77a4e00e"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gaec7130a319918e8ddb9c8f3b77a4e00e">HAL_SRAM_DMA_XferCpltCallback</a></div><div class="ttdeci">void HAL_SRAM_DMA_XferCpltCallback(MDMA_HandleTypeDef *hmdma)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group2_html_gaecd5d8df61a34b1b59e3f18157ddf2b8"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8">HAL_SRAM_Read_32b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group3_html_ga4bfd376d61a63cea7c845753cca4f3e7"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group3.html#ga4bfd376d61a63cea7c845753cca4f3e7">HAL_SRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group3_html_ga52f56b344b30d6756152f6789d90dc16"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group3.html#ga52f56b344b30d6756152f6789d90dc16">HAL_SRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___functions___group4_html_gacbdc09f3583e442e2b56ef5906721fc8"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group4.html#gacbdc09f3583e442e2b56ef5906721fc8">HAL_SRAM_GetState</a></div><div class="ttdeci">HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___types_html_ga63d4ab9a3c7554e84818963448cff2e0"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">HAL_SRAM_StateTypeDef</a></div><div class="ttdeci">HAL_SRAM_StateTypeDef</div><div class="ttdoc">HAL SRAM State structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00047">stm32h7xx_hal_sram.h:48</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28">HAL_SRAM_STATE_PROTECTED</a></div><div class="ttdeci">@ HAL_SRAM_STATE_PROTECTED</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00055">stm32h7xx_hal_sram.h:53</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77">HAL_SRAM_STATE_ERROR</a></div><div class="ttdeci">@ HAL_SRAM_STATE_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00052">stm32h7xx_hal_sram.h:52</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8">HAL_SRAM_STATE_BUSY</a></div><div class="ttdeci">@ HAL_SRAM_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00051">stm32h7xx_hal_sram.h:51</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b">HAL_SRAM_STATE_READY</a></div><div class="ttdeci">@ HAL_SRAM_STATE_READY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00050">stm32h7xx_hal_sram.h:50</a></div></div>
<div class="ttc" id="agroup___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121">HAL_SRAM_STATE_RESET</a></div><div class="ttdeci">@ HAL_SRAM_STATE_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00049">stm32h7xx_hal_sram.h:49</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00040">stm32h7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_ab367482e943333a1299294eadaad284b"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a></div><div class="ttdeci">HAL_LockTypeDef</div><div class="ttdoc">HAL Lock structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00051">stm32h7xx_hal_def.h:52</a></div></div>
<div class="ttc" id="astm32h7xx__ll__fmc_8h_html"><div class="ttname"><a href="stm32h7xx__ll__fmc_8h.html">stm32h7xx_ll_fmc.h</a></div><div class="ttdoc">Header file of FMC HAL module.</div></div>
<div class="ttc" id="astruct_____m_d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____m_d_m_a___handle_type_def.html">__MDMA_HandleTypeDef</a></div><div class="ttdoc">MDMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__mdma_8h_source.html#l00203">stm32h7xx_hal_mdma.h:204</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00191">stm32h7xx_ll_fmc.h:192</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00254">stm32h7xx_ll_fmc.h:255</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a></div><div class="ttdoc">SRAM handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00063">stm32h7xx_hal_sram.h:65</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html_a5dd2166a84e9ba0cdad4512e920f5a5d"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#a5dd2166a84e9ba0cdad4512e920f5a5d">SRAM_HandleTypeDef::hmdma</a></div><div class="ttdeci">MDMA_HandleTypeDef * hmdma</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00076">stm32h7xx_hal_sram.h:76</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html_a9b164f192b4bc8d434d23004b14a855d"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#a9b164f192b4bc8d434d23004b14a855d">SRAM_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_SRAM_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00074">stm32h7xx_hal_sram.h:74</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html_aaec9534b8cab6b55225355b5dea34130"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#aaec9534b8cab6b55225355b5dea34130">SRAM_HandleTypeDef::Extended</a></div><div class="ttdeci">FMC_NORSRAM_EXTENDED_TypeDef * Extended</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00068">stm32h7xx_hal_sram.h:68</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html_ab299a59d277e814afd151b4aeb5614e4"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#ab299a59d277e814afd151b4aeb5614e4">SRAM_HandleTypeDef::Instance</a></div><div class="ttdeci">FMC_NORSRAM_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00066">stm32h7xx_hal_sram.h:66</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html_ad4cf225029dbefe8d3fe660c33b8bb6b"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">SRAM_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00072">stm32h7xx_hal_sram.h:72</a></div></div>
<div class="ttc" id="astruct_s_r_a_m___handle_type_def_html_add33bc55cddf3968d2727cb29ee3ae54"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#add33bc55cddf3968d2727cb29ee3ae54">SRAM_HandleTypeDef::Init</a></div><div class="ttdeci">FMC_NORSRAM_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__sram_8h_source.html#l00070">stm32h7xx_hal_sram.h:70</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
