## RISC uP in VHDL

Thi0s repo contains source code and testbenches of a simple 5 stages pipelined processor written in VHDL.

##Authors 
- Duc Anh Le
- GNANGUESSIM Diskouna John
