$date
	Sat Oct 22 23:13:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#732548
b10010 !
1"
#732550
b10010 &
b10010 %
1$
#732551
0"
#732554
b1001 &
b1001 %
#732558
b11100 &
b11100 %
#732562
b1110 &
b1110 %
#732566
b111 &
b111 %
#732570
b10110 &
b10110 %
#732574
b1011 &
b1011 %
#732578
b100010 &
b100010 %
#732582
b10001 &
b10001 %
#732586
b110100 &
b110100 %
#732590
b11010 &
b11010 %
#732594
b1101 &
b1101 %
#732598
b101000 &
b101000 %
#732602
b10100 &
b10100 %
#732606
b1010 &
b1010 %
#732610
b101 &
b101 %
#732614
b10000 &
b10000 %
#732618
b1000 &
b1000 %
#732622
b100 &
b100 %
#732626
b10 &
b10 %
#732630
b1 &
1#
b1 %
#732634
b0 &
b0 %
0#
0$
#1728547
b10 !
1"
#1728550
b10 &
b10 %
1$
#1728551
0"
#1728554
b1 &
b1 %
1#
#1728558
b0 &
0#
b0 %
0$
#2703405
b11000 !
1"
#2703406
b11000 &
b11000 %
1$
#2703407
0"
#2703410
b1100 &
b1100 %
#2703414
b110 &
b110 %
#2703418
b11 &
b11 %
#2703422
b1010 &
b1010 %
#2703426
b101 &
b101 %
#2703430
b10000 &
b10000 %
#2703434
b1000 &
b1000 %
#2703438
b100 &
b100 %
#2703442
b10 &
b10 %
#2703446
b1 &
1#
b1 %
#2703450
b0 &
b0 %
0#
0$
#4500012
