library ieee;
use ieee.std_logic_1164.all;

entity REGFILE is
generic(N: positive := 8);
port(
	ADDR_A,ADDR_B,WRADDR: in std_logic_vector(1 downto 0);
	WRDATA: in std_logic_vector(N-1 downto 0);
	LD,RST,CLK: in std_logic;
	A,B: out std_logic_vector(N-1 downto 0)
);
end entity REGFILE;


--Circuit description
architecture STRUCTURAL of REGFILE is
	signal Y3,Y2,Y1,Y0: std_logic;
	signal Q3,Q2,Q1,Q0: std_logic_vector(N-1 downto 0);

begin 

	U0: work.decoder port map(WRADDR,LD,Y3,Y2,Y1,Y0);
	U1: work.reg generic map(N)
					 port map(WRDATA,Y3,RST,CLK,Q3);
	U2: work.reg generic map(N)
					 port map(WRDATA,Y2,RST,CLK,Q2);
	U3: work.reg generic map(N)
					 port map(WRDATA,Y1,RST,CLK,Q1);
	U4: work.reg generic map(N)
					 port map(WRDATA,Y0,RST,CLK,Q0);
	U5: entity work.busmux4 generic map(N)
									port map(Q3,Q2,Q1,Q0,ADDR_A,A);
	U6: entity work.busmux4 generic map(N)
									port map(Q3,Q2,Q1,Q0,ADDR_B,B);

end architecture STRUCTURAL;