# riscv_rv32i_project
Design and implementation of an RV32I CPU supporting both Single-Cycle and 5-Stage Pipelined architectures using SystemVerilog.
