// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\db4_2_Level_fixdt\LoD_Odd.v
// Created: 2024-04-18 14:13:01
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: LoD_Odd
// Source Path: db4_2_Level_fixdt/DWT_db4_2_Level/1st_Level_Decomp/LoD_Odd
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module LoD_Odd
          (clk,
           reset,
           enb,
           In_LoD_o,
           Out_LoD_o);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] In_LoD_o;  // ufix16_En23
  output  signed [15:0] Out_LoD_o;  // sfix16_En23


  wire [15:0] LoD_1_out1;  // ufix16_En20
  reg [15:0] LoD_1_out1_1;  // ufix16_En20
  reg [15:0] In_LoD_o_1;  // ufix16_En23
  wire [31:0] Multiply_mul_temp;  // ufix32_En43
  wire [15:0] Multiply_out1;  // ufix16_En28
  reg [15:0] Multiply_out1_1;  // ufix16_En28
  wire signed [15:0] LoD_3_out1;  // sfix16_En17
  reg signed [15:0] LoD_3_out1_1;  // sfix16_En17
  reg [15:0] Rate_Transition3_out1;  // ufix16_En23
  wire signed [16:0] Multiply1_cast;  // sfix17_En23
  wire signed [32:0] Multiply1_mul_temp;  // sfix33_En40
  wire signed [31:0] Multiply1_cast_1;  // sfix32_En40
  wire signed [15:0] Multiply1_out1;  // sfix16_En15
  reg signed [15:0] Multiply1_out1_1;  // sfix16_En15
  wire [15:0] LoD_5_out1;  // ufix16_En16
  reg [15:0] LoD_5_out1_1;  // ufix16_En16
  reg [15:0] Rate_Transition2_out1;  // ufix16_En23
  wire [31:0] Multiply2_mul_temp;  // ufix32_En39
  wire [15:0] Multiply2_out1;  // ufix16_En24
  reg [15:0] Multiply2_out1_1;  // ufix16_En24
  wire [15:0] LoD_7_out1;  // ufix16_En18
  reg [15:0] LoD_7_out1_1;  // ufix16_En18
  reg [15:0] Rate_Transition1_out1;  // ufix16_En23
  wire [31:0] Multiply3_mul_temp;  // ufix32_En41
  wire [15:0] Multiply3_out1;  // ufix16_En25
  reg [15:0] delayMatch_reg [0:1];  // ufix16 [2]
  wire [15:0] delayMatch_reg_next [0:1];  // ufix16_En25 [2]
  wire [15:0] Multiply3_out1_1;  // ufix16_En25
  wire [15:0] Add2_add_cast;  // ufix16_En23
  wire [15:0] Add2_add_cast_1;  // ufix16_En23
  wire [15:0] Add2_out1;  // ufix16_En23
  reg [15:0] Delay2_out1;  // ufix16_En23
  wire signed [15:0] Add1_add_cast;  // sfix16_En22
  wire signed [15:0] Add1_add_cast_1;  // sfix16_En22
  wire signed [15:0] Add1_add_temp;  // sfix16_En22
  wire signed [15:0] Add1_out1;  // sfix16_En23
  reg signed [15:0] Delay3_out1;  // sfix16_En23
  wire signed [15:0] Add_add_cast;  // sfix16_En23
  wire signed [15:0] Add_out1;  // sfix16_En23


  assign LoD_1_out1 = 16'b1000011010110000;


  always @(posedge clk)
    begin : HwModeRegister_process
      if (reset == 1'b1) begin
        LoD_1_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          LoD_1_out1_1 <= LoD_1_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_process
      if (reset == 1'b1) begin
        In_LoD_o_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          In_LoD_o_1 <= In_LoD_o;
        end
      end
    end


  assign Multiply_mul_temp = LoD_1_out1_1 * In_LoD_o_1;
  assign Multiply_out1 = Multiply_mul_temp[30:15];


  always @(posedge clk)
    begin : PipelineRegister_process
      if (reset == 1'b1) begin
        Multiply_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply_out1_1 <= Multiply_out1;
        end
      end
    end



  assign LoD_3_out1 = 16'sb1010000000111101;


  always @(posedge clk)
    begin : HwModeRegister2_process
      if (reset == 1'b1) begin
        LoD_3_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          LoD_3_out1_1 <= LoD_3_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_1_process
      if (reset == 1'b1) begin
        Rate_Transition3_out1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition3_out1 <= In_LoD_o_1;
        end
      end
    end


  assign Multiply1_cast = {1'b0, Rate_Transition3_out1};
  assign Multiply1_mul_temp = LoD_3_out1_1 * Multiply1_cast;
  assign Multiply1_cast_1 = Multiply1_mul_temp[31:0];
  assign Multiply1_out1 = {{9{Multiply1_cast_1[31]}}, Multiply1_cast_1[31:25]};


  always @(posedge clk)
    begin : PipelineRegister1_process
      if (reset == 1'b1) begin
        Multiply1_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply1_out1_1 <= Multiply1_out1;
        end
      end
    end



  assign LoD_5_out1 = 16'b1010000110000001;


  always @(posedge clk)
    begin : HwModeRegister4_process
      if (reset == 1'b1) begin
        LoD_5_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          LoD_5_out1_1 <= LoD_5_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_2_process
      if (reset == 1'b1) begin
        Rate_Transition2_out1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition2_out1 <= Rate_Transition3_out1;
        end
      end
    end


  assign Multiply2_mul_temp = LoD_5_out1_1 * Rate_Transition2_out1;
  assign Multiply2_out1 = Multiply2_mul_temp[30:15];


  always @(posedge clk)
    begin : PipelineRegister2_process
      if (reset == 1'b1) begin
        Multiply2_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply2_out1_1 <= Multiply2_out1;
        end
      end
    end



  assign LoD_7_out1 = 16'b1110101111101000;


  always @(posedge clk)
    begin : HwModeRegister6_process
      if (reset == 1'b1) begin
        LoD_7_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          LoD_7_out1_1 <= LoD_7_out1;
        end
      end
    end



  always @(posedge clk)
    begin : HwModeRegister7_process
      if (reset == 1'b1) begin
        Rate_Transition1_out1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition1_out1 <= Rate_Transition2_out1;
        end
      end
    end



  assign Multiply3_mul_temp = LoD_7_out1_1 * Rate_Transition1_out1;
  assign Multiply3_out1 = Multiply3_mul_temp[31:16];


  always @(posedge clk)
    begin : delayMatch_process
      if (reset == 1'b1) begin
        delayMatch_reg[0] <= 16'b0000000000000000;
        delayMatch_reg[1] <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          delayMatch_reg[0] <= delayMatch_reg_next[0];
          delayMatch_reg[1] <= delayMatch_reg_next[1];
        end
      end
    end

  assign Multiply3_out1_1 = delayMatch_reg[1];
  assign delayMatch_reg_next[0] = Multiply3_out1;
  assign delayMatch_reg_next[1] = delayMatch_reg[0];



  assign Add2_add_cast = {1'b0, Multiply2_out1_1[15:1]};
  assign Add2_add_cast_1 = {2'b0, Multiply3_out1_1[15:2]};
  assign Add2_out1 = Add2_add_cast + Add2_add_cast_1;


  always @(posedge clk)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_out1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Delay2_out1 <= Add2_out1;
        end
      end
    end


  assign Add1_add_cast = {Multiply1_out1_1[8:0], 7'b0000000};
  assign Add1_add_cast_1 = {1'b0, Delay2_out1[15:1]};
  assign Add1_add_temp = Add1_add_cast + Add1_add_cast_1;
  assign Add1_out1 = {Add1_add_temp[14:0], 1'b0};


  always @(posedge clk)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay3_out1 <= Add1_out1;
        end
      end
    end


  assign Add_add_cast = {5'b0, Multiply_out1_1[15:5]};
  assign Add_out1 = Add_add_cast + Delay3_out1;


  assign Out_LoD_o = Add_out1;

endmodule  // LoD_Odd

