{
  "module_name": "tegra186_dspk.c",
  "hash_id": "6bb11c3b79ae4fae4a8aa7c8bc9f9b3e7b60751052285bfb409129950f37468a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra186_dspk.c",
  "human_readable_source": "\n\n\n\n\n\n#include <linux/clk.h>\n#include <linux/device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_device.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <sound/core.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include \"tegra186_dspk.h\"\n#include \"tegra_cif.h\"\n\nstatic const struct reg_default tegra186_dspk_reg_defaults[] = {\n\t{ TEGRA186_DSPK_RX_INT_MASK, 0x00000007 },\n\t{ TEGRA186_DSPK_RX_CIF_CTRL, 0x00007700 },\n\t{ TEGRA186_DSPK_CG,\t     0x00000001 },\n\t{ TEGRA186_DSPK_CORE_CTRL,   0x00000310 },\n\t{ TEGRA186_DSPK_CODEC_CTRL,  0x03000000 },\n};\n\nstatic int tegra186_dspk_get_fifo_th(struct snd_kcontrol *kcontrol,\n\t\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\n\tucontrol->value.integer.value[0] = dspk->rx_fifo_th;\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_put_fifo_th(struct snd_kcontrol *kcontrol,\n\t\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\tint value = ucontrol->value.integer.value[0];\n\n\tif (value == dspk->rx_fifo_th)\n\t\treturn 0;\n\n\tdspk->rx_fifo_th = value;\n\n\treturn 1;\n}\n\nstatic int tegra186_dspk_get_osr_val(struct snd_kcontrol *kcontrol,\n\t\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\n\tucontrol->value.enumerated.item[0] = dspk->osr_val;\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_put_osr_val(struct snd_kcontrol *kcontrol,\n\t\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == dspk->osr_val)\n\t\treturn 0;\n\n\tdspk->osr_val = value;\n\n\treturn 1;\n}\n\nstatic int tegra186_dspk_get_pol_sel(struct snd_kcontrol *kcontrol,\n\t\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\n\tucontrol->value.enumerated.item[0] = dspk->lrsel;\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_put_pol_sel(struct snd_kcontrol *kcontrol,\n\t\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == dspk->lrsel)\n\t\treturn 0;\n\n\tdspk->lrsel = value;\n\n\treturn 1;\n}\n\nstatic int tegra186_dspk_get_ch_sel(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\n\tucontrol->value.enumerated.item[0] = dspk->ch_sel;\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_put_ch_sel(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == dspk->ch_sel)\n\t\treturn 0;\n\n\tdspk->ch_sel = value;\n\n\treturn 1;\n}\n\nstatic int tegra186_dspk_get_mono_to_stereo(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\n\tucontrol->value.enumerated.item[0] = dspk->mono_to_stereo;\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_put_mono_to_stereo(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == dspk->mono_to_stereo)\n\t\treturn 0;\n\n\tdspk->mono_to_stereo = value;\n\n\treturn 1;\n}\n\nstatic int tegra186_dspk_get_stereo_to_mono(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\n\tucontrol->value.enumerated.item[0] = dspk->stereo_to_mono;\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_put_stereo_to_mono(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *codec = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra186_dspk *dspk = snd_soc_component_get_drvdata(codec);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == dspk->stereo_to_mono)\n\t\treturn 0;\n\n\tdspk->stereo_to_mono = value;\n\n\treturn 1;\n}\n\nstatic int __maybe_unused tegra186_dspk_runtime_suspend(struct device *dev)\n{\n\tstruct tegra186_dspk *dspk = dev_get_drvdata(dev);\n\n\tregcache_cache_only(dspk->regmap, true);\n\tregcache_mark_dirty(dspk->regmap);\n\n\tclk_disable_unprepare(dspk->clk_dspk);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused tegra186_dspk_runtime_resume(struct device *dev)\n{\n\tstruct tegra186_dspk *dspk = dev_get_drvdata(dev);\n\tint err;\n\n\terr = clk_prepare_enable(dspk->clk_dspk);\n\tif (err) {\n\t\tdev_err(dev, \"failed to enable DSPK clock, err: %d\\n\", err);\n\t\treturn err;\n\t}\n\n\tregcache_cache_only(dspk->regmap, false);\n\tregcache_sync(dspk->regmap);\n\n\treturn 0;\n}\n\nstatic int tegra186_dspk_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t   struct snd_pcm_hw_params *params,\n\t\t\t\t   struct snd_soc_dai *dai)\n{\n\tstruct tegra186_dspk *dspk = snd_soc_dai_get_drvdata(dai);\n\tunsigned int channels, srate, dspk_clk;\n\tstruct device *dev = dai->dev;\n\tstruct tegra_cif_conf cif_conf;\n\tunsigned int max_th;\n\tint err;\n\n\tmemset(&cif_conf, 0, sizeof(struct tegra_cif_conf));\n\n\tchannels = params_channels(params);\n\tcif_conf.audio_ch = channels;\n\n\t \n\tswitch (dspk->ch_sel) {\n\tcase DSPK_CH_SELECT_LEFT:\n\tcase DSPK_CH_SELECT_RIGHT:\n\t\tcif_conf.client_ch = 1;\n\t\tbreak;\n\tcase DSPK_CH_SELECT_STEREO:\n\t\tcif_conf.client_ch = 2;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dev, \"Invalid DSPK client channels\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tcif_conf.client_bits = TEGRA_ACIF_BITS_24;\n\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tcif_conf.audio_bits = TEGRA_ACIF_BITS_16;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S32_LE:\n\t\tcif_conf.audio_bits = TEGRA_ACIF_BITS_32;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dev, \"unsupported format!\\n\");\n\t\treturn -EOPNOTSUPP;\n\t}\n\n\tsrate = params_rate(params);\n\n\t \n\tmax_th = (TEGRA186_DSPK_RX_FIFO_DEPTH / cif_conf.audio_ch) - 1;\n\n\tif (dspk->rx_fifo_th > max_th)\n\t\tdspk->rx_fifo_th = max_th;\n\n\tcif_conf.threshold = dspk->rx_fifo_th;\n\tcif_conf.mono_conv = dspk->mono_to_stereo;\n\tcif_conf.stereo_conv = dspk->stereo_to_mono;\n\n\ttegra_set_cif(dspk->regmap, TEGRA186_DSPK_RX_CIF_CTRL,\n\t\t      &cif_conf);\n\n\t \n\tdspk_clk = (DSPK_OSR_FACTOR << dspk->osr_val) * srate * DSPK_CLK_RATIO;\n\n\terr = clk_set_rate(dspk->clk_dspk, dspk_clk);\n\tif (err) {\n\t\tdev_err(dev, \"can't set DSPK clock rate %u, err: %d\\n\",\n\t\t\tdspk_clk, err);\n\n\t\treturn err;\n\t}\n\n\tregmap_update_bits(dspk->regmap,\n\t\t\t    \n\t\t\t   TEGRA186_DSPK_CORE_CTRL,\n\t\t\t    \n\t\t\t   TEGRA186_DSPK_OSR_MASK |\n\t\t\t   TEGRA186_DSPK_CHANNEL_SELECT_MASK |\n\t\t\t   TEGRA186_DSPK_CTRL_LRSEL_POLARITY_MASK,\n\t\t\t    \n\t\t\t   (dspk->osr_val << DSPK_OSR_SHIFT) |\n\t\t\t   ((dspk->ch_sel + 1) << CH_SEL_SHIFT) |\n\t\t\t   (dspk->lrsel << LRSEL_POL_SHIFT));\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops tegra186_dspk_dai_ops = {\n\t.hw_params\t= tegra186_dspk_hw_params,\n};\n\nstatic struct snd_soc_dai_driver tegra186_dspk_dais[] = {\n\t{\n\t    .name = \"DSPK-CIF\",\n\t    .playback = {\n\t\t.stream_name = \"CIF-Playback\",\n\t\t.channels_min = 1,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_48000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t   SNDRV_PCM_FMTBIT_S32_LE,\n\t    },\n\t},\n\t{\n\t    .name = \"DSPK-DAP\",\n\t    .playback = {\n\t\t.stream_name = \"DAP-Playback\",\n\t\t.channels_min = 1,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_48000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t   SNDRV_PCM_FMTBIT_S32_LE,\n\t    },\n\t    .ops = &tegra186_dspk_dai_ops,\n\t    .symmetric_rate = 1,\n\t},\n};\n\nstatic const struct snd_soc_dapm_widget tegra186_dspk_widgets[] = {\n\tSND_SOC_DAPM_AIF_IN(\"RX\", NULL, 0, TEGRA186_DSPK_ENABLE, 0, 0),\n\tSND_SOC_DAPM_SPK(\"SPK\", NULL),\n};\n\nstatic const struct snd_soc_dapm_route tegra186_dspk_routes[] = {\n\t{ \"XBAR-Playback\",\tNULL,\t\"XBAR-TX\" },\n\t{ \"CIF-Playback\",\tNULL,\t\"XBAR-Playback\" },\n\t{ \"RX\",\t\t\tNULL,\t\"CIF-Playback\" },\n\t{ \"DAP-Playback\",\tNULL,\t\"RX\" },\n\t{ \"SPK\",\t\tNULL,\t\"DAP-Playback\" },\n};\n\nstatic const char * const tegra186_dspk_ch_sel_text[] = {\n\t\"Left\", \"Right\", \"Stereo\",\n};\n\nstatic const struct soc_enum tegra186_dspk_ch_sel_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0, ARRAY_SIZE(tegra186_dspk_ch_sel_text),\n\t\t\ttegra186_dspk_ch_sel_text);\n\nstatic const char * const tegra186_dspk_osr_text[] = {\n\t\"OSR_32\", \"OSR_64\", \"OSR_128\", \"OSR_256\",\n};\n\nstatic const struct soc_enum tegra186_dspk_osr_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0, ARRAY_SIZE(tegra186_dspk_osr_text),\n\t\t\ttegra186_dspk_osr_text);\n\nstatic const char * const tegra186_dspk_lrsel_text[] = {\n\t\"Left\", \"Right\",\n};\n\nstatic const char * const tegra186_dspk_mono_conv_text[] = {\n\t\"Zero\", \"Copy\",\n};\n\nstatic const struct soc_enum tegra186_dspk_mono_conv_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0,\n\t\t\tARRAY_SIZE(tegra186_dspk_mono_conv_text),\n\t\t\ttegra186_dspk_mono_conv_text);\n\nstatic const char * const tegra186_dspk_stereo_conv_text[] = {\n\t\"CH0\", \"CH1\", \"AVG\",\n};\n\nstatic const struct soc_enum tegra186_dspk_stereo_conv_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0,\n\t\t\tARRAY_SIZE(tegra186_dspk_stereo_conv_text),\n\t\t\ttegra186_dspk_stereo_conv_text);\n\nstatic const struct soc_enum tegra186_dspk_lrsel_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0, ARRAY_SIZE(tegra186_dspk_lrsel_text),\n\t\t\ttegra186_dspk_lrsel_text);\n\nstatic const struct snd_kcontrol_new tegrat186_dspk_controls[] = {\n\tSOC_SINGLE_EXT(\"FIFO Threshold\", SND_SOC_NOPM, 0,\n\t\t       TEGRA186_DSPK_RX_FIFO_DEPTH - 1, 0,\n\t\t       tegra186_dspk_get_fifo_th, tegra186_dspk_put_fifo_th),\n\tSOC_ENUM_EXT(\"OSR Value\", tegra186_dspk_osr_enum,\n\t\t     tegra186_dspk_get_osr_val, tegra186_dspk_put_osr_val),\n\tSOC_ENUM_EXT(\"LR Polarity Select\", tegra186_dspk_lrsel_enum,\n\t\t     tegra186_dspk_get_pol_sel, tegra186_dspk_put_pol_sel),\n\tSOC_ENUM_EXT(\"Channel Select\", tegra186_dspk_ch_sel_enum,\n\t\t     tegra186_dspk_get_ch_sel, tegra186_dspk_put_ch_sel),\n\tSOC_ENUM_EXT(\"Mono To Stereo\", tegra186_dspk_mono_conv_enum,\n\t\t     tegra186_dspk_get_mono_to_stereo,\n\t\t     tegra186_dspk_put_mono_to_stereo),\n\tSOC_ENUM_EXT(\"Stereo To Mono\", tegra186_dspk_stereo_conv_enum,\n\t\t     tegra186_dspk_get_stereo_to_mono,\n\t\t     tegra186_dspk_put_stereo_to_mono),\n};\n\nstatic const struct snd_soc_component_driver tegra186_dspk_cmpnt = {\n\t.dapm_widgets = tegra186_dspk_widgets,\n\t.num_dapm_widgets = ARRAY_SIZE(tegra186_dspk_widgets),\n\t.dapm_routes = tegra186_dspk_routes,\n\t.num_dapm_routes = ARRAY_SIZE(tegra186_dspk_routes),\n\t.controls = tegrat186_dspk_controls,\n\t.num_controls = ARRAY_SIZE(tegrat186_dspk_controls),\n};\n\nstatic bool tegra186_dspk_wr_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA186_DSPK_RX_INT_MASK ... TEGRA186_DSPK_RX_CIF_CTRL:\n\tcase TEGRA186_DSPK_ENABLE ... TEGRA186_DSPK_CG:\n\tcase TEGRA186_DSPK_CORE_CTRL ... TEGRA186_DSPK_CODEC_CTRL:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra186_dspk_rd_reg(struct device *dev, unsigned int reg)\n{\n\tif (tegra186_dspk_wr_reg(dev, reg))\n\t\treturn true;\n\n\tswitch (reg) {\n\tcase TEGRA186_DSPK_RX_STATUS:\n\tcase TEGRA186_DSPK_RX_INT_STATUS:\n\tcase TEGRA186_DSPK_STATUS:\n\tcase TEGRA186_DSPK_INT_STATUS:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra186_dspk_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA186_DSPK_RX_STATUS:\n\tcase TEGRA186_DSPK_RX_INT_STATUS:\n\tcase TEGRA186_DSPK_STATUS:\n\tcase TEGRA186_DSPK_INT_STATUS:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config tegra186_dspk_regmap = {\n\t.reg_bits\t\t= 32,\n\t.reg_stride\t\t= 4,\n\t.val_bits\t\t= 32,\n\t.max_register\t\t= TEGRA186_DSPK_CODEC_CTRL,\n\t.writeable_reg\t\t= tegra186_dspk_wr_reg,\n\t.readable_reg\t\t= tegra186_dspk_rd_reg,\n\t.volatile_reg\t\t= tegra186_dspk_volatile_reg,\n\t.reg_defaults\t\t= tegra186_dspk_reg_defaults,\n\t.num_reg_defaults\t= ARRAY_SIZE(tegra186_dspk_reg_defaults),\n\t.cache_type\t\t= REGCACHE_FLAT,\n};\n\nstatic const struct of_device_id tegra186_dspk_of_match[] = {\n\t{ .compatible = \"nvidia,tegra186-dspk\" },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, tegra186_dspk_of_match);\n\nstatic int tegra186_dspk_platform_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct tegra186_dspk *dspk;\n\tvoid __iomem *regs;\n\tint err;\n\n\tdspk = devm_kzalloc(dev, sizeof(*dspk), GFP_KERNEL);\n\tif (!dspk)\n\t\treturn -ENOMEM;\n\n\tdspk->osr_val = DSPK_OSR_64;\n\tdspk->lrsel = DSPK_LRSEL_LEFT;\n\tdspk->ch_sel = DSPK_CH_SELECT_STEREO;\n\tdspk->mono_to_stereo = 0;  \n\n\tdev_set_drvdata(dev, dspk);\n\n\tdspk->clk_dspk = devm_clk_get(dev, \"dspk\");\n\tif (IS_ERR(dspk->clk_dspk)) {\n\t\tdev_err(dev, \"can't retrieve DSPK clock\\n\");\n\t\treturn PTR_ERR(dspk->clk_dspk);\n\t}\n\n\tregs = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(regs))\n\t\treturn PTR_ERR(regs);\n\n\tdspk->regmap = devm_regmap_init_mmio(dev, regs, &tegra186_dspk_regmap);\n\tif (IS_ERR(dspk->regmap)) {\n\t\tdev_err(dev, \"regmap init failed\\n\");\n\t\treturn PTR_ERR(dspk->regmap);\n\t}\n\n\tregcache_cache_only(dspk->regmap, true);\n\n\terr = devm_snd_soc_register_component(dev, &tegra186_dspk_cmpnt,\n\t\t\t\t\t      tegra186_dspk_dais,\n\t\t\t\t\t      ARRAY_SIZE(tegra186_dspk_dais));\n\tif (err) {\n\t\tdev_err(dev, \"can't register DSPK component, err: %d\\n\",\n\t\t\terr);\n\t\treturn err;\n\t}\n\n\tpm_runtime_enable(dev);\n\n\treturn 0;\n}\n\nstatic void tegra186_dspk_platform_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n}\n\nstatic const struct dev_pm_ops tegra186_dspk_pm_ops = {\n\tSET_RUNTIME_PM_OPS(tegra186_dspk_runtime_suspend,\n\t\t\t   tegra186_dspk_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic struct platform_driver tegra186_dspk_driver = {\n\t.driver = {\n\t\t.name = \"tegra186-dspk\",\n\t\t.of_match_table = tegra186_dspk_of_match,\n\t\t.pm = &tegra186_dspk_pm_ops,\n\t},\n\t.probe = tegra186_dspk_platform_probe,\n\t.remove_new = tegra186_dspk_platform_remove,\n};\nmodule_platform_driver(tegra186_dspk_driver);\n\nMODULE_AUTHOR(\"Mohan Kumar <mkumard@nvidia.com>\");\nMODULE_AUTHOR(\"Sameer Pujar <spujar@nvidia.com>\");\nMODULE_DESCRIPTION(\"Tegra186 ASoC DSPK driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}