#===========================================================================
#                                 bcm.rinit
#
#  DESCRIPTION:
#    This file contains general BCM settings.
#
#  Copyright (c) 2023 QUALCOMM Technologies, Inc. (QTI). All Rights Reserved.
#  QUALCOMM Proprietary.  Export of this technology or software is regulated 
#  by the U.S. Government. Diversion contrary to U.S. law prohibited.
#===========================================================================
module : { name = RPMH_BCM_BCM_ND_CFG, group = BCM }
regs:
  RPMH_BCM_ND_CFG_NDd[0] =  { .CLOCK_DOMAIN_ID = 0x0 }
  RPMH_BCM_ND_CFG_NDd[1] =  { .CLOCK_DOMAIN_ID = 0x1 }
  RPMH_BCM_ND_CFG_NDd[2] =  { .CLOCK_DOMAIN_ID = 0x1 }
  RPMH_BCM_ND_CFG_NDd[3] =  { .CLOCK_DOMAIN_ID = 0x1 }
  RPMH_BCM_ND_CFG_NDd[4] =  { .CLOCK_DOMAIN_ID = 0x3 }
  RPMH_BCM_ND_CFG_NDd[5] =  { .CLOCK_DOMAIN_ID = 0x3 }
  RPMH_BCM_ND_CFG_NDd[6] =  { .CLOCK_DOMAIN_ID = 0x3 }
  RPMH_BCM_ND_CFG_NDd[7] =  { .CLOCK_DOMAIN_ID = 0x3 }
  RPMH_BCM_ND_CFG_NDd[8] =  { .CLOCK_DOMAIN_ID = 0x3 }
  RPMH_BCM_ND_CFG_NDd[9] =  { .CLOCK_DOMAIN_ID = 0x3 }
  RPMH_BCM_ND_CFG_NDd[10] = { .CLOCK_DOMAIN_ID = 0x4 }
  RPMH_BCM_ND_CFG_NDd[11] = { .CLOCK_DOMAIN_ID = 0x4 }
  RPMH_BCM_ND_CFG_NDd[12] = { .CLOCK_DOMAIN_ID = 0x5 }
  RPMH_BCM_ND_CFG_NDd[13] = { .CLOCK_DOMAIN_ID = 0x6 }
  RPMH_BCM_ND_CFG_NDd[14] = { .CLOCK_DOMAIN_ID = 0x7 }
  RPMH_BCM_ND_CFG_NDd[15] = { .CLOCK_DOMAIN_ID = 0x8 }
  RPMH_BCM_ND_CFG_NDd[16] = { .CLOCK_DOMAIN_ID = 0x8 }
  RPMH_BCM_ND_CFG_NDd[17] = { .CLOCK_DOMAIN_ID = 0x9 }
  RPMH_BCM_ND_CFG_NDd[18] = { .CLOCK_DOMAIN_ID = 0xA }
  RPMH_BCM_ND_CFG_NDd[19] = { .CLOCK_DOMAIN_ID = 0xB }
  RPMH_BCM_ND_CFG_NDd[22] = { .CLOCK_DOMAIN_ID = 0x0 }
  RPMH_BCM_ND_CFG_NDd[23] = { .CLOCK_DOMAIN_ID = 0x1 }
  RPMH_BCM_ND_CFG_NDd[24] = { .CLOCK_DOMAIN_ID = 0x5 }
  RPMH_BCM_ND_CFG_NDd[26] = { .CLOCK_DOMAIN_ID = 0xC }
  RPMH_BCM_ND_CFG_NDd[27] = { .CLOCK_DOMAIN_ID = 0x0 }
  RPMH_BCM_ND_CFG_NDd[28] = { .CLOCK_DOMAIN_ID = 0x1 }
  RPMH_BCM_ND_CFG_NDd[29] = { .CLOCK_DOMAIN_ID = 0x0 }
  RPMH_BCM_ND_CFG_NDd[30] = { .CLOCK_DOMAIN_ID = 0x1 }
  RPMH_BCM_ND_CFG_NDd[31] = { .CLOCK_DOMAIN_ID = 0x0 }

  RPMH_BCM_SCALAR_FORMAT = 0x8
  RPMH_BCM_ND_CFG_NDd_SCALARef[0,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[1,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[2,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[3,] = [0x883, 0x67B]
  RPMH_BCM_ND_CFG_NDd_SCALARef[4,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[5,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[6,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[7,] = [0x541, 0x400]
  RPMH_BCM_ND_CFG_NDd_SCALARef[8,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[9,] = [0x541, 0x400]
  RPMH_BCM_ND_CFG_NDd_SCALARef[10,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[11,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[12,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[13,] = [0x100, 0x0]
  RPMH_BCM_ND_CFG_NDd_SCALARef[14,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[15,] = [0x100, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[16,] = [0x100, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[17,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[18,] = [0x151, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[19,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[22,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[23,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[24,] = [0x0, 0x562]
  RPMH_BCM_ND_CFG_NDd_SCALARef[26,] = [0x0, 0x100]
  RPMH_BCM_ND_CFG_NDd_SCALARef[27,] = [0x100, 0x0]
  RPMH_BCM_ND_CFG_NDd_SCALARef[28,] = [0x100, 0x0]
  RPMH_BCM_ND_CFG_NDd_SCALARef[29,] = [0x100, 0x0]
  RPMH_BCM_ND_CFG_NDd_SCALARef[30,] = [0x100, 0x0]
  RPMH_BCM_ND_CFG_NDd_SCALARef[31,] = [0x100, 0x0]

  RPMH_BCM_SND_CFG_SNDs[0] = 0x0
  RPMH_BCM_SND_CFG_SNDs[1] = 0x1
  RPMH_BCM_SND_CFG_SNDs[2] = 0x0
  RPMH_BCM_SND_CFG_SNDs[3] = 0x1
  RPMH_BCM_SND_CFG_SNDs[4] = 0x0

  SND_LUT_SNDs_COLc[0,] = [0, 16383, 16383, 16383] # 450 ns
  SND_LUT_SNDs_COLc[1,] = [0, 16383, 16383, 16383] # 450 ns
  SND_LUT_SNDs_COLc[2,] = [0, 500, 600, 1000] # 400 ns, 500 ns, 600 ns, 1000 ns
  SND_LUT_SNDs_COLc[3,] = [0, 16383, 16383, 16383] # 450 ns

  SND_LUT_SND0_COLc_CPn = 
    [
      [0x0000, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
    ]
  SND_LUT_SND1_COLc_CPn = 
    [
      [0x0000, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
    ]
  SND_LUT_SND2_COLc_CPn = 
    [
      [0x0000, 0x0000, 0x0000, 0x0000, 0x02B0, 0x0702, 0x0753, 0x0E56, 0x1406, 0x1993, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x0000, 0x0000, 0x0000, 0x04B5, 0x0773, 0x09D2, 0x0C08, 0x14F5, 0x1A99, 0x2093, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x0000, 0x0000, 0x03F4, 0x062C, 0x0C36, 0x0CA3, 0x10BC, 0x1B94, 0x212C, 0x287D, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x0000, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
    ]
  SND_LUT_SND3_COLc_CPn = 
    [
      [0x0000, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
    ]

# Default config for SND 4
module : { name = RPMH_BCM_BCM_ND_CFG, group = BCM_SND_DEFAULT }
regs:
  SND_LUT_SNDs_COLc[4,] = [0, 16383, 16383, 16383] # 1 ns

  SND_LUT_SND4_COLc_CPn = 
    [
      [0x0000, 0x01E8, 0x0684, 0x083B, 0x1284, 0x124F, 0x166D, 0x1D51, 0x223F, 0x27E9, 0x2D42, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
    ]

# Alt config for SND 4: LP5DR
module : { name = RPMH_BCM_BCM_ND_CFG, group = BCM_SND_LP5DR }
regs:
  SND_LUT_SNDs_COLc[4,] = [0, 16383, 16383, 16383] # 1 ns

  SND_LUT_SND4_COLc_CPn = 
    [
      [0x0000, 0x01E8, 0x0684, 0x083B, 0x1284, 0x118C, 0x157D, 0x1A0F, 0x1E5B, 0x231C, 0x283B, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
      [0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF],
    ]

module : { name = RPMH_BCM_BCM_CD_CFG, group = BCM }
vars:
  acv_alc_th = [0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7, 0x8, 0x9, 0xA, 0xB, 0xC, 0xD, 0xE, 0xF]

regs:
  RPMH_BCM_CD_CFG_CDm[0] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[1] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[3] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[4] = { .PC_TH = 0x0 }
  RPMH_BCM_CD_CFG_CDm[5] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[6] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[7] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[8] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[9] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[10] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[11] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_CDm[12] = { .PC_TH = 0x1 }
  RPMH_BCM_CD_CFG_ENABLE_CDm = [0x1, 0x1, 0x0, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1]

  RPMH_BCM_CD_TH_CD11_CPn = acv_alc_th
  RPMH_BCM_CD_TH_CD12_CPn = acv_alc_th

module : { name = RPMH_BCM_BCM_CFG, group = BCM }
regs:
  RPMH_BCM_BCM_CFG_SLV_ID_FOR_RESP = 0x5
# Hand edit DRV addressses
  RPMH_BCM_BCM_CFG_DRV_ID_FOR_ARC_VOTE = 0x1D
  RPMH_BCM_BCM_CFG_DRV_ID_FOR_VRM_VOTE = 0x1D
  RPMH_BCM_BCM_CFG_DRVr = [0x200000, 0x210000, 0x220000, 0x230000,
                           0x240000, 0x250000, 0x260000, 0x270000,
                           0x280000, 0x290000, 0x2A0000, 0x2B0000,
                           0x2C0000, 0x2D0000, 0x2E0000, 0x2F0000,
                           0x300000, 0x310000, 0x320000, 0x330000,
                           0x340000, 0x350000, 0x360000, 0x370000]

module : { name = RPMH_BCM_BCM_TCS_CFG, group = BCM, import = arc_export }
regs:
  RPMH_BCM_TCS_CFG_CDm[0] = 0x1
  RPMH_BCM_TCS_CFG_CDm[11] = 0x10001
  RPMH_BCM_TCS_CFG_CDm[12] = 0x10001
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[0,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x0,
    .OFFSET                 = DDR_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[11,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 11,
    .OFFSET                 = DDR_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[12,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 12,
    .OFFSET                 = DDR_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[0]  = { .CMD0_DATA = 0x0 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[1]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[2]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[3]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[4]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[5]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[6]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[7]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[8]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[9]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[10] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[11] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[12] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[13] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[14] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD0_CPn[15] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[0]  = { .CMD0_DATA = 0x0 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[1]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[2]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[3]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[4]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[5]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[6]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[7]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[8]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[9]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[10] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[11] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[12] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[13] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[14] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD11_CPn[15] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[0]  = { .CMD0_DATA = 0x0 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[1]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[2]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[3]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[4]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[5]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[6]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[7]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[8]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[9]  = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[10] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[11] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[12] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[13] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[14] = { .CMD0_DATA = 0x3 }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD12_CPn[15] = { .CMD0_DATA = 0x3 }

# STARC for Palwan_SST (LP5): 2023_09_29
module : { name = RPMH_BCM_BCM_STARC, group = BCM_STARC_0 }
regs:
  RPMH_BCM_SST_VCDvc_SSss = 
    [
      # VCD0
      [ 0,  1,  1,  2,  2,  3,  4,  5,  3,  4,  5,  6,  4,  6,  5,  6,  7,  8,  7,  8,  9,  8,  9, 10, 10, 10, 10, 10, 10, 10, 10, 10],
      # VCD1
      [ 0,  1,  2,  2,  3,  3,  3,  3,  4,  4,  4,  4,  3,  4,  5,  5,  5,  5,  6,  6,  6,  7,  7,  7,  7,  7,  7,  7,  7,  7,  7,  7],
      # VCD2
      [ 0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0],
      # VCD3
      [ 0,  1,  2,  2,  3,  3,  3,  3,  3,  3,  3,  3,  4,  4,  4,  4,  4,  4,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5],
      # VCD4
      [ 0,  1,  2,  2,  3,  3,  3,  3,  4,  4,  4,  4,  5,  5,  5,  5,  5,  5,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6],
      # VCD5
      [ 0,  1,  2,  2,  3,  3,  3,  3,  3,  3,  3,  3,  3,  3,  4,  4,  4,  4,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5],
      # VCD6
      [ 0,  1,  1,  1,  2,  2,  2,  2,  2,  2,  2,  2,  3,  3,  3,  3,  3,  3,  4,  4,  4,  4,  4,  4,  4,  4,  4,  4,  4,  4,  4,  4],
      # VCD7
      [ 0,  1,  1,  1,  2,  2,  2,  3,  3,  3,  3,  3,  4,  4,  4,  4,  4,  4,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5],
      # VCD8
      [ 0,  1,  3,  3,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6,  6],
      # VCD9
      [ 0,  1,  2,  2,  3,  3,  3,  4,  4,  4,  4,  4,  3,  4,  5,  5,  5,  5,  6,  6,  6,  7,  7,  7,  7,  7,  7,  7,  7,  7,  7,  7],
      # VCD10
      [ 0,  1,  1,  1,  1,  1,  1,  1,  1,  1,  1,  1,  1,  1,  4,  4,  4,  4,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5,  5],
    ]
  RPMH_BCM_STARC_SYSTEM_STATE = 0xff000000
  RPMH_BCM_STARC_CTRL = { .STARC_EN = 1, .STARC_EN_PER_VCD = 0x2bb }

module : { name = RPMH_BCM_BCM_CD_CFG, group = BCM_STARC_0 }
regs:
  RPMH_BCM_CD_TH_CD0_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD0_CPn[1] = 0x2F9
  RPMH_BCM_CD_TH_CD0_CPn[2] = 0x824
  RPMH_BCM_CD_TH_CD0_CPn[3] = 0xB6D
  RPMH_BCM_CD_TH_CD0_CPn[4] = 0x1724
  RPMH_BCM_CD_TH_CD0_CPn[5] = 0x196D
  RPMH_BCM_CD_TH_CD0_CPn[6] = 0x1F24
  RPMH_BCM_CD_TH_CD0_CPn[7] = 0x28B6
  RPMH_BCM_CD_TH_CD0_CPn[8] = 0x2F6D
  RPMH_BCM_CD_TH_CD0_CPn[9] = 0x36DB
  RPMH_BCM_CD_TH_CD0_CPn[10] = 0x3FFF
  RPMH_BCM_CD_TH_CD0_CPn[11] = 0x3FFF
  RPMH_BCM_CD_TH_CD0_CPn[12] = 0x3FFF
  RPMH_BCM_CD_TH_CD0_CPn[13] = 0x3FFF
  RPMH_BCM_CD_TH_CD0_CPn[14] = 0x3FFF

