
nvm_test.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	4b14      	ldr	r3, [pc, #80]	; (58 <init+0x54>)
   6:	b570      	push	{r4, r5, r6, lr}
   8:	447b      	add	r3, pc
   a:	4d12      	ldr	r5, [pc, #72]	; (54 <init+0x50>)
   c:	681b      	ldr	r3, [r3, #0]
   e:	f8d5 3354 	ldr.w	r3, [r5, #852]	; 0x354
  12:	4606      	mov	r6, r0
  14:	4798      	blx	r3
  16:	b920      	cbnz	r0, 22 <init+0x1e>
  18:	4810      	ldr	r0, [pc, #64]	; (5c <init+0x58>)
  1a:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
  1e:	4478      	add	r0, pc
  20:	4798      	blx	r3
  22:	f8d5 30b8 	ldr.w	r3, [r5, #184]	; 0xb8
  26:	2008      	movs	r0, #8
  28:	4798      	blx	r3
  2a:	2300      	movs	r3, #0
  2c:	6003      	str	r3, [r0, #0]
  2e:	6043      	str	r3, [r0, #4]
  30:	4b0b      	ldr	r3, [pc, #44]	; (60 <init+0x5c>)
  32:	4a0c      	ldr	r2, [pc, #48]	; (64 <init+0x60>)
  34:	447b      	add	r3, pc
  36:	e9c6 3000 	strd	r3, r0, [r6]
  3a:	4604      	mov	r4, r0
  3c:	4603      	mov	r3, r0
  3e:	480a      	ldr	r0, [pc, #40]	; (68 <init+0x64>)
  40:	f8d5 50c0 	ldr.w	r5, [r5, #192]	; 0xc0
  44:	447a      	add	r2, pc
  46:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4a:	4478      	add	r0, pc
  4c:	47a8      	blx	r5
  4e:	6020      	str	r0, [r4, #0]
  50:	2001      	movs	r0, #1
  52:	bd70      	pop	{r4, r5, r6, pc}
  54:	1000f800 	andne	pc, r0, r0, lsl #16
  58:	fffffff4 			; <UNDEFINED> instruction: 0xfffffff4
  5c:	0000013e 	andeq	r0, r0, lr, lsr r1
  60:	00000169 	andeq	r0, r0, r9, ror #2
  64:	00000126 	andeq	r0, r0, r6, lsr #2
  68:	0000022f 	andeq	r0, r0, pc, lsr #4

Disassembly of section .bss.d.0:

0000006c <d.0>:
  6c:	00000000 	andeq	r0, r0, r0

Disassembly of section .text:

00000070 <.text>:
  70:	00006425 	andeq	r6, r0, r5, lsr #8
	...
  80:	616f6c46 	cmnvs	pc, r6, asr #24
  84:	70412074 	subvc	r2, r1, r4, ror r0
  88:	65542070 	ldrbvs	r2, [r4, #-112]	; 0xffffff90
  8c:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
  90:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
	...
  a0:	67617355 			; <UNDEFINED> instruction: 0x67617355
  a4:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
  a8:	695b2073 	ldmdbvs	fp, {r0, r1, r4, r5, r6, sp}^
  ac:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
  b0:	0a5d7265 	beq	175ca4c <terminal_read_nvm+0x175c744>
	...
  c0:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
  c4:	63207365 			; <UNDEFINED> instruction: 0x63207365
  c8:	65746e6f 	ldrbvs	r6, [r4, #-3695]!	; 0xfffff191
  cc:	6f20746e 	svcvs	0x0020746e
  d0:	65732066 	ldrbvs	r2, [r3, #-102]!	; 0xffffff9a
  d4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  d8:	6f203820 	svcvs	0x00203820
  dc:	564e2066 	strbpl	r2, [lr], -r6, rrx
  e0:	77002e4d 	strvc	r2, [r0, -sp, asr #28]
  e4:	5f657069 	svcpl	0x00657069
  e8:	006d766e 	rsbeq	r7, sp, lr, ror #12
  ec:	005d645b 	subseq	r6, sp, fp, asr r4
  f0:	65707041 	ldrbvs	r7, [r0, #-65]!	; 0xffffffbf
  f4:	2073646e 	rsbscs	r6, r3, lr, ror #8
  f8:	20656e6f 	rsbcs	r6, r5, pc, ror #28
  fc:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 100:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 104:	2e4d564e 	cdpcs	6, 4, cr5, cr13, cr14, {2}
 108:	69727700 	ldmdbvs	r2!, {r8, r9, sl, ip, sp, lr}^
 10c:	6e5f6574 	mrcvs	5, 2, r6, cr15, cr4, {3}
 110:	52006d76 	andpl	r6, r0, #7552	; 0x1d80
 114:	73646165 	cmnvc	r4, #1073741849	; 0x40000019
 118:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xfffff0e0
 11c:	65206420 	strvs	r6, [r0, #-1056]!	; 0xfffffbe0
 120:	6972746e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
 124:	66207365 	strtvs	r7, [r0], -r5, ror #6
 128:	206d6f72 	rsbcs	r6, sp, r2, ror pc
 12c:	20656874 	rsbcs	r6, r5, r4, ror r8
 130:	20646e65 	rsbcs	r6, r4, r5, ror #28
 134:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
 138:	4e206568 	cfsh64mi	mvdx6, mvdx0, #56
 13c:	72204d56 	eorvc	r4, r0, #5504	; 0x1580
 140:	6f696765 	svcvs	0x00696765
 144:	72002e6e 	andvc	r2, r0, #1760	; 0x6e0
 148:	5f646165 	svcpl	0x00646165
 14c:	006d766e 	rsbeq	r7, sp, lr, ror #12
 150:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
 154:	64252079 	strtvs	r2, [r5], #-121	; 0xffffff87
 158:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xfffff2e0
 15c:	00000a64 	andeq	r0, r0, r4, ror #20
 160:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 164:	6d766e20 	ldclvs	14, cr6, [r6, #-128]!	; 0xffffff80
 168:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
 16c:	766e000a 	strbtvc	r0, [lr], -sl
 170:	7365746d 	cmnvc	r5, #1828716544	; 0x6d000000
 174:	614d2074 	hvcvs	53764	; 0xd204
 178:	Address 0x0000000000000178 is out of bounds.


Disassembly of section .text.terminal_wipe_nvm:

0000017c <terminal_wipe_nvm>:
 17c:	b510      	push	{r4, lr}
 17e:	4c06      	ldr	r4, [pc, #24]	; (198 <terminal_wipe_nvm+0x1c>)
 180:	f8d4 3360 	ldr.w	r3, [r4, #864]	; 0x360
 184:	4798      	blx	r3
 186:	4601      	mov	r1, r0
 188:	4804      	ldr	r0, [pc, #16]	; (19c <terminal_wipe_nvm+0x20>)
 18a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 18e:	4478      	add	r0, pc
 190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 194:	4718      	bx	r3
 196:	bf00      	nop
 198:	1000f800 	andne	pc, r0, r0, lsl #16
 19c:	fffffede 			; <UNDEFINED> instruction: 0xfffffede

Disassembly of section .text.stop:

000001a0 <stop>:
 1a0:	b570      	push	{r4, r5, r6, lr}
 1a2:	4c10      	ldr	r4, [pc, #64]	; (1e4 <stop+0x44>)
 1a4:	4605      	mov	r5, r0
 1a6:	f8d4 3320 	ldr.w	r3, [r4, #800]	; 0x320
 1aa:	2000      	movs	r0, #0
 1ac:	4798      	blx	r3
 1ae:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 1b2:	2000      	movs	r0, #0
 1b4:	4798      	blx	r3
 1b6:	f8d4 32dc 	ldr.w	r3, [r4, #732]	; 0x2dc
 1ba:	4798      	blx	r3
 1bc:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 1c0:	6828      	ldr	r0, [r5, #0]
 1c2:	4798      	blx	r3
 1c4:	f8d4 3354 	ldr.w	r3, [r4, #852]	; 0x354
 1c8:	4798      	blx	r3
 1ca:	b920      	cbnz	r0, 1d6 <stop+0x36>
 1cc:	4806      	ldr	r0, [pc, #24]	; (1e8 <stop+0x48>)
 1ce:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 1d2:	4478      	add	r0, pc
 1d4:	4798      	blx	r3
 1d6:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 1da:	4628      	mov	r0, r5
 1dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 1e0:	4718      	bx	r3
 1e2:	bf00      	nop
 1e4:	1000f800 	andne	pc, r0, r0, lsl #16
 1e8:	fffffeaa 			; <UNDEFINED> instruction: 0xfffffeaa

Disassembly of section .text.terminal_write_nvm:

000001ec <terminal_write_nvm>:
 1ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 1f0:	460e      	mov	r6, r1
 1f2:	4614      	mov	r4, r2
 1f4:	b12a      	cbz	r2, 202 <terminal_write_nvm+0x16>
 1f6:	4b1e      	ldr	r3, [pc, #120]	; (270 <terminal_write_nvm+0x84>)
 1f8:	447b      	add	r3, pc
 1fa:	601a      	str	r2, [r3, #0]
 1fc:	b003      	add	sp, #12
 1fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 202:	2801      	cmp	r0, #1
 204:	dd27      	ble.n	256 <terminal_write_nvm+0x6a>
 206:	f8df 806c 	ldr.w	r8, [pc, #108]	; 274 <terminal_write_nvm+0x88>
 20a:	4f18      	ldr	r7, [pc, #96]	; (26c <terminal_write_nvm+0x80>)
 20c:	f88d 2007 	strb.w	r2, [sp, #7]
 210:	1e45      	subs	r5, r0, #1
 212:	44f8      	add	r8, pc
 214:	6871      	ldr	r1, [r6, #4]
 216:	2300      	movs	r3, #0
 218:	3901      	subs	r1, #1
 21a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 21e:	b992      	cbnz	r2, 246 <terminal_write_nvm+0x5a>
 220:	f88d 3007 	strb.w	r3, [sp, #7]
 224:	f8d8 3000 	ldr.w	r3, [r8]
 228:	f8d7 935c 	ldr.w	r9, [r7, #860]	; 0x35c
 22c:	685a      	ldr	r2, [r3, #4]
 22e:	1c51      	adds	r1, r2, #1
 230:	6059      	str	r1, [r3, #4]
 232:	f10d 0007 	add.w	r0, sp, #7
 236:	2101      	movs	r1, #1
 238:	47c8      	blx	r9
 23a:	2800      	cmp	r0, #0
 23c:	d0de      	beq.n	1fc <terminal_write_nvm+0x10>
 23e:	3401      	adds	r4, #1
 240:	42a5      	cmp	r5, r4
 242:	dce7      	bgt.n	214 <terminal_write_nvm+0x28>
 244:	e7da      	b.n	1fc <terminal_write_nvm+0x10>
 246:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 24a:	3a30      	subs	r2, #48	; 0x30
 24c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 250:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 254:	e7e1      	b.n	21a <terminal_write_nvm+0x2e>
 256:	4b05      	ldr	r3, [pc, #20]	; (26c <terminal_write_nvm+0x80>)
 258:	4807      	ldr	r0, [pc, #28]	; (278 <terminal_write_nvm+0x8c>)
 25a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 25e:	6809      	ldr	r1, [r1, #0]
 260:	4478      	add	r0, pc
 262:	b003      	add	sp, #12
 264:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 268:	4718      	bx	r3
 26a:	bf00      	nop
 26c:	1000f800 	andne	pc, r0, r0, lsl #16
 270:	fffffe70 			; <UNDEFINED> instruction: 0xfffffe70
 274:	fffffe56 			; <UNDEFINED> instruction: 0xfffffe56
 278:	fffffe3c 			; <UNDEFINED> instruction: 0xfffffe3c

Disassembly of section .text.nvm_test_thd:

0000027c <nvm_test_thd>:
 27c:	b570      	push	{r4, r5, r6, lr}
 27e:	4b17      	ldr	r3, [pc, #92]	; (2dc <nvm_test_thd+0x60>)
 280:	4c15      	ldr	r4, [pc, #84]	; (2d8 <nvm_test_thd+0x5c>)
 282:	4a17      	ldr	r2, [pc, #92]	; (2e0 <nvm_test_thd+0x64>)
 284:	4917      	ldr	r1, [pc, #92]	; (2e4 <nvm_test_thd+0x68>)
 286:	4818      	ldr	r0, [pc, #96]	; (2e8 <nvm_test_thd+0x6c>)
 288:	f8d4 52ac 	ldr.w	r5, [r4, #684]	; 0x2ac
 28c:	447b      	add	r3, pc
 28e:	447a      	add	r2, pc
 290:	4479      	add	r1, pc
 292:	4478      	add	r0, pc
 294:	47a8      	blx	r5
 296:	4d15      	ldr	r5, [pc, #84]	; (2ec <nvm_test_thd+0x70>)
 298:	4b15      	ldr	r3, [pc, #84]	; (2f0 <nvm_test_thd+0x74>)
 29a:	4916      	ldr	r1, [pc, #88]	; (2f4 <nvm_test_thd+0x78>)
 29c:	4816      	ldr	r0, [pc, #88]	; (2f8 <nvm_test_thd+0x7c>)
 29e:	f8d4 62ac 	ldr.w	r6, [r4, #684]	; 0x2ac
 2a2:	447d      	add	r5, pc
 2a4:	447b      	add	r3, pc
 2a6:	462a      	mov	r2, r5
 2a8:	4479      	add	r1, pc
 2aa:	4478      	add	r0, pc
 2ac:	47b0      	blx	r6
 2ae:	4b13      	ldr	r3, [pc, #76]	; (2fc <nvm_test_thd+0x80>)
 2b0:	4913      	ldr	r1, [pc, #76]	; (300 <nvm_test_thd+0x84>)
 2b2:	4814      	ldr	r0, [pc, #80]	; (304 <nvm_test_thd+0x88>)
 2b4:	f8d4 62ac 	ldr.w	r6, [r4, #684]	; 0x2ac
 2b8:	447b      	add	r3, pc
 2ba:	462a      	mov	r2, r5
 2bc:	4479      	add	r1, pc
 2be:	4478      	add	r0, pc
 2c0:	47b0      	blx	r6
 2c2:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 2c6:	4798      	blx	r3
 2c8:	b100      	cbz	r0, 2cc <nvm_test_thd+0x50>
 2ca:	bd70      	pop	{r4, r5, r6, pc}
 2cc:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 2d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 2d4:	4798      	blx	r3
 2d6:	e7f4      	b.n	2c2 <nvm_test_thd+0x46>
 2d8:	1000f800 	andne	pc, r0, r0, lsl #16
 2dc:	fffffeed 			; <UNDEFINED> instruction: 0xfffffeed
 2e0:	fffffe22 			; <UNDEFINED> instruction: 0xfffffe22
 2e4:	fffffe2c 			; <UNDEFINED> instruction: 0xfffffe2c
 2e8:	fffffe4d 			; <UNDEFINED> instruction: 0xfffffe4d
 2ec:	fffffe46 			; <UNDEFINED> instruction: 0xfffffe46
 2f0:	ffffff45 			; <UNDEFINED> instruction: 0xffffff45
 2f4:	fffffe44 			; <UNDEFINED> instruction: 0xfffffe44
 2f8:	fffffe5b 			; <UNDEFINED> instruction: 0xfffffe5b
 2fc:	0000004d 	andeq	r0, r0, sp, asr #32
 300:	fffffe53 			; <UNDEFINED> instruction: 0xfffffe53
 304:	fffffe85 			; <UNDEFINED> instruction: 0xfffffe85

Disassembly of section .text.terminal_read_nvm:

00000308 <terminal_read_nvm>:
 308:	2802      	cmp	r0, #2
 30a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 30e:	d12d      	bne.n	36c <terminal_read_nvm+0x64>
 310:	684a      	ldr	r2, [r1, #4]
 312:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 316:	442a      	add	r2, r5
 318:	2300      	movs	r3, #0
 31a:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 31e:	b9ec      	cbnz	r4, 35c <terminal_read_nvm+0x54>
 320:	f363 0507 	bfi	r5, r3, #0, #8
 324:	2d00      	cmp	r5, #0
 326:	dd17      	ble.n	358 <terminal_read_nvm+0x50>
 328:	4f15      	ldr	r7, [pc, #84]	; (380 <terminal_read_nvm+0x78>)
 32a:	4628      	mov	r0, r5
 32c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 330:	4798      	blx	r3
 332:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 336:	4622      	mov	r2, r4
 338:	4629      	mov	r1, r5
 33a:	4606      	mov	r6, r0
 33c:	4798      	blx	r3
 33e:	b158      	cbz	r0, 358 <terminal_read_nvm+0x50>
 340:	f8df 8040 	ldr.w	r8, [pc, #64]	; 384 <terminal_read_nvm+0x7c>
 344:	44f8      	add	r8, pc
 346:	5d32      	ldrb	r2, [r6, r4]
 348:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 34c:	4621      	mov	r1, r4
 34e:	4640      	mov	r0, r8
 350:	3401      	adds	r4, #1
 352:	4798      	blx	r3
 354:	42a5      	cmp	r5, r4
 356:	d1f6      	bne.n	346 <terminal_read_nvm+0x3e>
 358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 35c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 360:	3c30      	subs	r4, #48	; 0x30
 362:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 366:	f004 03ff 	and.w	r3, r4, #255	; 0xff
 36a:	e7d6      	b.n	31a <terminal_read_nvm+0x12>
 36c:	4b04      	ldr	r3, [pc, #16]	; (380 <terminal_read_nvm+0x78>)
 36e:	4806      	ldr	r0, [pc, #24]	; (388 <terminal_read_nvm+0x80>)
 370:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 374:	6809      	ldr	r1, [r1, #0]
 376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 37a:	4478      	add	r0, pc
 37c:	4718      	bx	r3
 37e:	bf00      	nop
 380:	1000f800 	andne	pc, r0, r0, lsl #16
 384:	fffffe08 			; <UNDEFINED> instruction: 0xfffffe08
 388:	fffffd22 			; <UNDEFINED> instruction: 0xfffffd22

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <terminal_read_nvm+0x10d0a1c>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	52206863 	eorpl	r6, r0, #6488064	; 0x630000
   c:	736f7065 	cmnvc	pc, #101	; 0x65
  10:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
  14:	31202979 			; <UNDEFINED> instruction: 0x31202979
  18:	2e322e32 	mrccs	14, 1, r2, cr2, cr2, {1}
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.

