.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000010110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000000000000110110
000000000000011100
001101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001111000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000001110000110110
000000000000010100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000001000010
000101010000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000011000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000001111000000000
010000001000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011100001
000000000011110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010001010000000000
010000001000000000
000000000000000000
000000000000000001
000000000000000000
000000110000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
101000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000001111100111101011111000000001
000000000000001111000100001001010000000000
111000000000000011100111111111011010000000
000000000000000000000111111101110000000000
110100000001000111000110111101011000000001
010000000000100000100110110111110000000000
000000000000000011000111111101001100100000
000000000000000001000111100001010000000000
000000000000000111100000001101111000000010
000000000000000000000010001011010000000000
000000000000000001000000010101001100000010
000000000000000001000011010011110000000000
000000000000000000000010000001011000001000
000000000000000000000000000001010000000000
110000000001010111000000000101101100000010
010000000000100000000000001001010000000000

.logic_tile 4 1
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001001000000000000000000
101000000000000000000000001111011110000000000000000000
000000000000000000000000000111011111011010010000000001
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111001101100000110000110000000000
000001000000000000000100001011101110001111000000000000
000000000000001000000000000000001111001100110000000000
000000000000000011000000000000001011001100110000000000
000000000000001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000011000000001011001100000000000
000000001000000001000010100111001100100110010000000000
000000000000001101100010000000001100010101010000000000
000000000000000001000000001111000000101010100000000000

.logic_tile 5 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000000000101111110001100111000000000
000000000000000000100000000000100000110011000000000001
000010000001000000000000000000001001001100111000000000
000000000000101101000000000000001111110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000110110000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000010101000001000001100110000000000
000000000000000101000000001101000000110011000000000000

.logic_tile 6 1
100000000000001000000110000101101010010100000101000000
000000000000000001000000000000010000010100000000000000
111000000000000001100000001000000000010000100100000000
000000000000000000000000000101001001100000010000100000
010000000000000000000000010000011010000001010100000000
100000000000000000000010001011000000000010100001000000
000000000000001000000000001000000001010000100100000000
000000000000001101000000000101001000100000010000100000
000000000000000001100000001000011010000001010100000000
000000000110000000000010101111000000000010100001000000
000000000000000000000000000001000001001001000100100000
000000000000000000000000000000001010001001000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000111000000010110100000100000
010000001100000101100110001000000000010000100100000000
000000000000000000000000000101001100100000010000100000

.logic_tile 7 1
100001000000000000000000001111000000000000000100000001
000000000000000000000000001101100000101001010000000000
111000000000000101000110000101100001010000100101000000
000000000000000000100000000000101000010000100000000000
010000000000001000000000001011000000000000000100000000
100000000000000001000000001101100000101001010000100000
000000000000000000000110100101100001010000100100000000
000000000000000000000100000000101001010000100010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010000100100000000
000000000000000000000000000000101010010000100000000100
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010001000000000000000000000101101110010100000100000000
000010000000000000000000000000100000010100000001000000

.logic_tile 8 1
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000001001001000010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000010000100
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000011000000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011110000100000100000010
000000000000000000000000000000000000000000000000100000

.ramt_tile 3 2
000000000000001111100111111001001110000010
000000000000000111000111111101010000000000
101000000000000111000111011001111100000000
000000000000000000100111111101100000000000
110000000000000000000111100011001110000001
010000000000000000000011111101010000000000
000000000000001111100011100001011100000001
000000000000001111100111111101100000000000
000000000000000001000000000001101110000001
000000000000000001000010010001110000000000
000000000001010000000000001101111100000000
000000000000101001000011100001000000000000
000000000000000000000000000001001110000010
000000000000000000000010010011110000000000
110000000000000111000000001011111100000001
110000000000000000100000000101100000000000

.logic_tile 4 2
000000100000000001100110000101001000010101010100000000
000000000110100000000111000000110000010101010000000001
101000000000011000000010101001111000000010010000000000
000000000000101001000010111001011001011000000000000000
010000000000000101100110010101101101101001000000000000
010000000000000011000010010111001011111001100000000000
000000000000000000000111001111101110110000000000000000
000000000000001111000110101101011010000000000000000000
000000100000000001100011100000011010000100000100000100
000000000000100000100000000000010000000000000000000000
000000000000010000000000000000001011100000000000000000
000000000000100000000000000001011111010000000000000000
000000000000000101000110111001000000000000000100000100
000001000000000000100010000001100000111111110000000000
010000000000000111100000000101101010110000010000000000
000000000000000000100010001011101111110110010000000001

.logic_tile 5 2
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001000000000000001000001
101000001000000000000010100011111010000011000000000000
000000000000000101000010100111011010000000110000000000
110000000000001101000010100111001100000000010000000000
110000000000000111000000000111111100000010000000000000
000000100000000000000010101001101100000010010000000000
000000000001000000000100001001111001011000000000000000
000000000000000000000110010001100001011001100100000000
000000000001001101000111010000101001011001100001000000
000000000000001000000000000101000000000000000110000000
000000000000000101000000000000100000000001000000000000
000000000000001001100110110000011000000100000100000000
000000001100000001000010100000010000000000000001000100
010000000001010000000000000101000000000000000110000001
000000000000100000000000000000000000000001000000000000

.logic_tile 6 2
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001101000000000001000000
101000000000000000000000000011100001011001100000000000
000000000000000000000000000000101100011001100000000000
010000000000000000000110001000000001011001100000000000
110000000000000000000000000101001011100110010000000000
000000000000000101100110000001001100111101010001000000
000000000000000000000000000000000000111101010000000000
000000000000000000000000010000011100000100000100000001
000000000000000001000010010000000000000000000001000000
000000000100000001100000010111100000010110100110000000
000010000000010000100010010000000000010110100001000000
000000000000000001100000000000000000011001100100000000
000000000000000000100000001011001110100110010010000000
010000000000100001100000000011000000000000000100000000
000000000000000000000000000000100000000001000001000100

.logic_tile 7 2
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100101100000001001000100000000
100000000000000000000100000000001110001001000001000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000010000000000001000000000001001000100000000
000000000000000000000000001101001110000110000000000100
000000000000000000000110000000001111000000110100000000
000000000000000000000000000000001101000000110001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000111001010010100000100000000
000000000000000000000000000000010000010100000000000100

.logic_tile 8 2
000000000000100000000000000000000001000000001000000000
000000000000000000000010110000001001000000000000001000
101000000000000000000010110000000001000000001000000000
000000000000000000000110000000001001000000000000000000
010000000000000101000000000000000001000000001000000000
010000000000000000100000000000001010000000000000000000
000000001110000101000000000111001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000000000000000000000001001100100000100100000
000000000000000111000000000011001111011000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
010000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000100000000000000101100000000000001000000000
000000000001010000000011110000100000000000000000001000
101000000000001000000000000111100000000000001000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000110001111001000000001011100000000
010000000000000000000000001111100000010100000000000000
000000000000000000000111111101001000000001010100000000
000000000000000000000010001011100000010100000000000000
000000000000000000000000001011100000101001010000000000
000010000000000000000000001101100000111111110000100000
000000000000000000000110001111100001000000000100000000
000000000000000000000000001101001101110000110000000000
000000000000000000000000010000011010000011110100000000
000000000000000000000010000000010000000011110000000000
010000000000000001100110001101011110011111110000000000
010000000000000000000000001101101111111111110001000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000100100000000
000000000000010000000000000000001110000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000001101000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000100000000001001000000000000000000
000000000000100111000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 2 3
000000000000001000000110100001100000000000000100000000
000000000000000101000000000000100000000001000010000000
101000000000000000000110100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010100000000000000000000001000000100101000000
000000000000000000000000000000001010000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000111100011011000000000
001000001010100000000000000101110000100100
111000000000001000000010010101111110000000
000000000000001011000111111101010000000000
110000000000000111000000011111011000000000
111010000000000000000011111101110000000000
000000000000000111100111001011101110000000
001000000000000000100111111011110000000000
000000000000000000000111100101111000000000
001000000000000000000011110111110000000000
000000000000000000000010101001101110000000
001000000000000001000111100111010000000000
000000001110000101000010000001011000000000
001000000000000000100010001011110000010000
110000001110000000000010001001111110000000
011000000000000001000010111111110000000000

.logic_tile 4 3
000000000000000000000111010111000000000000000100100000
000000000000100000000010110000000000000001000000000000
101000000000001101100110110101101001101000110000000000
000000000000001101000011011101011011100100110000000000
000000000100000011100110111101111000111001010000000000
000000000000000000000010101101111001011001000000000000
000000000000001011100111010001001011111000110000000000
000000000000000101100011011011111011011000100000000000
000000000000000111000111000101111010110101010000000000
000000000000000000100000001001011010111000000000000000
000000000000010001100000010001101001111001010000000000
000000000000100000000011011001111000010001010000000000
000001001110000000000000001000000000000000000100000000
000000100000001111000000000001000000000010000000000000
000000000000000001100000001111111100101101010000000000
000000000000000000100000000011011100011000100000000010

.logic_tile 5 3
000000000100001001100110000001111100101010100000000000
000000000000001001000010100001011010010000010000000000
101000000000000101000110000001101011001001000000000000
000000000000000000100110100011101111000010000000000000
000000000110000101000010000111011011111000110000000000
000000001100000101100000001101101111100100010000000000
000000000000001101000010111000011010100101100000000000
000000000000000011000010101101001010011010010000000000
000000000000001001000000001001000000100000010000000000
000000000000000001000000000111001100000000000000000000
000000000000001001100110110011111011010010000000000000
000000000000000001100011011001111001001000010000000000
000010000000000000000000011111111100101000010100000000
000001000000000000000011100011001001111000101010000000
010000000000001001100010001001011000111100000000000000
000000000000000101000011100001010000000000000000000000

.logic_tile 6 3
000000000000000111100111010000000000000000000100000000
000000000000000000100111100101000000000010000001000000
101000000110000000000000000011011011010110000000000000
000000000000000000000000001101111011000001000000000000
010000100000000101000010110000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000111100000010001000000111111110000000000
000000000000000000000011100101000000000000000000000000
000000000000000111100000001101101000011100000000000000
000000000000000000000000000011111100001000000000000000
000010100000000000000000000000001001110011000101000000
000000000000000000000000000000011010110011000000000000
010000000000000000000000001000000000011001100000000000
000000000001000000000000000101001000100110010000000000

.logic_tile 7 3
100000000000001000000011100000001110010100000100000000
000000000000000001000100000111010000101000000000100000
111000000000101001000000010011101110000001010100000000
000000000000001001100011110000000000000001010000100000
010000000000000000000110001000000000001001000100000000
100000000000000000000100001001001110000110000000100000
000000000000000000000000001111000000000000000100000000
000000000000000000000000000011000000010110100000100000
000000000000000001100000000000001000001100000100000000
000000000000000000000000000000011110001100000010000000
000001000000001001100000000111000000000000000100000000
000010000000000001000000000011000000010110100000000100
000000000000000111000000010001111111010010110000000000
000000000001010000100010001101001000111010110000000000
010000000000100000000000000001001110000001010100000000
000000000000010001000000000000000000000001010000100000

.logic_tile 8 3
000000001000001000000010100001011101011001010000000000
000000000000000001000000001011101000010110100000000000
101000000000000000000010110101001111000001100101000000
000000000001000111000110000000001100000001100011100000
110000000000001001000010101111111011101001010000000000
110000001100000111000100001101011100010111100000000000
000000000000000000000111000001000000110000110000000000
000000000000000000000110110101001111010000100000000000
000000000000000000000000011011101001000000000000000000
000000000000010000000010101001011000100000000000000000
000000000000001011100000000101000000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000001100110010001111110000010000000000000
000000000000000000000010000111111011000000000000000000
010000000000001000000000001000000000010110100000000000
000000000000001011000011111001000000101001010000000000

.logic_tile 9 3
000000001000000000000011000001100000000000001000000000
000000001010000000000000000000100000000000000000001000
111010000000000000000110100101100000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000100000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000001000000000000000000000000000000

.logic_tile 11 3
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000001001000110000000
000010000000000000000000000101001100000110000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000001110000100000
000000000000000000
000000000000000000
000000000010110010
000000000011010000
000000000000000000
000011110000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000011111001110011000000000000
001000000000000000000000000011111100000000000010000000
111000000000000101000011000000001110000011110100000001
000000000000000000100000000000000000000011110001000001
110000000000000101000010100001100000000000000110000000
111000000000000000100110110000000000000001000000100000
000000000000000000000000000101000000000000000100000001
001000000000000000000010110000000000000001000000000001
000000000000000000000000000101000000011001100000000000
001000000000000001000000000000101011011001100000000000
000010100000001000000110000000000000000000100110000000
001001000000000001000000000000001011000000000000000000
000100000000000001100110100000011010000100000100000100
001000000000000000000000000000010000000000000000000010
010010000000000000000000000101000000000000000000000000
001001000000000000000000001101000000111111110000000000

.logic_tile 2 4
010000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000010000000
111000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000010
110000000000000101100000010101000000011001100000000000
111000000000000000000011100000101010011001100000000000
000000000000000111000000001000000000000000000000000000
001000000000000000000000000111000000000010000000000000
000000000000000000000010101000001110111101010000000000
001000000000000000000100000101010000111110100000000001
000000000000000000000000000011100000011001100100000000
001000000000001101000000000000001101011001100000000000
000000000000000011100110010000000001000000100100000000
001000000000000000100011000000001111000000000010100000
010000000000001000000010100000000000000000100100000000
001000000000000001000100000000001101000000000000000010

.ramt_tile 3 4
000000000000010111000000000001101110000000
000000000010101111100010001001110000010000
101000000000000011100011110101011100000010
000000000000000000100111111101000000000000
110000000000000111100011111001101110000000
010000001110000000000111111001010000000000
000000000000000111000111100101111100000000
000000000000001111100011110111000000000000
000000000001010111100000001101101110000000
000000000000101001000010001101010000000000
000000000000000000000000000101011100000010
000000000000000001000000000001100000000000
000000000000101000000000000101101110000000
000000000001011011000010000011110000100000
110000000000000111100000000001011100000000
110000000000000000100000000011000000100000

.logic_tile 4 4
010000000000000111000010100001101000101000100000000000
001000000100001111000010100001111011111100010000000000
111000000000001000000111000000000001000000100100000000
000000000000000101000100000000001011000000000001000100
000000100000000101000110110001011011101000100000000000
001000000000001111000010100001001000111100010000000000
000000000000000011100011100101011010111001110000000000
001000000000000101100010000101001011101000000000000000
000010100000000001000011100011000000000000000100000000
001000000010000000000100000000000000000001000000000000
000000000000100000000000000001011010111001110000000000
001000000000010000000000000101111101101000000000000000
000010000000100000000000000111100000000000000100100001
001001001011010000000000000000000000000001000000000000
000000000000001111000000000000011110000100000100000100
001000000000000001000000000000000000000000000000000000

.logic_tile 5 4
010000000000000001000010111000000000000000000100000000
001000000000000000000111110001000000000010000000000000
101000000000000000000000010000000000000000000100000000
000000000000001111000011110101000000000010000000000010
000000000110001111000000001111101010111001000000000000
001000000000000001100010101001011001110101000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000001000000001001000000000000
001001000001010000000000001111001010101001010000000100
000000000000000000000000001000000000000000000100000000
001000000000000000000000001111000000000010000000100000
000000000000000000000111101000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000000001111100000010000011010110000000000000000
001010000000000111000010000000001001110000000000100000

.logic_tile 6 4
010000000000000101000011101001001000010011100100100000
001000000000000000000100000101011110000011000000000000
101000000000001111100000010011000000101001010000100000
000000000000010111100010011111100000000000000000000000
110000000000000000000010100000000000000000000000000000
111010000000000000000100000000000000000000000000000000
000000000000001101000000001001101010000100000000000000
001000000000000101000000001111111100101000010000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000100000000010000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000001010011100110000000000000000000000000000000
001000001000100000000010000000000000000000000000000000
000000000000000000000000011011111001000110000100000000
001000000000010000000010100001001010000110100010000000

.logic_tile 7 4
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000100000000000000000001000
000001000100000000000010100011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100000001000111100001000000000
001000000000000000000100000000000000111100000000000000
000001000010101000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000010101101110010000010000000000
001000000000001101000010001101001101111000010000000000
000001000100000000000010100000000000000000000000000000
001000000001000000000110010000000000000000000000000000
000000000000000000000000001001111110111101010000000000
001000000000000001000000001011110000111111110000000000
000001000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 8 4
010000000001010001100000000000000000000000001000000000
001000000000000000000000000000001010000000000000001000
101010100000100011100000000111101011001100111000000000
000011000000010111100000000000101000110011000011000100
010000000000000101000010100001101000001100110000000001
111000000000000111000000001111000000110011000001000000
000000000000000000000000000000001101111110010100000000
001000000000011111000000000101011010111101101000000000
000000000000000000000000011111100000101001010010000000
001000000000000000000010000001100000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000111000110000101101010000010100000000000
001000000000000000100000000000000000000010100000000000
010000001010000000000110010111000000000000000100000000
001000000000000000000011100101001000110000110000000000

.logic_tile 9 4
010000000000000000000000001000000000000000000100000000
001010000000000000000000001111000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000111100000000000000000000000000000
001001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001010000000000000000000000000001110000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000110000101100000000000000100000000
001000000000000000000000000000100000000001000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000001010000000000000111000000101001010010000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.io_tile 13 4
000000000100001010
010000000101000000
010000000100000000
000000000100000001
000000000100110010
000000000100110000
001100000100001000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000001100000000000000000000000001000000000
001000000000000000100000000000001010000000000000001000
000000000000000101000000000101001010001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101000010100001101000001100111000000000
001000000000000000000010100000000000110011000000000000
000000000000000000000110010101101000001100111000000000
001000000000000000000110010000100000110011000000000000
000000000000000000000000000001001000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000001000001000001100110000000000
001000000000000000000000001101000000110011000000000000

.logic_tile 2 5
010000000000000101000011100011000000000000001000000000
001000000000000000000010100000100000000000000000001000
000000000000000000000010100000001111001100111000000000
000000000000000000000000000000011100110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000010100000001000110011000000000000
000000000001010001100110010000001000001100111000000000
001000000000000000000110010000001101110011000000000000
000000000000000001100000010011101000001100111000000000
001000000000000000100010010000100000110011000000000000
000000000000000000000110000101101000001100110000000000
001000000000000000000100000000100000110011000000000000
000000000000000000000000000001001110000101000000000000
001000000000000000000000001001111100010000010000000000

.ramb_tile 3 5
010000100010000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000011100110100000000001000000100100000001
001000000110000000100100000000001000000000000000000000
111000000000001011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000000100000000
001000001010000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000001001110101000000000000010
001000000000000101000000000000100000101000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000001000000010110101001011010110000100000000
001000000000000111000111010101011010001001000000000000
101000000000001101000010110001111000101000000000100000
000000000000001101100110000000100000101000000000000000
010000000000001101000110001101011011000011000100000000
111000000000000111100110100111001010000011100000000000
000010000000000011100000001101101000010110100100000000
001001000000001101100010111001011010001000000000000000
000000000001010000000110000111011011000011000100000000
001000000000000000000100000001011010000011010000000000
000010100000001000000000000001111100101000000000000000
001001000000000001000000000000000000101000000000000010
000000000000001000000000010001101101010110000100000000
001000000000001001000010010001011010000110000000000000
000000000000000001100000000001011010010010100110000000
001000000000000000110000001001001111000001010000000000

.logic_tile 6 5
010000000000100000000000000000000000010110100000000000
001000000001010000000011110111000000101001010000000000
101000000000001111000000001000001011111010110100000000
000000000000001001100000001101001110110101111000000100
010000000000000111100000000101100000000000000000000000
011000000000010000000000000000000000000001000000000000
000000000000001000000000010101011101101000010000000000
001000000000000001000011101111001011010110000000000000
000000000000000001100000001011100001101001010000000000
001000000000001101000010110111001000001001000000100000
000000000000001101100000000011000000010110100000000000
001000000000000101000000000000000000010110100000000000
000000000000000001100000000011011000000010000000000000
001000000000000000000010001011001100000000000000000000
010000000000001001000000000011000000010110100000000000
001000000000000011000000000000100000010110100000000000

.logic_tile 7 5
010010100000000000000000010001100000000000001000000000
001001000000000000000011100000000000000000000000001000
101000000001010101100000010101100000000000001000000000
000000000000100000000010010000100000000000000000000000
010000000000001111100000000101000000000000001000000000
011000000000010101100011100000000000000000000000000000
000000000000000001000110110000001001111100001000000000
001000000000000001000010100000001010111100000000000000
000000000000000000000110000000001001100100000110000101
001000001110000000000000000101001010011000000010000000
000000000010000000000010110001111101110000110000000000
001000000000000000000010001101111101110010110010000000
000000000000000000000000000101101101000000000000000000
001000000000000000000000000101111010010000000000000000
010000000000000000000000000101011010100000000000000000
001000000000000000000000001011001011000000000000000000

.logic_tile 8 5
010010100000000000000000000000000001000000001000000000
001000000000000000000000000000001100000000000000001000
101000000000000001100000000111100001000000001000000000
000000000000000000100000000000001010000000000000000000
010000000100001000000110000101101000001100110100000000
111000000100101001000000000000001101110011001000000000
000000000000000001000000001011100000010110100000000000
001000000000001111000000000001101010110110110000000000
000000000000000000000000011000000000010110100100000000
001000000000000000000010000011000000101001010000000000
000000000000001000000000011111111100001100110100000000
001000000000000001000011010101000000110011001000000000
000010100000000000000000001101011000000000000000000000
001001000000000000000000000011001101000001000000000000
010000000000000001100000000011100000010110100000000000
111000000000000000000000000000100000010110100001000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000011000010111110010000000
000000000000000000000010010111010000101011110000000001
010000000001010000000110100000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
000000000000001000000000001000011101101000110100000000
001000000000001111000000001011011110010100110000100000
000000000000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
001000000000000000000000000000001000000000001001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000101000000
000000000101100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000010100101101100100010000000000000
000000000000000000000000001101001101001000100000000000
000000000000000101000010100000011001001100110000100000
000000000000000101000010100000001000001100110000000000
000000000000000111100011111001100000000000000000100000
000000000000000000000110011001000000111111110000000000
000000000000000000000000011111011111100010000000000000
000000000000001111000011101101101110000100010000000000
000000000000000001100010010000011001001100110000000000
000000000000000000000010000000011001001100110000000010
000000000000000000000000000000000000100110010000000000
000000000000000000010000000001001101011001100000100000
000000000000001000000010000111001001001000010000000000
000000000000000101000000000101011000100001000000000000
000000000000001001100000000101000000011001100000000000
000000000000000001000000000000001011011001100000000000

.logic_tile 2 6
000000000001000111100110011101111111000000000000000000
000000000000000000100010000101001111100001000000000000
111000000000000101000110101101101000100000000000000000
000000000000000101000010101011111001000000000000000000
000000000000001101000010101101001010001000010000000000
000000000000001111000010100101011010010010000000000000
000000000000001111100010110001111111001010100000000000
000000000000000001000011100001001001101000100000000000
000000000000000000000000001111000000110110110100000000
000000000000000000000000001011101110010110100010000001
000000000000000000000110011000000001011001100000000000
000000000000001101000010001101001000100110010000000000
000000000000000001100000001001011000100011000000000000
000000000000000000000010110001011011110001000000000000
010010000000000001100110011001111101001010000000000000
000001000000001101000110110001101111100000100000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000010100011111111000011100000000000
000000000000000000000000000011111111000010000000000000
111000000000000000000000000101011101000111000000000000
000000000000000000000011100111011111000010000000000000
000000000001010111100000000111101101000010100000000000
000000000000000000100000000011101100000110000000000000
000000000000010000000111000001100000000000000100000000
000010000000100000000100000000100000000001000001000000
000000000000001011100010100111111100000010100000000000
000000000000000101100110110011101101000110000000000000
000000000000000011100111001111001110000110100000000000
000000000000001101000110111111101110000000010000000000
000000000000001101000111000000001000000100000100000000
000000000000000101100000000000010000000000000001000000
000000000000000000000010101011011010000010100000000000
000000000000000000000110101111011101001001000000000000

.logic_tile 5 6
000000000000001101100000010111100001010000100110000000
000000000000000001000010010001101010001001000000000100
101001000000000101100110100101001010111000000000000000
000000100000000000000000001111011000111100000000000000
010000000000001101000010110101111111001000010100000000
010000000000000101100110100000111010001000010000000000
000000000101111111000000000101011100101001010000000000
000000000000100101000010111101101111101000010000000000
000000000000000000000000000111101010110000010000000000
000000000000000000000010101011001011110000110000000000
000000000000000000000000000111001011111000000000000000
000000000000000111000000001111111010111100000000000000
000000000000000011100111000111011000110000010000000000
000000000000000111100010100111111011110000110000000000
010000000000001000000000010101001101101001010000000000
000000000000001011000011010111111000101000010000000000

.logic_tile 6 6
100000000000000000000011101011000000000000000100000000
000000001010000000000000000111100000101001010000000100
111000000000000000000110001111100000000000000100000000
000000000000000000000000000111000000010110100000000001
010000000000000000000000001000000000010000100100000001
000000000000000000000000000111001100100000010001000000
000000000000000000000000001000011110000001010100000000
000000000000000000000000001111000000000010100000100000
000000000000001001100110001001100000000000000100000000
000000000000000001000000000111100000101001010000000100
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000001100010100000100000000
000000000000000000000000000111000000101000000001000010
010001000000001111100000000000011110000001010100000000
000010000000000001000010001001000000000010100000000100

.logic_tile 7 6
000000000000000000000000010000011100000100000100000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000011100000000000011110000100000100000000
000000000000001111100000000000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000010000000000000000000010000000000000000000000
110000000000100000000011100000000000000000000000000000
010000000000010001000000000000000000000000000000000000

.logic_tile 8 6
000000000001011101100110101000011011011110100010000000
000000001010000101000110111101011010101101010000100000
101000000000000101100000010001111000100001010000000000
000000000000000101000010101101101000111010100000000000
110000000000000011100010100101011011110000010000000000
110000000000001101100110100001101000010000000000000000
000000000000000101000010101001101010010000000000000000
000000000000001101000110100001011011010110000000000000
000000000000000001100110010000000000010110100010000000
000000000000000000000010000101000000101001010000000000
000000000000000001100000000001011000110001010000000000
000000000000001111000000000101101100110001100000000000
000000100000000000000011100011101101111001010000000000
000001000000000000000100001011011010111001100000000000
110000000000000000000000000000000000000000100110000110
010000000000000000000000000000001001000000001011100111

.logic_tile 9 6
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000000000000000000000000000000001000000000
100000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000100000000
000000001110000011100000011000000000001100110100000000
000000000000000000100010001101001101110011000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100100000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
100000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000001
111000000000000000000000001000000001010000100100000000
000000000000000000000000000111001101100000010010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000101100000000000000100000000
100000000000000000100000000101000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000001010100000000
000000000000000000000000000011000000000010100000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
100000000000011010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000100000
000000000000000000
000000000000000000
010000000000110010
000000000000110000
000000000000000000
000000000000000001
000010111000000010
000010011000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000010101101001000011111110000000000
000000000000010101000000001001011011111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010001000000000000111001010010100000100000000
000000000000000111000011110000100000010100000000000001
000000000000001001100000001000000000001001000100000000
000000000000000111000000001111001111000110000010000000
000000000100010000000000000101101110000001010100000001
000000000000000000000000000000010000000001010000000000
000000000000000000000000000000000000010000100100000000
000000000000000000000000001111001011100000010000000000
000100000000000000000000001111000000000000000100000000
000000000000000000000010010101100000010110100000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000110110001111010000010
000000000000001001000011110101100000100000
111000000000000101100111110111101010000000
000000000000001001000011110111110000000000
010000000001000111100010000001111010000000
110000000000100000100100000011000000000000
000000000000000011100000010011111000000000
000000000000001001000010100011000000000000
000000000000001001000000000101111010000000
000000000000000011100000000001100000000000
000000000000001111000000000111011000000000
000000000000000101100000001111100000000000
000000000000001000000110110001011010000000
000000000000000111000011001001100000000000
010010000000000000000011101001101010000000
110001000000000000000100000011110000000000

.logic_tile 4 7
100001000000011001100000000001111000010100000100000000
000000000000001111000000000000010000010100000001000100
111000000000001101100110000001000001001001000100000000
000000001100000111100000000000001000001001000000000001
010000000000001000000000000001011000000001010110000000
000000000100001001000000000000000000000001010001000000
000000000000001101100000011000000001010000100110000000
000000000000000001000010000001001010100000010000000000
000000000000000000000000010000011000000000110100000000
000000000000000000000011110000001101000000110000000000
000000000000000101000000010101111101000010000000000000
000000000000000000100010100101011100000011100000000000
000000000010000000000000001001100000000000000100000000
000000000000000000000000000001000000010110100000000000
010000000000000000000000001000000001001001000100000000
000000000000000000000000001101001000000110000000000000

.logic_tile 5 7
000000000000100000000110000000000000000000000000000000
000000000110000101000010100000000000000000000000000000
101000000000000111100000001001011011000001010000000000
000000000000001001000000001101011000000110000000000000
010010100000000000000111000000000001000000100100000000
110000000000000101000011110000001110000000000000000001
000000000000000101100111110011011110000010100000000000
000000000000000000000110001111010000000011110000000000
000000000000000000000000001001001110101001010000000000
000000000000101111000010110101111101101000010000000010
000000000000000000000111000000000001000000100100000000
000000000000000000000100000000001101000000000000000001
000000000000000000000000010101001010001100110000000100
000000000000000000000010101001010000110011000000000000
010010100000000001000010000000000000000000000000000000
010001000000000000100100000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001100000000000000001000
101000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000000000
110000000000000000000000011101001000001100110000100000
010000000000000000000011011101100000110011000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000010000000000000000000000000000
000001000000001001000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000010000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000110100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
101000000100000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000100000000
110000000000000000000000001011000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001111000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000100011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000001010000000111001000000000000110000000000000
110000000000100000000000000001001001001001000001100011

.logic_tile 9 7
000000000000000000000010100000011010000100000100000000
000000000000000000000010100000010000000000000011000100
101000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000100001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000001000001000000000000000001011000100000100000000000
000010000000100000000010110000111001100000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000001011000100000000000000000
000000001100000000000000000000111001100000000010000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010111000000010110100000000100
000000000000000000000010000000000000010110100001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000001001000000000000
000000000000000000000000001001001111000110000011000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000101000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001011000000000000000000000000000000000000000
100000000000001011000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000001001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000111010001000000
110000000000000000
100000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
010001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000101111010001100111000000000
000000000000000000100000000000100000110011000000000010
000000000000000000000010100101001000001100111000000000
000000000000001101000110110000100000110011000000000000
000000000000000011100010100101001000001100111000000000
000000000000000000100100000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000011101000001000001100110000000000
000000000000000000000000000111000000110011000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 8
100000000000000011100110110011001101001000000000000000
000000001010000000000010101111011110000000000010000000
111010000000001101100000010001111011001010000000000000
000001000000000001000010100001101000100000100000000000
010000000001000101100111101001000000000000000000000000
000000000000100000000010101111100000111111110000000000
000000000000001011100010001101001101000011000000000000
000000000000000101000111100001111010110000000000000000
000000000000000001100110010000001011001100000100000000
000000000000000000000010000000011011001100000000000000
000000000000000000000000000011101001111111000000000000
000000000000001111000000001001011111110011110000000000
000000000000000000000011100101100000100110010000000000
000000000000010000000000000000101010100110010000000000
010000000001010001100010010001111010000001010100000000
000000000000000000000010000000010000000001010000000000

.ramt_tile 3 8
000000000000000000000111100001011100000000
000000000000000111000100001101100000000000
101000000000001000000000010001111100000000
000000000000000111000010011111010000000001
110000000000001000000011100101011100000000
010000000000001111000111101111000000000001
000000000000000111000110000111011100000001
000000000000001111100111101101010000000000
000000000000000011110000001101111100000000
000000000000000000100010001111000000000001
000000000000000001000000001001111100000000
000000000000000000000010001101110000000000
000000000000001011100110100011011100001000
000000000000000101000010000001000000000000
010000000000000000000010000101111100000000
110000000000000000000000000111110000000001

.logic_tile 4 8
000000000000000000000000000000011100000100000100000000
000000000110000000000000000000010000000000000000000100
101010100000001000000000000011011111000000100000000000
000001000000000011000000001111001011100000110000000010
010000000000001000000111100101111100000001010000000000
110000000000000101000100000011101111001001000000000000
000000001110000001100110010000001100000100000100000000
000000000000000000000010010000010000000000000010000000
000000000000000011100010110011011011000100000000000000
000000000100000001000110100011111111011100000000000010
000000000000000101000110100011011001010001100000000000
000000000000000000100000000111001011110001110000000000
000000000000000000000111001011001010100010010010000000
000000001010001101000110110101001100010111100000000000
010000000000000111000111000000011010000011110100000000
000000000000000000000000000000010000000011110010000000

.logic_tile 5 8
000000000010001101000000000000000001000000001000000000
000000000000000101100000000000001011000000000000001000
000000000000000101000010100000011010001100111000000000
000000000000001101100100000000011000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000001101000000000000001011110011000000000000
000000000000000000000110100000001001001100111000000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 6 8
000000000000000000000010000000001001111100110000000000
000000000000000000000000000000011010111100110010100010
101000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000011100000000000000000010000011100000100000110000000
000001000000000000000010100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000001100110011111100001111111110000000000
000000000000000000000010000101001110111001110000000000
101000000000000000000000010111111011000000100000000000
000000000000000000000011110000001110000000100000000000
010000000000001000000000001111111101000000110000000000
010000000000000001000000001011001010000111000000000000
000000000010100101100000001001111100101011000000000000
000000000000000000000000001111111010000011000000000000
000000000000001000000000000001000000000000000100000000
000000000000000011000000000000100000000001000000000000
000010100000000101100000000000000000001001000000000100
000010000000000000000010000001001110000110000000100000
000000000000001000000000011000011111110111010000000000
000000000000000011000011010101001110111011100000000000
000000000000001101100000010011000000110000110000000000
000000000000000001000010000101001111110110110000100000

.logic_tile 8 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000001000000100000000000
010000000000000101000000000000001011000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000010000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000010100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001010000100010000000
000000000000001101000000000000001001010000100001000100
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000100000000000010001100000000000000100000000
000000000000010000000010000000000000000001000001100000
101000000000010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000011110000100000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000001100000100000100100000
000000000000010000000011110000000000000000000010000101
111000000000000000000000000000001110000011110100000000
000000001100000000000000000000000000000011110000000111
010000000000000000000000000000000000000000100110000000
010000000000000000000000000000001111000000000000000000
000000000000000000000000000011100000000000000111000000
000000000000000000000000000000000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000110000000
000000000000000101000000000000000000000000000010000000
000000000000000001100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000101000000000000000000000000100110000000
000000000000000000000000000000001111000000000010000000

.logic_tile 2 9
100010100000000000000000011111000000000000000100000000
000000000000010000000010000111100000010110100000000000
111000000000000000000010110000000000010000100100000000
000000000000000000000010001111001010100000010000000000
010001000000001001000000000000001111000000110100000000
000000100000000001000000000000011001000000110000000000
000000000000000000000000000000000001010000100100000000
000000000000000000000000001111001101100000010000000000
000000000000000000000000000000001110000000110100000000
000000000000000000000000000000011111000000110000000000
000000100000000000000110000000001010001100000100000000
000001000000000000000000000000001111001100000000000000
000000000001000000000010100111011000010100000100000000
000000000000100000000110000000110000010100000000000000
010000000000000001100000000001000000001001000100000000
000000000000000000000000000000101111001001000000000000

.ramb_tile 3 9
000010100000010011100000001011001010000000
000001000000101001000011011001100000000000
111010000000000101100111110011001010000000
000001000000000000000011100111010000000000
010000000001000000000010001011001010000000
110000000000000001000000001011000000000000
000000000000000011100000001101101010000000
000000000100000000100000000111010000000000
000000000000000011100111100001001010000000
000000000010000001100000001001000000000000
000000000001011000000000010011101010000000
000000000000101001000011101111010000000000
000000000001000000000000010001101010000010
000000000110001111000011100001000000000000
110000000000001011100110001111101010000000
110000000000001111000100001001110000000000

.logic_tile 4 9
000000000000000101100110001001111110010100000000000000
000001000000000111000000001111101000011000000000000010
101000000000000000000110101011011110000000110000000000
000000000000001101000000000011001001110000000000000000
000000100001000001100010100001011110010100000000000000
000000001000000101000000000111001000011000000000000010
000000000000001000000010101101011001001010000000000000
000000000000000101000010110011101101100000100000000000
000000000000001000000000001111111010000000010000000000
000000001000000101000000000011001000001001010000000010
000000000000000101100111000101100000000000000000000000
000000000000001101000110100000100000000001000000000000
000010000000010101000000000000001010000100000000000000
000001000010100000100000000000000000000000000000000000
010000000000000111000010111101011101100011110110000000
000000000000000001000110101101011111000011111000000010

.logic_tile 5 9
000010100000000000000000000000000001000000100110000001
000000000000000000000000000000001000000000000000000000
101000000110000101000000000101000000000000000110000000
000000000000000101100010100000000000000001000000000000
110000000000000101000010100111101101001100000000000000
110000000000000000000000001101011000110000000000000000
000000000000000101000110110111101010101010100000000010
000000000000000000000011000000100000101010100000000000
000000000100000000000110101000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010001001111011000000110000000000
000000000000000000000100001111011011000000000000000000
010000000000100000000110000101100000000000000110000000
000000000000000111000100000000000000000001000000000010

.logic_tile 6 9
000010100000000000000000010000000000000000000100000001
000001000000000000000011110101000000000010000000000000
101000000000000000000000000111000000011001100000000000
000000000000000000000000000000001111011001100000100000
110000000000000111100000000000001110001100110000000000
010000001010000000000010000000011111001100110000100000
000000000000010001000000000001000001100000010000000000
000000000000000000100000001101101101000110000000000000
000000000000010000000000000111100001011001100000000010
000000000000000000000010010000001110011001100000000000
000000000000000000000110011000011100010101010000000010
000000000000000000000110011011010000101010100000000000
000000000000000001100110010000000000000000000000000000
000000000000000000100110010000000000000000000000000000
010000000000001001100000000011111110010101010000000000
110000000100001001100000000000100000010101010000100000

.logic_tile 7 9
000010100000000000000010100000001100000100000100000000
000000000000000000000000000000000000000000000000000010
101000000000000011100000001001111011010110010000000000
000000000000000101100011100001001100101110010000000100
110000000000000000000000000000011101111100110010000000
110000000000000000000000000000001000111100110000000000
000000000000000001100000000000011110000100000100000000
000000000000000000100000000000010000000000000000000010
000000000000000101000000000001001111001001100000000000
000000000000000000100000000000111001001001100000000000
000000000000000001100000000000011100000100000100000000
000000000000000000100010110000010000000000000000100000
000000000000000000000011110000011110000100000100000000
000000000000000000000010000000000000000000000000100000
000000000001010101000010100000011110000100000100000000
000000000000101101100100000000000000000000000000000010

.logic_tile 8 9
000001000000000001000000000001000000000000000110000010
000000000000000000000010100000000000000001000000000001
101001000000010101000010001000000000000000000100000000
000000100000100000000100001001000000000010000010000100
010000000000000000000000000000000001000000100100000000
010001000100000000000000000000001010000000000000000101
000000001100000111000000000000000000000000000100000000
000000000000001111100000000111000000000010000000000101
000000000001000000000000000000000000000000100100000100
000000000000000001000011100000001100000000000000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000011010000100000100000110
000000000000001011000000000000000000000000000000000001
000000001110001001000000001111101101001000000000000000
000000000000001001000000000111011000000000000001000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000011010000010000000000000010000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000001000000
000000000000000001
000000000000100110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000010000000000000
000010010001100000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000001100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000101000000000101011110000001010100000000
000000000000000000100000000000000000000001010010000000
000000000000000001000110101001101100000011110000000000
000000000000000000000000000011010000111100000000000000
000000000000001000000000000000011010110011110000000000
000000000000000101000000000000001100110011110000000000
000000000000000000000010000000001010111100110000000110
000000000000000000000000000000011111111100110000000010
010000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000011001110001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001111110011000000000000
000000000000001000000110000011001000001100111010000000
000000000000001001000100000000100000110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000001100010110000001000001100111000000000
000000000000001101100110010000001111110011000000000000
000010000000000000000110000000001000001100110000000000
000000000000000000000100000000001110110011000000000000

.ramt_tile 3 10
000000000000000000000000001111011000000000
000000000000000001000000000101010000000001
101000000000001000000010001011111010000000
000000000000001111000100001011110000000000
010000000000000000000011110011011000000010
110000000000000000000011110001010000000000
000010100000100001100010011011011010000000
000001000001010000100110010011110000000001
000000000000000001100000011111111000000000
000000000110000000100010010001110000000000
000000000000000111000110110111111010000000
000000000000000001000010011101110000000001
000000000000001000000110001111111000000000
000000000000001001000100000111010000000001
110000000000001011100110001111011010000000
010000000000001001100111111101110000000000

.logic_tile 4 10
000000000000101101000110000000001010110011000000000000
000000000001011001100011110000001000110011000000000000
111000000000001001100110001000000000000000000101000000
000000000000001001000100001011000000000010000000000100
000000000000000001100000000000000000000000100110000000
000000000000001101100000000000001001000000000000000000
000000000001000000000010100001100000011001100000000000
000000000000001101000100000000001000011001100000000000
000000000000001000000000000000011110001100110000000000
000000000000000001000000000000011010001100110000000000
000000000000000000000010001001101101111010110000000000
000000000000000000000100001001001010011111010000000000
000010100000000000000000000001011001000010010000000000
000000000000000000000000001001101011000000000000000000
000000000000000000000000010101000000000000000000000000
000000000000000000000011000000000000000001000000000000

.logic_tile 5 10
000010000000000001100110001101101111100010000000000000
000000000000000000100010100011001011001000100000000000
101000000000000001100000000111001111100010000000000000
000000000000000111100000001101011000000100010000000000
110000000000000101000010111000011100000001010100000001
010000000000000000000010010001000000000010100000000000
000000000000001111000110000101011110100010000000000000
000000000000001001100100000001111101000100010000000000
000000000000001001100111010000011101001100000100000000
000000000000000001000111100000001000001100000010000000
000000000001000001000000000000001010001100110000000000
000000000000101101000000000000001101001100110000000000
000000000000000101000111000011001000011111110000000000
000000000000001101100000000011011001111111110000000000
010000000010000000000111001000011000101000000100000000
110000000000000000000000000011000000010100000000000000

.logic_tile 6 10
000000000000000101000000000001111100000010100010000000
000000000000000101100000000000010000000010100000000000
111000000000000011100000011000000000100000010100000000
100000000000001101100011000111001000010000100000000000
110000000000001000000111101101100000000000000000000001
110000000000100011000110111011001000100000010000000001
000010000001011101000111100000000000000000000000000000
000000001010000101100110000000000000000000000000000000
000000000000000000000010101001001010101000010100000000
000000000000000000000100000101001011110100010000000000
000000000010000000000010011000000000100000010100000000
000000000100000000000010101101001000010000100000000000
000000000000000000000110101000001011100011110100000000
000000000100000000000100001001011010010011110000000000
010000000000000000000000000101111010111001010100000000
010010000000000001000000001011011000110000000000000000

.logic_tile 7 10
000000100000000000000000000000011000000011110010000000
000000000000000000000010100000000000000011110010100000
101000000000000101100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
110000001101000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000011100000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000001000001010000100000000000
000000000000000000000000001111101000000000000010100001
000000000000000000000110000000001110110011110100000000
000000000000100000000010000000011001110011110000000000
010000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000100000000011100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100011100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000001000000010000000000000000100100100000
000000000000000000000010100000001100000000000000000000
000000000000000111000000000001011010010110110000000000
000000000000000000000000000111111010010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
010000000000000000000000000000001010000011110000000000
110000000000000000000000000000010000000011110001000000

.logic_tile 9 10
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
011000000000000000000000010000000001000000100100000000
100000000010000000000010000000001011000000000000000000
010000000001010000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001001001100000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000001100001000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010001000000000000011100000000000000100000000
000000100000000111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000111000000
000000000000000000000000000000000000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000001010000000000
000000001000000000
011100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000010101000000011000000000000000000100100000
000000000000000000100011011101000000000010000010000001
111000000000000001100000010101001000101010100000000000
000000000000001101100010010000010000101010100010000000
110000000000000001100000011000000001011001100000000000
110000000000000000100010001101001001100110010000000000
000000000000001101100110000001100000000000000110100000
000000000000000101000100000000100000000001000000000010
000000000000000000000000001000011000010101010100000000
000000000000000000000000001001000000101010100010000000
000000000000000000000000000101111001101010000000000000
000000000000000000000000000001001010010101010000000000
000000000000000000000011000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000001001101000010101011011111100000000000000000
000000000000100111100110111111101011001000000000000000
111000000000000011100010101101001001010000010000000000
000000000000001101100010101101011100000101000000000000
000000000000000011100010101001000001001111000000000000
000000000000000000100010101001101010110000110000000000
000000000000000101000010100001011111000100000000000000
000000000000000101000111100001001001010000000000000000
000000100001000000000110000101000000011001100010000000
000001000000110000000000000000101011011001100000000000
000000000001010001000000001111011000101011110100000000
000000000000000000100000000001000000000011110010000001
000000000000000001100000000101011110010101010000000000
000010000000000000000000000000110000010101010010000000
010000000000001001100110001101100000000000000000000000
000000000000001001000010000101000000111111110010000000

.ramb_tile 3 11
010000000000010000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000010100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000110001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
101000000000000001100111010001100000000000000100000000
000001000000000000000010000000100000000001000000000000
000000000000000000000000000000011100110011000000100101
000000000000000000000000000000011110110011000010000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000001110000000000000000000100000000001000000000000
000000000000000111100010000111100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000010111100000000001100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000111100110101000000000000000000100000001
000000000000000000000100000001000000000010000000000000

.logic_tile 5 11
000000000000010000000110100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000001000000100000100000000
010000000000000000000000000000010000000000001000000000
000000000000000111100000001000000000000000000100000000
000001000000000000100000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000110001111011101000110100000000100
000001000000000101000000001111111100000011000000100000
101000000000000000000000000111111101000100000000000000
000000000000000000000000001111101101000000000000000000
110000000000000001100000000001011010010110100000000000
110000000000000000000000000101100000000010100000000000
000000000000001000000000001111111100000000000000000000
000000000000001011000000001011101111000001000000000000
000000000000100000000000001111011101111101010000000000
000000000001000000000000001111111100111100110000000000
000000000000001000000110000011111111000000000000000000
000000000000001001000000001111011101000010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000001000000000000000110000000
000000000000000000000100000000000000000001000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011101011111011010000000000000000
110000000000000000000000001011111010000000000000000000
000000000000000111100110100111111011100000000000000100
000000000000000000100010100000011011100000000000000000
000000000000000101000000000000001100000100000100000000
000000000000000000100010110000000000000000000000000010
000001000000010000000010000111100000100000010010000000
000000100000000000000010100000001111100000010000000000
000000000000000000000000010000000000000000100100000000
000001000000000000000010000000001101000000000000000100
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000001000000000000000000100000000
000010100000000000000000001011000000000010000000000010
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000010
000010000000000000000000000000000000000000000110000000
000001000000000000000000001111000000000010000000100000
000000000000100101100000010000000000000000000000000000
000000000001001001100010100000000000000000000000000000
000000000000000000000110111011111110000000000000000000
000000000000000000000010100011010000010100000000000000
000000000000010000000000010000000000000000000000000000
000000000100100000000010010000000000000000000000000000

.logic_tile 9 11
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010001000000000000000111001000000000000000000100000000
110010100000000101000000001001000000000010000000000000
000000000000010000000010100101100000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000001010000100000100000100
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000100000000
000010100000000000000000001011000000000010000011000000

.logic_tile 12 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000010000000000010
000110110000000000
000000000000000000
010000000000000001
000010000000000010
000001010000010001
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100011001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
111000000000001101000000000000011110000100000100000000
000000000000001011000000000000000000000000000010000010
010001000000000111000011100000011001110001110000000000
011000000000000000100100001101001000110010110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
001000000000000000000000000101000000000010000010000001
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000111100010001101111011110011000000000000
001000000000000101000011100101011001000000000000000000
111000000000001001100000000000000000000000000100100000
000000000000001011000010111001000000000010000000000000
000000000000000111100011100001000000000000000000000000
001000000000001101000010101101000000111111110000000000
000000000000000111000000000000000000000000100100100000
001000000000000101000010100000001010000000000000000000
000000000000001000000000000111101010011111110000000000
001000000000000001000000000001111100111111110000000000
000000100000000000000000000000001000000100000100000000
001001000000000000000000000000010000000000000000100000
000000000000000001100000010111011000100010000000000000
001010000000000000100010010101101110001000100000000000
000000000000000000000000010001100000000000000100000000
001000000000000000000010000000000000000001000000000010

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100100000
000000000000000000000000000000001111000000000000000010
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100100000
001000000000000000000000000000000000000001000000000010
000000000000001000000000010000000000000000100100000000
001000001000001011000011010000001101000000000000100010
000000001000000000000000010011100000000000000100000000
001000000000000000000011010000100000000001000000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000011000000110000000000000000000000000000000
001000000000101001000100000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110001101101000111111010100000001
111000000000000000000000000101011111111111000000000000
000000000000001011100000000001000000000000000000000000
001000000000001001100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010100000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000010100000000000000000000000000000
001000001000000000000000000000000000000000000000000000
111000000000000101000000000101011100111000110100000000
100000000000000101000000000000001001111000110000000000
010000000000000101000111101001000000101001010100000000
111000000000000000000011101111101010111001110000000000
000000000000000000000000000011001011010111100000000000
001000000000000000000000001101101000001011100000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000011100000000000000100000000
001000000000000000000010110000100000000001000000000000
101000000000000111000000000101000000000000000110000000
000000000000000000000011100000100000000001000000000000
010000000000000001000010000000000001000000100100000001
011000000000000000000000000000001010000000000000000000
000000000000000001000000000000000001000000100100000000
001000000000000000000000000000001000000000000010000000
000000000000000001000000000000000000000000000100000000
001000000000000000000000000101000000000010000010000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000

.logic_tile 8 12
010000000000100000000010101111101100000000100010000000
001000000000000101000000001101101111000000000010000000
101000000000000000000000000000000000000000100100000000
000000000000000000000011110000001101000000000000000000
010000000000001000000011100000001000000100000100000001
111000000000000001000000000000010000000000000010000000
000000000001010000000110000000011000000100000110000000
001000000000000000000010100000010000000000000000000000
000000000000001001100110100101101011101000010000000000
001000000000000101000000000000101110101000010010000010
000000001110000000000000000111011010000010100000000000
001000000000000000000000000011110000000000000010000000
000000000000000000000110000000000000000000000100000000
001000000000000000000000000001000000000010000010000000
000000000000000001100000010000001100000100000100000000
001000000000000000000010000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000
101000000000011101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010001000000000000000011101000000000000000000000000000
111010100000000000000000000001000000000010000000000000
000000100000000000000000000000000001000000100100000000
001001000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000011011100111100000001000000
001000000001011101000011110101000000101000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000001000001101000110100000000001
111000000000000000000011100111001111001001010000000000
000000000000000001000000010001001001011111100100000000
001000000010000000000011101101011011111111100000000100
000000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
001000000000100000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001010100000000000000100000000000000000000000000000000
010000000000000111100111100000000000000000000000000000
111000000010000000000100000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000111000000000000000001011111100100000000
000000000010000000100000000111001000101111010001000000
010000000001100000000011000000000000000000000000000000
111000000000110000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000111100000010
000000001100000000
000000000100000000
000000000100000001
000000000101110001
000000000101010000
000000000100000000
000000000100000000
000010000000000000
000001010000000000
000000000000000010
000000000000010000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100100000
010000000100011000
000000000100000000
000000000100000000
000000000100000000
011100000100000000
000000000100000000
001000000000101000
000100000000000100
000010000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000010100001100000000000001000000000
001000000000000000000100000000100000000000000000001000
111000000000000000000110000101111111001100111000000000
000000000000000000000000000000111010110011000000000000
010000000000000000000000010101101001110011000000000000
101000000000000000000011110000101011001100110000000000
000000000000001101000111101000000000010000100100000100
001000000000000001100110111111001011100000010000000000
000000000000000000000000001000000000010110100000000000
001000000000000000000000000101000000101001010000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000001111100000000000000101000001
001000000000000000000000000011100000010110100000000000
010000000000000000000110010000000000010110100000000000
001000000000000000000011001001000000101001010000000000

.logic_tile 2 13
010000000000000111100000000000000001000000100100000000
001000001000000000000000000000001011000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010100000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
110000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001001101110010100000110000100
001000000000000000000010010111110000000000000000100010
010000001000000001000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001001000000001101000000000000000000000000000000000000
111000000000000000000000000000000000000000100100100000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000100100000000
001000001010000000000000000000001100000000000001000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000001000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000100000000
001000000000000101000000000011000000000010000001000000
000000000000000000000000010011100000000000000100000000
001000000000000000000010100000100000000001000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000111000000000000000000000000000000000000
001000000010000000000011100000000000000000000000000000
101000000000000000000000010000001100000100000100000000
000000000000000000000011010000010000000000000000000000
010000000000000000000111110001001010010101010100000000
111000000000000111000011010000010000010101010000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000001000000000010000000000000000100100000000
001000000010001101000010110000001100000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000001000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
010000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000000000

.logic_tile 7 13
010001000000000000000000000000000000000000000000000000
001000101000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000111100000000000000000000000
011000000000000011000000000111100000101001010000000000
000000000000000000000010001011101111011110100000000000
001000000000000000000010101101001100011101000000000001
000000000000000000000000010000000000000000000110000000
001000000000100000000010110111000000000010000000000000
000000000000001001000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000101100000001000001010010100000000000000
001000000010000000000000001101000000101000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 8 13
010010100000100000000010111101011010111110100000000000
001000000001010101000110010101110000111111110001000100
101000000000001111100000000101100001011111100010000000
000000000000001111000010111101001011111111110000000000
010000000000000000000111100111101010011111100000000000
011000000100001101000010100111111000101111100000000000
000000000000000101000111000011111100011110100100000001
001000000000000000000010100101011100111111110000000000
000000000000000001100110110101000000101001010000000000
001000000000000000000010000001100000000000000010000000
000000000000001000000000000001101010011111110110000000
001000000000000101000010110111111100010111111000000000
000000000010001111000000001001001100011111110100000000
001000000000001001000000001111101101011111100000000010
010000001110000000000110001101100000101001010000000000
011000000000000000000110000001101101111001110010000000

.logic_tile 9 13
010000000000000000000010110101000000000000000100000000
001000000000000000000010000000000000000001000011000000
101000000000000000000111101001001010011110100000000001
000000000000000000000000000011101101011101000000000000
010000000000000101100111000111000000010000100000100001
111000000000000101000100000000101100010000100000000000
000000000000000000000000001011011110000000000000000000
001000000000000000000000001111100000010100000000000000
000000000000101000000010010111001111011110100000000000
001000000001001001000110010011011111101111110000000000
000000000000000001000000001111101100000010100000000000
001000000000000000100000001111000000000011110010000000
000000000000001000000000010001111110010110110000000000
001000000000000011000010011001101010100010110000000010
000000000000001001100011110000000000000000000100000001
001000000000001011100010011001000000000010000000000110

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000011111101110010111100000000000
001100000000000000000010001111101001111111010000000000
101000001100000000000000010011101110101000010000000001
000000000000000000000010000111011100101001010000000000
110010000000000000000000000000000000000000000100000000
011001000000000000000010000011000000000010000000000000
000000000000100000000011100000011100001001010000000000
001000000001010000000100001111011110000110100010000001
000000001000000111000010000000001110000100000000000000
001000001100001111000110000000010000000000000000000000
000000000000000111000000001111111011010110000000000000
001000000000001001000010010111011100111111000000000000
000000000000001000000011110000001010000100000100000000
001000000000000111000011100000010000000000000000000000
000001000000001111100011110111111000010111100000000000
001010000000001011100011011011111110110111110001000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000111100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000001000000110001111101001111111110000000000
000000000000000001000010100011111011100000000000000000
111000000000000000000000000111111101110011000000000000
000000000000000000000000000111001111110001000000000001
110000000000000101000000011001000001101001010000000000
010000000000000000000010000011101011000110000000000000
000000000000000001100110011000000000000110000100000000
000000000000000000000010000011001001001001000000000000
000000000000000000000000011001011111101010100000000000
000000000000000000000010100011111011110101110000000000
000000000000000101100000000001001011000110100100000000
000000000000000101000000001101001110000010100000000000
000000000000001000000000000101011110000110100100000000
000000000000001001000000000001101001001001000000000000
010000000000001001100000000000011011110000000000000000
000000000000000101100010100000001011110000000000000000

.logic_tile 2 14
100000000000000101100000000000001011101011010000000000
000000000000000000000010010101011001010111100000000001
111000000000001000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
010000000000000011100000010101100001111111110000000000
010000000000000000100010100101001001011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000001110000000000000001101100000000000000000000000
000000000000000000000000001001000000010110100000000000
000000000000000000000000000001100001100110010000000010
000000000000000000000000000000101010100110010000000010
000000000000000000000000000001000001111001110000000010
000000000000000000000000000101001000010110100000000000
010000000000000000000000001000011001000000100100000000
000000000000000000000000001101011010000000010000100010

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000010100001000000000000000100000100
000000000000000000000110110000100000000001000000000000
101000000000000000000000000001100000000000000100100000
000000000000001101000000000000000000000001000000000000
000000000000000101000000001000011100110010110000000000
000000000000000000100000000101011100110001110000000000
000000000000010111000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001011000000000000100000
000000000000000000000011100001000000000000000100000000
000000000000000000000100000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000

.logic_tile 5 14
000001000000000000000110000000001000000100000100000000
000000000000000000000100000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011111010000000000000000
000000000000000000000000000011011000100000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000011111010000000010000000
000000000000000000100000000001011100100000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 14
000000000000001000000111000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001000111101000001000000
000000000000000000000000000101011000111110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000011111100110000101001001001111110000000000
000000000000101001000110110101011111001001010000000000
101000000000000000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000100101000110110000000000000000100100000001
110000000000000101100110010000001000000000000000100001
000000000000000101000111100001101000010010100000000000
000000000000000101100100001001111010110011110000000000
000000000000000000000000000101000001100000010000000100
000000000000000000000000000000101101100000010000000000
000000000000000000000000010000000000100000010000000000
000000000000000000000010010001001001010000100010000000
000001000000000000000000001001001011010110000000000000
000000000000000000000000001101101010111111000000000000
010000000000000000000011100000011101110000000000000000
000000000000000000000100000000011010110000000010000100

.logic_tile 9 14
000000000000000000000010110101001000101000000000000000
000000000000000101000010100000010000101000000010000000
101000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000
110000000000001101000000000000001100000100000100000001
110000000000001111100010100000010000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000000000000000000000111000000011100000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000111000001011110010110110000000001
000000000000001101000000001001101110100010110000000000
000000000001011111000011110001000000100000010000000000
000000000000001001000111000000101110100000010010000000
000000000000000111000000000011101010001111110000000001
000000000000000000000000000111001011000110100000000000

.ramt_tile 10 14
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000101000111100000000000000000000000000000
000001000000000101000000000000000000000000000000000000
110000000000000000000111101111101011101111010100000000
110000000000001101000100000111001010111111010000000100
000000000000010111100111100101011110111110110100100000
000000000000000000000100001001101110110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010000000010001001000111101111111011111111110100000100
010000000000000111100100000001111001111001010000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000011000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001111000000000001100000001001000100100000
000000000000000111000000000000001010001001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001011111111101110010000100000
000000000000000001000000000101001000011001100000000000
000000000000000000000000000101111000000001010000000000
000000000000000000000000000000000000000001010000100000
000000000000000000000000000000001000001100000100000000
000000000000000101000000000000011010001100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000001111111101100110010000000000
000000000000000000000000000001001010111101100000100000

.logic_tile 2 15
100000000000100000000000000001100001101001010000000000
000000000001010000000000001101001000000110000001000000
111000000000000101000000000101000000111111110000000000
000000000000001101100000000101101011011111100000000010
110000000000001000000011110000000000000000000000000000
110000000000001111000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000

.logic_tile 4 15
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000001001000010000001000000011001100100000000
010000000000000011000000000000101100011001100000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000010000000000000000001010000100000100000000
000000000000100111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 15
000000000001000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000110000000000000001000000000000000000000000000
000000000000000101000000000101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000001000000000000001101000000000010000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000000111000000000010000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
010001000000000000000110111000000000000000000100000000
110010100000000000000011010011000000000010000000000000
000000000000000000000000001000000000000000000000000000
000000000000000101000010000101000000000010000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000001000000000000000000000000000100100000000
000000000000001101000000000000001011000000000000000000
000000000000001000000000000000000000000010000001000000
000000000000001101000000000000000000000000000011100100
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000100101100000011000000000000000000100100000
000000000001010000000010101101000000000010000000000000
101000000000000101100111000000011000000100000100000000
000000000000000000000111100000010000000000000000000000
010000000000000011100110100001011000010110100010000000
110000000000000000100011101001001101101001000000000000
000000100000100101100010010101000000000000000100000000
000000000000000000000011010000000000000001000000000100
000000000000000000000000010000000001000110000000000000
000000000000000000000010011001001010001001000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000001

.ramb_tile 10 15
000001000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000001111011100001001100100000000
000000000000000000000000001101111100000110100010000000
101000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000111100010000011100000010110100000000000
110000000000000000100000001011000000000000000000000000
000000000000000111100111100111101101110001110100000000
000000000000000000000100000000001110110001110010000000
000000000000001000000000000011111100100000100000000000
000000000000000111000011111011011100110000110000000000
000000000000000111100111101101001101011001010100000000
000000000000000000100000001011001111100101010000000010
000000000000000000000000010001111110000001010100000001
000000000000000000000010000011000000000011110000100000
000000000000001011100000011101101100111001010100000000
000000000000000001100011101011001111110101010010100000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000001110000000000
000000001000000001
000000000000100010
000000000000110000
001100000000000000
000000000000011000
000000000000000000
000100000000000000
000001110000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
100000000000000000000110000000000000000000001000000000
000000000000000101000000000000001010000000000000001000
111000000000000000000110010011101011001100111000000000
000000000000000000000011110000101110110011000000000000
110000000000100101100000000001101001110011000000000000
110000001001010000000000000000101111001100110000000000
000000000001010000000000000001011100000110100100000000
000000000000100000000000001011001100001001000000000000
000000000000000001100110000001101000101000000000000000
000000000000000000000100000000110000101000000000000000
000000000000001000000000010111111000000010100100000000
000000000000001001000010000000010000000010100000000000
000000000000000000000010010001000000010110100000000000
000000000000000000000110000000100000010110100000000000
010000000000000001100010000001011100000110000100000000
000000000000001001000100001111001101001011000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000110000000
000000000000000101000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000111110100000000000
000000000000000000000000000000010000111110100000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000101000000010011111101101001110100100000
000000000000000000000010010101101000011001110001000000
101000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000101000000001001000001011001100100100000
010000000000000000000000000111001000010110100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111011001000000110100000001
000000000000000000000000000001001111111100110000100000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
010000000000000000
010000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000011010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
100000000000001000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 8 17
100000000000100000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000001110000001000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 49 rx_09_fifo.wr_addr_gray_rd[4]
.sym 51 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 52 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 54 rx_09_fifo.wr_addr_gray_rd[1]
.sym 75 lvds_rx_09_inst.o_fifo_data[23]
.sym 102 w_rx_09_fifo_pulled_data[19]
.sym 177 rx_09_fifo.wr_addr_gray[5]
.sym 180 rx_09_fifo.wr_addr_gray[0]
.sym 182 rx_09_fifo.wr_addr_gray[1]
.sym 183 rx_09_fifo.wr_addr_gray[4]
.sym 184 rx_09_fifo.wr_addr_gray[2]
.sym 185 w_rx_09_fifo_pull
.sym 197 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 291 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 292 rx_09_fifo.wr_addr[0]
.sym 293 rx_09_fifo.wr_addr[5]
.sym 294 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 295 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 296 rx_09_fifo.wr_addr[2]
.sym 297 rx_09_fifo.wr_addr[6]
.sym 298 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 339 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 406 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 407 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 408 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 409 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 410 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 411 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 412 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 417 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 444 rx_09_fifo.wr_addr[2]
.sym 453 rx_09_fifo.wr_addr[0]
.sym 483 w_rx_09_fifo_pull
.sym 484 rx_09_fifo.wr_addr[5]
.sym 519 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 520 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 521 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 522 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 523 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 524 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 525 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 526 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 635 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 637 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 638 rx_09_fifo.rd_addr_gray_wr[7]
.sym 688 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 747 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 748 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[3]
.sym 749 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[2]
.sym 750 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 751 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 752 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 861 rx_24_fifo.wr_addr[0]
.sym 862 rx_24_fifo.wr_addr[3]
.sym 863 rx_24_fifo.wr_addr[4]
.sym 865 rx_24_fifo.wr_addr[5]
.sym 867 rx_24_fifo.wr_addr[2]
.sym 910 lvds_clock
.sym 926 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 963 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 977 w_rx_24_fifo_data[28]
.sym 978 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 979 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 980 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 987 rx_24_fifo.wr_addr[4]
.sym 1009 rx_24_fifo.wr_addr[4]
.sym 1013 rx_24_fifo.wr_addr[5]
.sym 1017 rx_24_fifo.wr_addr[2]
.sym 1029 rx_24_fifo.wr_addr[2]
.sym 1053 rx_24_fifo.wr_addr[3]
.sym 1054 w_lvds_rx_09_d0
.sym 1055 w_lvds_rx_09_d1
.sym 1088 rx_24_fifo.wr_addr[7]
.sym 1089 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 1090 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 1091 rx_24_fifo.wr_addr[6]
.sym 1092 rx_24_fifo.wr_addr_gray[5]
.sym 1093 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 1094 rx_24_fifo.wr_addr_gray[6]
.sym 1108 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 1120 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 1128 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1203 lvds_rx_09_inst.r_state_if[1]
.sym 1204 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1206 lvds_rx_09_inst.r_state_if[0]
.sym 1234 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 1235 rx_24_fifo.wr_addr_gray[6]
.sym 1237 rx_24_fifo.wr_addr[6]
.sym 1282 w_lvds_rx_24_d0
.sym 1283 w_lvds_rx_24_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1317 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 1318 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 1319 w_rx_09_fifo_data[0]
.sym 1320 lvds_rx_24_inst.r_phase_count[1]
.sym 1322 w_rx_09_fifo_data[1]
.sym 1323 lvds_rx_24_inst.r_phase_count[0]
.sym 1350 $PACKER_VCC_NET
.sym 1393 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1424 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 1431 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1432 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 1433 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 1434 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1435 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 1436 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 1437 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1455 w_rx_09_fifo_data[1]
.sym 1464 $PACKER_VCC_NET
.sym 1480 w_lvds_rx_09_d0
.sym 1507 w_lvds_rx_09_d1
.sym 1545 w_rx_24_fifo_data[1]
.sym 1547 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 1548 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 1549 w_rx_24_fifo_data[0]
.sym 1551 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 1659 lvds_rx_09_inst.r_phase_count[0]
.sym 1691 w_lvds_rx_24_d0
.sym 1735 w_lvds_rx_24_d1
.sym 1736 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 2063 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 2066 rx_09_fifo.rd_addr_gray_wr[1]
.sym 2068 rx_09_fifo.rd_addr_gray_wr[6]
.sym 2070 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 2086 rx_09_fifo.wr_addr[5]
.sym 2107 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 2127 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 2143 rx_09_fifo.wr_addr[5]
.sym 2154 rx_09_fifo.wr_addr_gray_rd[4]
.sym 2157 rx_09_fifo.wr_addr_gray[1]
.sym 2166 rx_09_fifo.wr_addr_gray[4]
.sym 2183 rx_09_fifo.wr_addr_gray_rd[1]
.sym 2198 rx_09_fifo.wr_addr_gray[4]
.sym 2211 rx_09_fifo.wr_addr_gray_rd[4]
.sym 2218 rx_09_fifo.wr_addr_gray_rd[1]
.sym 2227 rx_09_fifo.wr_addr_gray[1]
.sym 2232 r_counter[0]_$glb_clk
.sym 2234 rx_09_fifo.wr_addr_gray_rd[2]
.sym 2235 rx_09_fifo.wr_addr_gray_rd[5]
.sym 2236 rx_09_fifo.wr_addr_gray_rd[0]
.sym 2238 rx_09_fifo.wr_addr_gray_rd[3]
.sym 2240 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 2247 rx_09_fifo.rd_addr_gray[1]
.sym 2248 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 2253 w_rx_09_fifo_pull
.sym 2256 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 2258 rx_09_fifo.wr_addr[7]
.sym 2259 rx_09_fifo.wr_addr[6]
.sym 2265 rx_09_fifo.wr_addr[0]
.sym 2267 w_rx_09_fifo_push
.sym 2269 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 2273 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 2275 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 2281 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2294 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 2299 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 2305 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2310 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 2312 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 2318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2322 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 2341 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2352 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 2357 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 2362 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 2366 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2367 lvds_clock_buf
.sym 2368 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2369 rx_09_fifo.wr_addr_gray[6]
.sym 2370 rx_09_fifo.wr_addr[4]
.sym 2371 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 2372 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2373 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2374 rx_09_fifo.wr_addr_gray[3]
.sym 2375 rx_09_fifo.wr_addr[7]
.sym 2376 rx_09_fifo.wr_addr[3]
.sym 2382 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 2384 w_rx_09_fifo_data[0]
.sym 2385 rx_09_fifo.wr_addr[6]
.sym 2387 w_rx_09_fifo_pulled_data[6]
.sym 2392 rx_09_fifo.wr_addr_gray_rd[0]
.sym 2396 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2400 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 2401 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 2403 rx_09_fifo.wr_addr[0]
.sym 2413 rx_09_fifo.wr_addr[6]
.sym 2415 w_rx_09_fifo_data[0]
.sym 2427 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2429 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 2431 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2432 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2433 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2436 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2438 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 2442 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 2445 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 2447 rx_09_fifo.wr_addr[0]
.sym 2449 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2455 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 2456 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 2457 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 2458 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 2464 rx_09_fifo.wr_addr[0]
.sym 2468 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2474 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2480 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2481 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2487 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2494 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2497 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2498 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2501 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2502 lvds_clock_buf
.sym 2503 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2505 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 2506 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 2507 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 2508 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 2509 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 2510 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 2511 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 2513 w_rx_09_fifo_data[0]
.sym 2514 w_rx_09_fifo_data[0]
.sym 2515 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2516 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 2517 rx_09_fifo.wr_addr[7]
.sym 2527 rx_09_fifo.rd_addr[7]
.sym 2531 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 2535 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 2537 w_rx_09_fifo_data[1]
.sym 2547 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 2548 rx_09_fifo.rd_addr[7]
.sym 2558 rx_09_fifo.wr_addr[4]
.sym 2562 rx_09_fifo.wr_addr[2]
.sym 2563 rx_09_fifo.wr_addr[6]
.sym 2566 rx_09_fifo.wr_addr[0]
.sym 2567 rx_09_fifo.wr_addr[5]
.sym 2568 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 2571 rx_09_fifo.wr_addr[7]
.sym 2572 rx_09_fifo.wr_addr[3]
.sym 2589 $nextpnr_ICESTORM_LC_7$O
.sym 2592 rx_09_fifo.wr_addr[0]
.sym 2595 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2597 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 2599 rx_09_fifo.wr_addr[0]
.sym 2601 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2603 rx_09_fifo.wr_addr[2]
.sym 2605 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2607 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2609 rx_09_fifo.wr_addr[3]
.sym 2611 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2613 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2615 rx_09_fifo.wr_addr[4]
.sym 2617 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2619 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2622 rx_09_fifo.wr_addr[5]
.sym 2623 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2625 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2628 rx_09_fifo.wr_addr[6]
.sym 2629 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2632 rx_09_fifo.wr_addr[7]
.sym 2635 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2639 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 2641 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 2642 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 2643 w_rx_09_fifo_full
.sym 2644 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 2645 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 2646 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 2663 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 2665 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 2667 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 2676 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 2693 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2695 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2696 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2697 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2698 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2699 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2701 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2702 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 2703 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 2704 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 2706 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 2709 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 2710 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 2711 rx_09_fifo.wr_addr[0]
.sym 2716 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2719 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 2720 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 2721 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2725 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 2726 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 2727 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 2728 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 2733 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2734 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2737 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2738 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2743 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 2744 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 2745 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 2746 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2751 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2752 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2755 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2757 rx_09_fifo.wr_addr[0]
.sym 2761 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2762 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2763 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2764 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2768 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2769 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 2776 w_rx_24_fifo_data[19]
.sym 2777 w_rx_24_fifo_data[6]
.sym 2778 w_rx_24_fifo_data[20]
.sym 2779 w_rx_24_fifo_data[2]
.sym 2780 w_rx_24_fifo_data[4]
.sym 2786 w_rx_09_fifo_push
.sym 2791 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 2792 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 2793 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 2797 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2799 w_rx_09_fifo_push
.sym 2800 rx_24_fifo.wr_addr[0]
.sym 2808 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 2830 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 2831 rx_09_fifo.rd_addr[7]
.sym 2832 rx_09_fifo.rd_addr_gray_wr[7]
.sym 2833 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 2835 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 2838 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 2872 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 2873 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 2874 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 2875 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 2887 rx_09_fifo.rd_addr_gray_wr[7]
.sym 2893 rx_09_fifo.rd_addr[7]
.sym 2907 lvds_clock_buf
.sym 2909 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 2910 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 2911 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 2912 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[1]
.sym 2913 w_rx_24_fifo_data[21]
.sym 2914 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[0]
.sym 2915 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[0]
.sym 2916 w_rx_24_fifo_data[23]
.sym 2922 w_rx_24_fifo_data[18]
.sym 2928 rx_24_fifo.wr_addr[7]
.sym 2930 w_rx_24_fifo_data[1]
.sym 2931 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 2941 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2946 rx_24_fifo.wr_addr[7]
.sym 2948 w_rx_24_fifo_data[1]
.sym 2952 rx_24_fifo.wr_addr[6]
.sym 2954 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 2956 rx_24_fifo.wr_addr[0]
.sym 2967 rx_24_fifo.wr_addr[5]
.sym 2970 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 2972 rx_24_fifo.wr_addr[3]
.sym 2973 rx_24_fifo.wr_addr[4]
.sym 2975 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 2977 rx_24_fifo.wr_addr[2]
.sym 2989 rx_24_fifo.wr_addr[6]
.sym 2991 rx_24_fifo.wr_addr[7]
.sym 2994 $nextpnr_ICESTORM_LC_5$O
.sym 2996 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3000 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3002 rx_24_fifo.wr_addr[2]
.sym 3004 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3006 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3008 rx_24_fifo.wr_addr[3]
.sym 3010 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3014 rx_24_fifo.wr_addr[4]
.sym 3016 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3018 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3020 rx_24_fifo.wr_addr[5]
.sym 3022 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3024 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3026 rx_24_fifo.wr_addr[6]
.sym 3028 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3031 rx_24_fifo.wr_addr[7]
.sym 3034 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3044 w_rx_24_fifo_data[24]
.sym 3045 w_rx_24_fifo_data[26]
.sym 3046 w_rx_24_fifo_data[27]
.sym 3047 w_rx_24_fifo_data[31]
.sym 3048 w_rx_24_fifo_data[30]
.sym 3049 w_rx_24_fifo_data[22]
.sym 3050 w_rx_24_fifo_data[25]
.sym 3051 w_rx_24_fifo_data[29]
.sym 3069 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3071 w_rx_24_fifo_data[0]
.sym 3074 rx_24_fifo.wr_addr[6]
.sym 3075 w_rx_24_fifo_push
.sym 3076 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3077 w_rx_09_fifo_data[1]
.sym 3078 rx_24_fifo.wr_addr[0]
.sym 3099 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3114 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3117 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3122 rx_24_fifo.wr_addr[0]
.sym 3123 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3124 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3126 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3133 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3139 rx_24_fifo.wr_addr[0]
.sym 3144 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3149 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3163 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3174 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3176 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3177 lvds_clock_buf
.sym 3178 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3180 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3181 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3182 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3183 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3184 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3185 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3186 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3191 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3192 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3193 rx_24_fifo.wr_addr[5]
.sym 3194 w_rx_24_fifo_data[16]
.sym 3195 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3204 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3205 lvds_rx_09_inst.r_state_if[1]
.sym 3206 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3210 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 3213 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 3214 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3215 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3223 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3237 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 3241 w_rx_24_fifo_data[26]
.sym 3242 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3245 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3249 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3251 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3252 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3259 w_rx_24_fifo_push
.sym 3261 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3284 w_rx_24_fifo_data[26]
.sym 3286 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3289 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3290 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3297 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3298 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3303 w_rx_24_fifo_push
.sym 3304 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3311 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3314 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 3315 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 3316 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 3317 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3318 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3319 w_rx_24_fifo_full
.sym 3320 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3321 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3328 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3334 w_rx_24_fifo_data[28]
.sym 3338 rx_24_fifo.rd_addr_gray_wr[4]
.sym 3343 w_rx_09_fifo_push
.sym 3344 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3345 rx_24_fifo.wr_addr[0]
.sym 3346 rx_24_fifo.wr_addr[7]
.sym 3347 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 3368 lvds_rx_09_inst.r_state_if[1]
.sym 3369 rx_24_fifo.wr_addr[0]
.sym 3371 lvds_rx_09_inst.r_state_if[0]
.sym 3372 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3376 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3377 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3379 w_lvds_rx_09_d0
.sym 3380 w_lvds_rx_09_d1
.sym 3382 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3394 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3400 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3407 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3409 rx_24_fifo.wr_addr[0]
.sym 3412 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3414 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3419 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3424 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3430 lvds_rx_09_inst.r_state_if[1]
.sym 3431 w_lvds_rx_09_d1
.sym 3432 w_lvds_rx_09_d0
.sym 3433 lvds_rx_09_inst.r_state_if[0]
.sym 3439 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3446 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3449 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 3450 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3451 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3452 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 3453 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3454 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3455 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 3456 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3461 rx_24_fifo.wr_addr[7]
.sym 3462 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3465 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3466 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3471 rx_24_fifo.wr_addr_gray[5]
.sym 3473 lvds_rx_09_inst.r_state_if[0]
.sym 3481 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3488 w_rx_24_fifo_data[1]
.sym 3492 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 3494 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 3504 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3506 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3507 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3511 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3513 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3531 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 3544 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 3547 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3549 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3550 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3559 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3581 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3584 rx_24_fifo.rd_addr_gray_wr[5]
.sym 3590 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3597 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3600 lvds_rx_09_inst.r_state_if[1]
.sym 3601 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3606 lvds_rx_09_inst.r_state_if[0]
.sym 3610 w_rx_24_fifo_push
.sym 3612 w_rx_09_fifo_data[1]
.sym 3613 lvds_rx_09_inst.r_state_if[0]
.sym 3617 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3618 w_rx_24_fifo_data[0]
.sym 3622 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3629 lvds_rx_09_inst.r_state_if[1]
.sym 3640 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3644 lvds_rx_24_inst.r_phase_count[0]
.sym 3647 w_lvds_rx_09_d1
.sym 3649 lvds_rx_24_inst.r_phase_count[1]
.sym 3650 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3651 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3652 $PACKER_VCC_NET
.sym 3657 w_lvds_rx_09_d0
.sym 3667 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 3668 lvds_rx_24_inst.r_phase_count[0]
.sym 3669 $nextpnr_ICESTORM_LC_4$O
.sym 3671 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_24_inst.r_phase_count[1]
.sym 3679 lvds_rx_24_inst.r_phase_count[0]
.sym 3683 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3684 $PACKER_VCC_NET
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 3690 w_lvds_rx_09_d1
.sym 3694 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3706 w_lvds_rx_09_d0
.sym 3707 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 3712 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3716 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3719 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3721 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 3723 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3724 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3725 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3726 w_rx_24_fifo_push
.sym 3748 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3750 lvds_rx_09_inst.r_state_if[1]
.sym 3753 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3772 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 3774 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3775 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3781 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3782 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3785 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3786 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3787 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3790 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 3792 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3793 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3796 w_lvds_rx_24_d0
.sym 3800 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3801 w_lvds_rx_24_d1
.sym 3802 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3805 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3806 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3807 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3808 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3811 w_lvds_rx_24_d0
.sym 3812 w_lvds_rx_24_d1
.sym 3813 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3814 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3817 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3818 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3819 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3823 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3825 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3829 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3830 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3831 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3832 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3835 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3836 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 3837 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3838 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3841 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 3842 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3843 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3844 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3849 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3850 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3851 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3854 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 3855 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 3858 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3860 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3909 w_lvds_rx_24_d1
.sym 3911 w_lvds_rx_24_d0
.sym 3912 lvds_rx_09_inst.r_state_if[1]
.sym 3915 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 3919 lvds_rx_09_inst.r_state_if[0]
.sym 3927 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 3936 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3947 w_lvds_rx_24_d0
.sym 3948 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 3958 lvds_rx_09_inst.r_state_if[0]
.sym 3959 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 3960 lvds_rx_09_inst.r_state_if[1]
.sym 3961 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3965 lvds_rx_09_inst.r_state_if[0]
.sym 3967 lvds_rx_09_inst.r_state_if[1]
.sym 3972 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 3973 w_lvds_rx_24_d1
.sym 3982 lvds_rx_09_inst.r_state_if[1]
.sym 3983 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3984 lvds_rx_09_inst.r_state_if[0]
.sym 3985 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 3986 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3987 lvds_clock_buf
.sym 3988 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3990 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3991 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3992 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3993 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 3994 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3995 lvds_rx_09_inst.r_phase_count[1]
.sym 3996 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 4008 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4063 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 4083 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4147 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4207 i_smi_a3$SB_IO_IN
.sym 4209 i_smi_a2$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4254 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4373 lvds_rx_09_inst.o_fifo_data[21]
.sym 4374 lvds_rx_09_inst.o_fifo_data[18]
.sym 4379 $PACKER_VCC_NET
.sym 4380 rx_09_fifo.wr_addr[0]
.sym 4382 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4384 rx_09_fifo.wr_addr[6]
.sym 4385 rx_09_fifo.wr_addr[7]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4408 lvds_rx_09_inst.o_fifo_data[28]
.sym 4410 w_rx_09_fifo_pulled_data[22]
.sym 4419 io_pmod[7]$SB_IO_IN
.sym 4421 rx_09_fifo.wr_addr[4]
.sym 4422 rx_09_fifo.wr_addr[2]
.sym 4424 w_rx_09_fifo_pulled_data[0]
.sym 4425 rx_09_fifo.wr_addr[0]
.sym 4429 rx_09_fifo.wr_addr[2]
.sym 4432 rx_09_fifo.wr_addr[3]
.sym 4446 rx_09_fifo.rd_addr_gray[1]
.sym 4455 rx_09_fifo.rd_addr_gray[6]
.sym 4469 rx_09_fifo.rd_addr_gray_wr[1]
.sym 4471 rx_09_fifo.rd_addr_gray_wr[6]
.sym 4477 rx_09_fifo.rd_addr_gray_wr[1]
.sym 4496 rx_09_fifo.rd_addr_gray[1]
.sym 4506 rx_09_fifo.rd_addr_gray[6]
.sym 4520 rx_09_fifo.rd_addr_gray_wr[6]
.sym 4522 lvds_clock_buf
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4536 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 4539 lvds_rx_09_inst.o_fifo_data[25]
.sym 4543 rx_09_fifo.rd_addr_gray[6]
.sym 4544 lvds_rx_09_inst.o_fifo_data[30]
.sym 4545 lvds_rx_09_inst.o_fifo_data[27]
.sym 4546 lvds_rx_09_inst.o_fifo_data[29]
.sym 4547 rx_09_fifo.rd_addr[7]
.sym 4549 lvds_rx_09_inst.o_fifo_data[10]
.sym 4551 rx_09_fifo.wr_addr[3]
.sym 4558 lvds_rx_09_inst.o_fifo_data[31]
.sym 4565 rx_09_fifo.wr_addr_gray[5]
.sym 4568 rx_09_fifo.wr_addr_gray[0]
.sym 4572 rx_09_fifo.wr_addr_gray[2]
.sym 4578 rx_09_fifo.wr_addr_gray[3]
.sym 4590 rx_09_fifo.wr_addr_gray_rd[5]
.sym 4599 rx_09_fifo.wr_addr_gray[2]
.sym 4605 rx_09_fifo.wr_addr_gray[5]
.sym 4611 rx_09_fifo.wr_addr_gray[0]
.sym 4624 rx_09_fifo.wr_addr_gray[3]
.sym 4634 rx_09_fifo.wr_addr_gray_rd[5]
.sym 4645 r_counter[0]_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4655 rx_09_fifo.wr_addr_gray_rd[3]
.sym 4659 rx_09_fifo.wr_addr_gray_rd[2]
.sym 4660 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4662 lvds_rx_09_inst.o_fifo_data[7]
.sym 4668 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4669 w_rx_09_fifo_data[1]
.sym 4680 rx_09_fifo.rd_addr[3]
.sym 4681 io_pmod[5]$SB_IO_IN
.sym 4697 rx_09_fifo.wr_addr[0]
.sym 4698 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 4701 w_rx_09_fifo_push
.sym 4707 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4708 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4713 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 4714 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4715 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4716 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4719 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4723 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 4728 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4734 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 4735 rx_09_fifo.wr_addr[0]
.sym 4739 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4745 w_rx_09_fifo_push
.sym 4748 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4752 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4753 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4759 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4765 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4767 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4768 lvds_clock_buf
.sym 4769 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 4782 rx_09_fifo.wr_addr_gray[6]
.sym 4783 w_rx_09_fifo_pulled_data[14]
.sym 4784 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 4785 rx_09_fifo.rd_addr[2]
.sym 4786 rx_09_fifo.rd_addr[4]
.sym 4787 w_rx_09_fifo_pulled_data[15]
.sym 4789 w_rx_09_fifo_pulled_data[8]
.sym 4791 rx_09_fifo.rd_addr[1]
.sym 4798 w_rx_24_fifo_push
.sym 4799 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 rx_09_fifo.wr_addr[4]
.sym 4813 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 4814 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 4818 rx_09_fifo.wr_addr[3]
.sym 4825 rx_09_fifo.wr_addr[7]
.sym 4828 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 4829 rx_09_fifo.wr_addr[5]
.sym 4830 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4832 rx_09_fifo.wr_addr[2]
.sym 4833 rx_09_fifo.wr_addr[6]
.sym 4838 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4843 $nextpnr_ICESTORM_LC_3$O
.sym 4845 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 4852 rx_09_fifo.wr_addr[2]
.sym 4853 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4855 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 4857 rx_09_fifo.wr_addr[3]
.sym 4859 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 4861 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 4864 rx_09_fifo.wr_addr[4]
.sym 4865 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 4867 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 4870 rx_09_fifo.wr_addr[5]
.sym 4871 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 4873 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 4875 rx_09_fifo.wr_addr[6]
.sym 4877 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 4881 rx_09_fifo.wr_addr[7]
.sym 4883 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 4886 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 4887 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 4888 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 4889 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4935 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 4936 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4937 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 4938 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 4939 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 4940 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 4941 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 4942 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 4943 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 4944 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 4945 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 4946 w_rx_09_fifo_full
.sym 4947 w_rx_09_fifo_push
.sym 4948 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 4949 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 4954 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 4956 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4957 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 4959 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 4960 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4962 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 4963 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 4964 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 4965 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4967 w_rx_09_fifo_push
.sym 4968 w_rx_09_fifo_full
.sym 4969 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4970 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 4973 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 4974 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 4975 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 4976 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4979 w_rx_09_fifo_push
.sym 4980 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 4981 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 4982 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 4985 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 4986 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 4987 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 4988 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 4991 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4992 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4993 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 4997 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 4999 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5003 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5004 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 5005 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5006 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5009 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5010 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5011 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5012 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[0]
.sym 5017 w_rx_24_fifo_pulled_data[1]
.sym 5018 w_rx_24_fifo_pulled_data[2]
.sym 5019 w_rx_24_fifo_pulled_data[3]
.sym 5020 w_rx_24_fifo_pulled_data[4]
.sym 5021 w_rx_24_fifo_pulled_data[5]
.sym 5022 w_rx_24_fifo_pulled_data[6]
.sym 5023 w_rx_24_fifo_pulled_data[7]
.sym 5038 w_rx_09_fifo_full
.sym 5039 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5040 w_rx_24_fifo_data[20]
.sym 5041 rx_24_fifo.wr_addr[2]
.sym 5043 rx_24_fifo.wr_addr[5]
.sym 5044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5045 w_rx_09_fifo_full
.sym 5046 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5049 i_smi_a3$SB_IO_IN
.sym 5050 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5051 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5065 w_rx_24_fifo_data[17]
.sym 5067 w_rx_24_fifo_data[0]
.sym 5069 w_rx_24_fifo_data[18]
.sym 5070 w_rx_24_fifo_data[2]
.sym 5083 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5087 w_rx_24_fifo_data[4]
.sym 5103 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5105 w_rx_24_fifo_data[17]
.sym 5108 w_rx_24_fifo_data[4]
.sym 5110 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5115 w_rx_24_fifo_data[18]
.sym 5117 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5120 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5122 w_rx_24_fifo_data[0]
.sym 5126 w_rx_24_fifo_data[2]
.sym 5127 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[8]
.sym 5140 w_rx_24_fifo_pulled_data[9]
.sym 5141 w_rx_24_fifo_pulled_data[10]
.sym 5142 w_rx_24_fifo_pulled_data[11]
.sym 5143 w_rx_24_fifo_pulled_data[12]
.sym 5144 w_rx_24_fifo_pulled_data[13]
.sym 5145 w_rx_24_fifo_pulled_data[14]
.sym 5146 w_rx_24_fifo_pulled_data[15]
.sym 5148 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5149 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5154 w_rx_24_fifo_data[7]
.sym 5155 w_rx_24_fifo_data[0]
.sym 5157 rx_24_fifo.wr_addr[0]
.sym 5159 w_rx_24_fifo_data[6]
.sym 5160 rx_24_fifo.wr_addr[6]
.sym 5161 w_rx_24_fifo_data[17]
.sym 5163 w_rx_24_fifo_data[11]
.sym 5164 w_rx_24_fifo_data[19]
.sym 5168 w_rx_24_fifo_pulled_data[14]
.sym 5169 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5171 w_rx_24_fifo_data[14]
.sym 5181 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5182 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[3]
.sym 5183 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[2]
.sym 5184 w_rx_24_fifo_data[21]
.sym 5185 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 5186 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 5189 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 5190 w_rx_24_fifo_data[19]
.sym 5191 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5192 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 5193 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5194 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5195 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5197 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 5198 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 5199 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[1]
.sym 5200 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 5207 w_rx_24_fifo_push
.sym 5209 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[0]
.sym 5210 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[0]
.sym 5211 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5213 w_rx_24_fifo_push
.sym 5214 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 5215 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[0]
.sym 5216 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[1]
.sym 5219 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5220 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 5221 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 5222 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5225 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5226 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[2]
.sym 5231 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 5232 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5233 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 5234 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 5239 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5240 w_rx_24_fifo_data[19]
.sym 5243 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[2]
.sym 5244 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 5245 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[0]
.sym 5246 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[3]
.sym 5250 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5251 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 5256 w_rx_24_fifo_data[21]
.sym 5258 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5259 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5260 lvds_clock_buf
.sym 5261 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5262 w_rx_24_fifo_pulled_data[16]
.sym 5263 w_rx_24_fifo_pulled_data[17]
.sym 5264 w_rx_24_fifo_pulled_data[18]
.sym 5265 w_rx_24_fifo_pulled_data[19]
.sym 5266 w_rx_24_fifo_pulled_data[20]
.sym 5267 w_rx_24_fifo_pulled_data[21]
.sym 5268 w_rx_24_fifo_pulled_data[22]
.sym 5269 w_rx_24_fifo_pulled_data[23]
.sym 5273 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5274 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5275 w_rx_24_fifo_data[9]
.sym 5277 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5280 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 5281 w_rx_24_fifo_data[10]
.sym 5282 w_rx_24_fifo_data[8]
.sym 5289 w_rx_24_fifo_push
.sym 5290 w_rx_24_fifo_push
.sym 5293 $PACKER_VCC_NET
.sym 5294 w_rx_24_fifo_data[18]
.sym 5297 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5305 w_rx_24_fifo_data[27]
.sym 5309 w_rx_24_fifo_data[25]
.sym 5310 w_rx_24_fifo_data[23]
.sym 5311 w_rx_24_fifo_data[24]
.sym 5312 w_rx_24_fifo_data[20]
.sym 5326 w_rx_24_fifo_data[29]
.sym 5329 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5330 w_rx_24_fifo_data[28]
.sym 5332 w_rx_24_fifo_data[22]
.sym 5336 w_rx_24_fifo_data[22]
.sym 5337 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5342 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5344 w_rx_24_fifo_data[24]
.sym 5350 w_rx_24_fifo_data[25]
.sym 5351 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5354 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5356 w_rx_24_fifo_data[29]
.sym 5362 w_rx_24_fifo_data[28]
.sym 5363 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5368 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5369 w_rx_24_fifo_data[20]
.sym 5373 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5375 w_rx_24_fifo_data[23]
.sym 5379 w_rx_24_fifo_data[27]
.sym 5380 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5382 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5383 lvds_clock_buf
.sym 5384 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5385 w_rx_24_fifo_pulled_data[24]
.sym 5386 w_rx_24_fifo_pulled_data[25]
.sym 5387 w_rx_24_fifo_pulled_data[26]
.sym 5388 w_rx_24_fifo_pulled_data[27]
.sym 5389 w_rx_24_fifo_pulled_data[28]
.sym 5390 w_rx_24_fifo_pulled_data[29]
.sym 5391 w_rx_24_fifo_pulled_data[30]
.sym 5392 w_rx_24_fifo_pulled_data[31]
.sym 5401 rx_24_fifo.wr_addr[7]
.sym 5402 rx_24_fifo.wr_addr[0]
.sym 5405 w_rx_24_fifo_empty
.sym 5419 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5442 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5445 rx_24_fifo.wr_addr[4]
.sym 5447 rx_24_fifo.wr_addr[5]
.sym 5450 rx_24_fifo.wr_addr[7]
.sym 5451 rx_24_fifo.wr_addr[0]
.sym 5452 rx_24_fifo.wr_addr[3]
.sym 5453 rx_24_fifo.wr_addr[6]
.sym 5457 rx_24_fifo.wr_addr[2]
.sym 5458 $nextpnr_ICESTORM_LC_9$O
.sym 5461 rx_24_fifo.wr_addr[0]
.sym 5464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5466 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5468 rx_24_fifo.wr_addr[0]
.sym 5470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5473 rx_24_fifo.wr_addr[2]
.sym 5474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5479 rx_24_fifo.wr_addr[3]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5484 rx_24_fifo.wr_addr[4]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5491 rx_24_fifo.wr_addr[5]
.sym 5492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5494 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5497 rx_24_fifo.wr_addr[6]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5503 rx_24_fifo.wr_addr[7]
.sym 5504 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5529 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5531 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5533 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5535 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5537 w_rx_09_fifo_full
.sym 5538 rx_24_fifo.rd_addr_gray[5]
.sym 5541 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5549 w_rx_24_fifo_push
.sym 5550 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5551 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5552 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5553 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 5554 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5555 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5556 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5558 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5559 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5560 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5561 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5562 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5563 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 5564 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5568 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5570 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5574 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 5577 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5578 w_rx_24_fifo_full
.sym 5579 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5580 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5582 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5583 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5584 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5585 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5588 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 5589 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5590 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5591 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5594 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5595 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5596 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5600 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5601 w_rx_24_fifo_push
.sym 5602 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5603 w_rx_24_fifo_full
.sym 5607 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5608 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5612 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5613 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 5615 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 5619 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5621 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5624 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5625 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5629 lvds_clock_buf
.sym 5630 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5645 w_rx_24_fifo_full
.sym 5653 w_rx_24_fifo_push
.sym 5654 lvds_rx_09_inst.r_state_if[0]
.sym 5656 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5657 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5662 w_rx_24_fifo_full
.sym 5665 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5672 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5673 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5674 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5675 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5676 rx_24_fifo.rd_addr_gray_wr[4]
.sym 5677 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5678 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5680 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5681 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5682 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5683 rx_24_fifo.wr_addr[0]
.sym 5684 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5685 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5686 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5688 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5697 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5698 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5702 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5705 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5706 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5707 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5708 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5711 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5717 rx_24_fifo.wr_addr[0]
.sym 5718 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5725 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5729 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5730 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5731 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5732 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5738 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5741 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5742 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5743 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5744 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5748 rx_24_fifo.rd_addr_gray_wr[4]
.sym 5752 lvds_clock_buf
.sym 5777 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5780 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 5781 w_rx_24_fifo_push
.sym 5785 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5796 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5810 rx_24_fifo.rd_addr_gray[5]
.sym 5830 rx_24_fifo.rd_addr_gray[5]
.sym 5865 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5875 lvds_clock_buf
.sym 5890 rx_24_fifo.rd_addr_gray_wr[4]
.sym 5894 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5895 w_rx_09_fifo_push
.sym 5898 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5900 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5909 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5919 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5920 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5922 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5924 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5927 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5928 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5930 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5932 w_rx_24_fifo_full
.sym 5951 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5953 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5954 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5963 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5964 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5965 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5975 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5976 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5982 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5983 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5987 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5988 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5989 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5993 w_rx_24_fifo_full
.sym 5995 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5996 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5997 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5998 lvds_clock_buf
.sym 5999 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 6021 lvds_rx_09_inst.r_state_if[0]
.sym 6045 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6046 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 6049 i_smi_a1_SB_LUT4_I1_O[3]
.sym 6051 lvds_rx_09_inst.r_state_if[0]
.sym 6052 lvds_rx_09_inst.r_state_if[1]
.sym 6053 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 6054 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6068 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 6074 lvds_rx_09_inst.r_state_if[1]
.sym 6075 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 6076 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6080 i_smi_a1_SB_LUT4_I1_O[3]
.sym 6081 lvds_rx_09_inst.r_state_if[1]
.sym 6082 lvds_rx_09_inst.r_state_if[0]
.sym 6099 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 6112 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6120 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 6121 lvds_clock_buf
.sym 6122 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 6137 lvds_rx_09_inst.r_state_if[0]
.sym 6139 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6164 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 6167 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6170 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6171 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 6173 lvds_rx_09_inst.r_phase_count[0]
.sym 6181 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 6183 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 6184 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 6186 lvds_rx_09_inst.r_phase_count[1]
.sym 6190 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 6191 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 6192 $PACKER_VCC_NET
.sym 6193 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 6195 $PACKER_VCC_NET
.sym 6196 $nextpnr_ICESTORM_LC_2$O
.sym 6199 lvds_rx_09_inst.r_phase_count[0]
.sym 6202 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6204 lvds_rx_09_inst.r_phase_count[1]
.sym 6205 $PACKER_VCC_NET
.sym 6206 lvds_rx_09_inst.r_phase_count[0]
.sym 6210 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 6211 $PACKER_VCC_NET
.sym 6212 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6215 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 6216 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 6217 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 6218 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 6222 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 6224 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6228 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 6230 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6234 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6239 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 6240 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 6241 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 6242 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 6243 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 6244 lvds_clock_buf
.sym 6245 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6257 o_shdn_tx_lna$SB_IO_OUT
.sym 6260 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 6261 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 6273 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_Q_E
.sym 6274 $PACKER_VCC_NET
.sym 6277 $PACKER_VCC_NET
.sym 6282 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 6347 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 6349 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 6350 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 6352 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 6353 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_09_fifo.wr_addr[6]
.sym 6387 lvds_rx_09_inst.o_fifo_data[22]
.sym 6389 rx_09_fifo.wr_addr[7]
.sym 6391 rx_09_fifo.wr_addr[3]
.sym 6392 rx_09_fifo.wr_addr[0]
.sym 6393 $PACKER_VCC_NET
.sym 6395 lvds_rx_09_inst.o_fifo_data[19]
.sym 6396 lvds_rx_09_inst.o_fifo_data[18]
.sym 6397 lvds_rx_09_inst.o_fifo_data[21]
.sym 6398 lvds_rx_09_inst.o_fifo_data[20]
.sym 6399 lvds_rx_09_inst.o_fifo_data[23]
.sym 6400 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6401 $PACKER_VCC_NET
.sym 6403 rx_09_fifo.wr_addr[5]
.sym 6404 $PACKER_VCC_NET
.sym 6406 w_rx_09_fifo_push
.sym 6407 lvds_rx_09_inst.o_fifo_data[16]
.sym 6408 rx_09_fifo.wr_addr[4]
.sym 6413 lvds_rx_09_inst.o_fifo_data[17]
.sym 6415 rx_09_fifo.wr_addr[2]
.sym 6422 rx_09_fifo.rd_addr_gray[2]
.sym 6423 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6425 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 6426 rx_09_fifo.rd_addr_gray[4]
.sym 6427 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 6428 rx_09_fifo.rd_addr_gray[3]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 lvds_rx_09_inst.o_fifo_data[16]
.sym 6452 lvds_rx_09_inst.o_fifo_data[17]
.sym 6453 lvds_rx_09_inst.o_fifo_data[18]
.sym 6454 lvds_rx_09_inst.o_fifo_data[19]
.sym 6455 lvds_rx_09_inst.o_fifo_data[20]
.sym 6456 lvds_rx_09_inst.o_fifo_data[21]
.sym 6457 lvds_rx_09_inst.o_fifo_data[22]
.sym 6458 lvds_rx_09_inst.o_fifo_data[23]
.sym 6459 w_rx_09_fifo_push
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6465 lvds_rx_09_inst.o_fifo_data[19]
.sym 6471 lvds_rx_09_inst.o_fifo_data[31]
.sym 6475 lvds_rx_09_inst.o_fifo_data[22]
.sym 6478 $PACKER_VCC_NET
.sym 6480 w_rx_09_fifo_push
.sym 6481 lvds_rx_09_inst.o_fifo_data[16]
.sym 6483 rx_09_fifo.rd_addr[0]
.sym 6487 lvds_rx_09_inst.o_fifo_data[17]
.sym 6489 lvds_rx_09_inst.o_fifo_data[26]
.sym 6490 rx_09_fifo.rd_addr[6]
.sym 6493 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 6494 w_rx_09_fifo_pulled_data[20]
.sym 6495 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6496 w_rx_09_fifo_pulled_data[21]
.sym 6497 w_rx_09_fifo_pulled_data[24]
.sym 6501 w_rx_09_fifo_pulled_data[23]
.sym 6503 w_rx_09_fifo_pulled_data[16]
.sym 6506 w_rx_09_fifo_push
.sym 6507 w_rx_09_fifo_pulled_data[18]
.sym 6508 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6510 lvds_rx_09_inst.o_fifo_data[20]
.sym 6511 w_rx_09_fifo_pulled_data[30]
.sym 6513 io_pmod[4]$SB_IO_IN
.sym 6514 $PACKER_VCC_NET
.sym 6515 rx_09_fifo.wr_addr[5]
.sym 6518 $PACKER_VCC_NET
.sym 6528 rx_09_fifo.rd_addr[4]
.sym 6529 lvds_rx_09_inst.o_fifo_data[24]
.sym 6530 lvds_rx_09_inst.o_fifo_data[27]
.sym 6531 lvds_rx_09_inst.o_fifo_data[30]
.sym 6533 rx_09_fifo.rd_addr[5]
.sym 6534 lvds_rx_09_inst.o_fifo_data[25]
.sym 6535 lvds_rx_09_inst.o_fifo_data[28]
.sym 6538 rx_09_fifo.rd_addr[3]
.sym 6539 rx_09_fifo.rd_addr[2]
.sym 6540 rx_09_fifo.rd_addr[7]
.sym 6541 lvds_rx_09_inst.o_fifo_data[29]
.sym 6542 rx_09_fifo.rd_addr[1]
.sym 6543 rx_09_fifo.rd_addr[0]
.sym 6544 rx_09_fifo.rd_addr[6]
.sym 6545 lvds_rx_09_inst.o_fifo_data[26]
.sym 6546 $PACKER_VCC_NET
.sym 6548 $PACKER_VCC_NET
.sym 6550 lvds_rx_09_inst.o_fifo_data[31]
.sym 6554 $PACKER_VCC_NET
.sym 6557 w_rx_09_fifo_pull
.sym 6560 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 6561 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 6562 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6564 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6566 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6567 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.rd_addr[2]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 lvds_rx_09_inst.o_fifo_data[26]
.sym 6591 lvds_rx_09_inst.o_fifo_data[27]
.sym 6592 lvds_rx_09_inst.o_fifo_data[28]
.sym 6593 lvds_rx_09_inst.o_fifo_data[29]
.sym 6594 lvds_rx_09_inst.o_fifo_data[30]
.sym 6595 lvds_rx_09_inst.o_fifo_data[31]
.sym 6596 lvds_rx_09_inst.o_fifo_data[24]
.sym 6597 lvds_rx_09_inst.o_fifo_data[25]
.sym 6605 rx_09_fifo.rd_addr[2]
.sym 6606 rx_09_fifo.rd_addr[3]
.sym 6609 rx_09_fifo.rd_addr[5]
.sym 6610 rx_09_fifo.rd_addr[1]
.sym 6611 rx_09_fifo.rd_addr[0]
.sym 6612 rx_09_fifo.rd_addr[4]
.sym 6613 lvds_rx_09_inst.o_fifo_data[24]
.sym 6614 $PACKER_VCC_NET
.sym 6615 w_rx_09_fifo_pulled_data[26]
.sym 6616 w_rx_09_fifo_pulled_data[19]
.sym 6617 w_rx_09_fifo_pulled_data[27]
.sym 6618 rx_09_fifo.rd_addr_gray[4]
.sym 6619 w_rx_09_fifo_pulled_data[28]
.sym 6620 $PACKER_VCC_NET
.sym 6621 w_rx_09_fifo_pulled_data[9]
.sym 6622 rx_09_fifo.rd_addr_gray[3]
.sym 6625 w_rx_09_fifo_pulled_data[31]
.sym 6633 lvds_rx_09_inst.o_fifo_data[6]
.sym 6634 io_pmod[7]$SB_IO_IN
.sym 6636 lvds_rx_09_inst.o_fifo_data[7]
.sym 6637 $PACKER_VCC_NET
.sym 6639 rx_09_fifo.wr_addr[0]
.sym 6640 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6643 w_rx_09_fifo_data[1]
.sym 6644 io_pmod[6]$SB_IO_IN
.sym 6645 rx_09_fifo.wr_addr[2]
.sym 6648 rx_09_fifo.wr_addr[6]
.sym 6649 w_rx_09_fifo_data[0]
.sym 6650 w_rx_09_fifo_push
.sym 6652 io_pmod[5]$SB_IO_IN
.sym 6653 rx_09_fifo.wr_addr[3]
.sym 6655 rx_09_fifo.wr_addr[4]
.sym 6656 io_pmod[4]$SB_IO_IN
.sym 6657 $PACKER_VCC_NET
.sym 6658 rx_09_fifo.wr_addr[5]
.sym 6660 rx_09_fifo.wr_addr[7]
.sym 6661 $PACKER_VCC_NET
.sym 6662 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6663 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 6664 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 6665 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 6666 rx_09_fifo.rd_addr_gray_wr[2]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6668 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 6669 rx_09_fifo.rd_addr_gray_wr[5]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[4]$SB_IO_IN
.sym 6694 io_pmod[5]$SB_IO_IN
.sym 6695 io_pmod[6]$SB_IO_IN
.sym 6696 io_pmod[7]$SB_IO_IN
.sym 6697 lvds_rx_09_inst.o_fifo_data[6]
.sym 6698 lvds_rx_09_inst.o_fifo_data[7]
.sym 6699 w_rx_09_fifo_push
.sym 6701 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6704 w_rx_09_fifo_pulled_data[0]
.sym 6706 w_rx_09_fifo_pulled_data[22]
.sym 6707 lvds_rx_09_inst.o_fifo_data[6]
.sym 6708 lvds_rx_09_inst.o_fifo_data[28]
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6712 io_pmod[6]$SB_IO_IN
.sym 6718 w_rx_09_fifo_pulled_data[13]
.sym 6719 rx_09_fifo.rd_addr[0]
.sym 6720 w_rx_09_fifo_push
.sym 6725 rx_09_fifo.rd_addr[6]
.sym 6727 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 6732 lvds_rx_09_inst.o_fifo_data[15]
.sym 6733 rx_09_fifo.rd_addr[5]
.sym 6734 rx_09_fifo.rd_addr[0]
.sym 6737 lvds_rx_09_inst.o_fifo_data[10]
.sym 6738 rx_09_fifo.rd_addr[2]
.sym 6739 lvds_rx_09_inst.o_fifo_data[8]
.sym 6741 lvds_rx_09_inst.o_fifo_data[9]
.sym 6742 rx_09_fifo.rd_addr[1]
.sym 6743 lvds_rx_09_inst.o_fifo_data[13]
.sym 6744 lvds_rx_09_inst.o_fifo_data[12]
.sym 6745 lvds_rx_09_inst.o_fifo_data[11]
.sym 6746 lvds_rx_09_inst.o_fifo_data[14]
.sym 6747 rx_09_fifo.rd_addr[4]
.sym 6748 rx_09_fifo.rd_addr[6]
.sym 6749 rx_09_fifo.rd_addr[7]
.sym 6750 $PACKER_VCC_NET
.sym 6752 $PACKER_VCC_NET
.sym 6756 rx_09_fifo.rd_addr[3]
.sym 6758 $PACKER_VCC_NET
.sym 6761 w_rx_09_fifo_pull
.sym 6764 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 6767 rx_09_fifo.rd_addr_gray_wr[3]
.sym 6768 rx_09_fifo.rd_addr_gray_wr[4]
.sym 6770 io_smi_data[6]$SB_IO_OUT
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.rd_addr[2]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 lvds_rx_09_inst.o_fifo_data[10]
.sym 6795 lvds_rx_09_inst.o_fifo_data[11]
.sym 6796 lvds_rx_09_inst.o_fifo_data[12]
.sym 6797 lvds_rx_09_inst.o_fifo_data[13]
.sym 6798 lvds_rx_09_inst.o_fifo_data[14]
.sym 6799 lvds_rx_09_inst.o_fifo_data[15]
.sym 6800 lvds_rx_09_inst.o_fifo_data[8]
.sym 6801 lvds_rx_09_inst.o_fifo_data[9]
.sym 6806 lvds_rx_09_inst.o_fifo_data[15]
.sym 6807 rx_09_fifo.rd_addr[5]
.sym 6809 w_rx_09_fifo_pulled_data[0]
.sym 6811 lvds_rx_09_inst.o_fifo_data[13]
.sym 6812 lvds_rx_09_inst.o_fifo_data[12]
.sym 6813 lvds_rx_09_inst.o_fifo_data[11]
.sym 6814 lvds_rx_09_inst.o_fifo_data[14]
.sym 6815 lvds_rx_09_inst.o_fifo_data[8]
.sym 6816 io_pmod[7]$SB_IO_IN
.sym 6817 lvds_rx_09_inst.o_fifo_data[9]
.sym 6821 w_rx_24_fifo_pulled_data[11]
.sym 6823 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6827 rx_09_fifo.rd_addr_gray[5]
.sym 6828 rx_09_fifo.rd_addr_gray_wr[5]
.sym 6866 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6867 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6869 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 6870 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 6871 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6872 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 i_smi_a3$SB_IO_IN
.sym 6916 w_smi_data_output[4]
.sym 6917 lvds_rx_09_inst.o_fifo_data[10]
.sym 6920 w_rx_09_fifo_push
.sym 6922 w_rx_24_fifo_pulled_data[9]
.sym 6924 w_rx_24_fifo_pulled_data[10]
.sym 6925 w_rx_24_fifo_pulled_data[0]
.sym 6926 $PACKER_VCC_NET
.sym 6928 w_rx_24_fifo_pulled_data[12]
.sym 6931 $PACKER_VCC_NET
.sym 6968 w_rx_24_fifo_data[17]
.sym 6969 w_rx_24_fifo_data[16]
.sym 6970 w_rx_24_fifo_data[18]
.sym 6971 w_rx_24_fifo_data[5]
.sym 6972 w_rx_24_fifo_data[3]
.sym 6973 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6974 w_rx_24_fifo_data[13]
.sym 6975 w_rx_24_fifo_data[15]
.sym 7010 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7011 w_rx_24_fifo_data[11]
.sym 7013 io_pmod[5]$SB_IO_IN
.sym 7016 w_rx_24_fifo_pulled_data[14]
.sym 7021 w_rx_24_fifo_data[14]
.sym 7023 $PACKER_VCC_NET
.sym 7024 $PACKER_VCC_NET
.sym 7025 w_rx_24_fifo_pulled_data[15]
.sym 7026 $PACKER_VCC_NET
.sym 7027 $PACKER_VCC_NET
.sym 7028 rx_24_fifo.rd_addr[1]
.sym 7030 rx_24_fifo.wr_addr[3]
.sym 7031 w_rx_24_fifo_data[17]
.sym 7032 rx_24_fifo.wr_addr[4]
.sym 7033 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7038 rx_24_fifo.wr_addr[4]
.sym 7040 rx_24_fifo.wr_addr[6]
.sym 7041 w_rx_24_fifo_data[6]
.sym 7042 $PACKER_VCC_NET
.sym 7043 w_rx_24_fifo_data[2]
.sym 7044 w_rx_24_fifo_data[7]
.sym 7045 w_rx_24_fifo_data[0]
.sym 7047 rx_24_fifo.wr_addr[0]
.sym 7049 $PACKER_VCC_NET
.sym 7050 $PACKER_VCC_NET
.sym 7051 w_rx_24_fifo_push
.sym 7052 w_rx_24_fifo_data[4]
.sym 7054 rx_24_fifo.wr_addr[2]
.sym 7055 rx_24_fifo.wr_addr[3]
.sym 7058 w_rx_24_fifo_data[3]
.sym 7059 rx_24_fifo.wr_addr[7]
.sym 7062 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7064 rx_24_fifo.wr_addr[5]
.sym 7065 w_rx_24_fifo_data[5]
.sym 7069 w_rx_24_fifo_data[1]
.sym 7070 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7071 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 7072 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7073 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7074 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7075 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7076 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7077 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[0]
.sym 7100 w_rx_24_fifo_data[1]
.sym 7101 w_rx_24_fifo_data[2]
.sym 7102 w_rx_24_fifo_data[3]
.sym 7103 w_rx_24_fifo_data[4]
.sym 7104 w_rx_24_fifo_data[5]
.sym 7105 w_rx_24_fifo_data[6]
.sym 7106 w_rx_24_fifo_data[7]
.sym 7107 w_rx_24_fifo_push
.sym 7112 w_rx_24_fifo_pulled_data[0]
.sym 7113 w_rx_24_fifo_data[11]
.sym 7115 w_rx_24_fifo_data[5]
.sym 7119 w_rx_24_fifo_data[14]
.sym 7121 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7123 w_rx_24_fifo_data[18]
.sym 7124 w_rx_24_fifo_pulled_data[24]
.sym 7128 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 7130 w_rx_24_fifo_pulled_data[27]
.sym 7132 w_rx_09_fifo_push
.sym 7133 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7134 w_rx_24_fifo_pulled_data[29]
.sym 7140 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7143 w_rx_24_fifo_data[8]
.sym 7144 w_rx_24_fifo_data[9]
.sym 7146 w_rx_24_fifo_data[13]
.sym 7148 w_rx_24_fifo_data[10]
.sym 7150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7151 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7152 w_rx_24_fifo_data[12]
.sym 7153 w_rx_24_fifo_pull
.sym 7154 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7155 w_rx_24_fifo_data[15]
.sym 7157 w_rx_24_fifo_data[14]
.sym 7158 $PACKER_VCC_NET
.sym 7161 $PACKER_VCC_NET
.sym 7162 $PACKER_VCC_NET
.sym 7164 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7165 w_rx_24_fifo_data[11]
.sym 7166 rx_24_fifo.rd_addr[1]
.sym 7167 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7171 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7172 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 7174 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7175 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 7176 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7177 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7178 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7179 w_rx_24_fifo_empty
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7189 rx_24_fifo.rd_addr[1]
.sym 7191 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7194 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7195 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7196 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[10]
.sym 7203 w_rx_24_fifo_data[11]
.sym 7204 w_rx_24_fifo_data[12]
.sym 7205 w_rx_24_fifo_data[13]
.sym 7206 w_rx_24_fifo_data[14]
.sym 7207 w_rx_24_fifo_data[15]
.sym 7208 w_rx_24_fifo_data[8]
.sym 7209 w_rx_24_fifo_data[9]
.sym 7219 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7220 w_rx_24_fifo_data[12]
.sym 7221 w_rx_24_fifo_pull
.sym 7222 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 7226 w_rx_24_fifo_pull
.sym 7227 w_rx_24_fifo_pulled_data[30]
.sym 7229 w_rx_24_fifo_pulled_data[11]
.sym 7230 w_rx_24_fifo_pulled_data[22]
.sym 7231 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7232 rx_24_fifo.wr_addr_gray[6]
.sym 7235 w_rx_24_fifo_pulled_data[26]
.sym 7236 rx_24_fifo.wr_addr[6]
.sym 7242 rx_24_fifo.wr_addr[6]
.sym 7243 w_rx_24_fifo_data[20]
.sym 7244 rx_24_fifo.wr_addr[4]
.sym 7247 w_rx_24_fifo_data[22]
.sym 7248 rx_24_fifo.wr_addr[0]
.sym 7249 rx_24_fifo.wr_addr[7]
.sym 7250 $PACKER_VCC_NET
.sym 7253 $PACKER_VCC_NET
.sym 7255 w_rx_24_fifo_data[19]
.sym 7258 w_rx_24_fifo_data[17]
.sym 7259 w_rx_24_fifo_data[18]
.sym 7261 w_rx_24_fifo_data[16]
.sym 7262 w_rx_24_fifo_data[21]
.sym 7264 rx_24_fifo.wr_addr[2]
.sym 7266 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7268 rx_24_fifo.wr_addr[5]
.sym 7270 rx_24_fifo.wr_addr[3]
.sym 7271 w_rx_24_fifo_push
.sym 7273 w_rx_24_fifo_data[23]
.sym 7274 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7275 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 7276 rx_24_fifo.rd_addr_gray_wr[7]
.sym 7277 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7278 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 7279 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7280 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7281 rx_24_fifo.rd_addr[1]
.sym 7282 $PACKER_VCC_NET
.sym 7283 $PACKER_VCC_NET
.sym 7284 $PACKER_VCC_NET
.sym 7285 $PACKER_VCC_NET
.sym 7286 $PACKER_VCC_NET
.sym 7287 $PACKER_VCC_NET
.sym 7288 $PACKER_VCC_NET
.sym 7289 $PACKER_VCC_NET
.sym 7290 rx_24_fifo.wr_addr[0]
.sym 7291 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7301 lvds_clock_buf
.sym 7302 $PACKER_VCC_NET
.sym 7303 w_rx_24_fifo_data[16]
.sym 7304 w_rx_24_fifo_data[17]
.sym 7305 w_rx_24_fifo_data[18]
.sym 7306 w_rx_24_fifo_data[19]
.sym 7307 w_rx_24_fifo_data[20]
.sym 7308 w_rx_24_fifo_data[21]
.sym 7309 w_rx_24_fifo_data[22]
.sym 7310 w_rx_24_fifo_data[23]
.sym 7311 w_rx_24_fifo_push
.sym 7316 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7320 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7324 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7329 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7331 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 7332 w_rx_09_fifo_push
.sym 7334 $PACKER_VCC_NET
.sym 7335 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7337 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 7339 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 7344 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7348 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7351 $PACKER_VCC_NET
.sym 7354 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7355 $PACKER_VCC_NET
.sym 7357 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7358 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7359 $PACKER_VCC_NET
.sym 7361 w_rx_24_fifo_data[26]
.sym 7362 w_rx_24_fifo_data[27]
.sym 7364 w_rx_24_fifo_pull
.sym 7365 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7366 w_rx_24_fifo_data[25]
.sym 7367 rx_24_fifo.rd_addr[1]
.sym 7368 w_rx_24_fifo_data[24]
.sym 7371 w_rx_24_fifo_data[31]
.sym 7372 w_rx_24_fifo_data[30]
.sym 7373 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7374 w_rx_24_fifo_data[28]
.sym 7375 w_rx_24_fifo_data[29]
.sym 7376 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 7377 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 7378 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7379 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7380 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7381 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7382 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7383 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7384 $PACKER_VCC_NET
.sym 7385 $PACKER_VCC_NET
.sym 7386 $PACKER_VCC_NET
.sym 7387 $PACKER_VCC_NET
.sym 7388 $PACKER_VCC_NET
.sym 7389 $PACKER_VCC_NET
.sym 7390 $PACKER_VCC_NET
.sym 7391 $PACKER_VCC_NET
.sym 7392 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7393 rx_24_fifo.rd_addr[1]
.sym 7395 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7396 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7397 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7398 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7399 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7400 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7403 r_counter[0]_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 w_rx_24_fifo_pull
.sym 7406 w_rx_24_fifo_data[26]
.sym 7407 w_rx_24_fifo_data[27]
.sym 7408 w_rx_24_fifo_data[28]
.sym 7409 w_rx_24_fifo_data[29]
.sym 7410 w_rx_24_fifo_data[30]
.sym 7411 w_rx_24_fifo_data[31]
.sym 7412 w_rx_24_fifo_data[24]
.sym 7413 w_rx_24_fifo_data[25]
.sym 7420 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 7429 rx_24_fifo.rd_addr_gray_wr[7]
.sym 7479 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 7481 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7482 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 7483 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 7528 $PACKER_VCC_NET
.sym 7532 w_rx_09_fifo_push
.sym 7535 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7536 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 7541 rx_24_fifo.wr_addr_gray_rd[1]
.sym 7543 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7586 w_rx_09_fifo_push
.sym 7635 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7636 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7643 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 7682 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7683 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7684 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 7686 rx_24_fifo.wr_addr_gray_rd[1]
.sym 7687 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7689 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7726 w_rx_09_fifo_full
.sym 7733 rx_24_fifo.rd_addr_gray[5]
.sym 7744 w_rx_09_fifo_push
.sym 7785 rx_24_fifo.wr_addr_gray[0]
.sym 7786 rx_24_fifo.wr_addr_gray[3]
.sym 7787 rx_24_fifo.wr_addr_gray[4]
.sym 7788 rx_24_fifo.wr_addr_gray[2]
.sym 7791 rx_24_fifo.wr_addr_gray[1]
.sym 7828 i_smi_a3$SB_IO_IN
.sym 7892 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 7934 $PACKER_VCC_NET
.sym 7936 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 7939 $PACKER_VCC_NET
.sym 7944 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8106 io_smi_data[6]$SB_IO_OUT
.sym 8119 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 8120 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8121 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8122 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8123 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8124 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8125 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8139 io_smi_data[6]$SB_IO_OUT
.sym 8162 rx_09_fifo.wr_addr_gray_rd[0]
.sym 8175 rx_09_fifo.rd_addr[0]
.sym 8176 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 8180 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8183 rx_09_fifo.rd_addr[1]
.sym 8184 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 8185 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 8186 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8188 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8189 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8191 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8195 rx_09_fifo.wr_addr_gray_rd[0]
.sym 8199 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8200 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 8201 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8202 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8211 rx_09_fifo.rd_addr[1]
.sym 8212 rx_09_fifo.rd_addr[0]
.sym 8213 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 8219 rx_09_fifo.rd_addr[0]
.sym 8220 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 8229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8231 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8235 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8238 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 8240 r_counter[0]_$glb_clk
.sym 8246 rx_09_fifo.rd_addr[4]
.sym 8247 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8248 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 8249 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8250 rx_09_fifo.rd_addr_gray[6]
.sym 8251 rx_09_fifo.rd_addr[3]
.sym 8252 rx_09_fifo.rd_addr[7]
.sym 8253 rx_09_fifo.rd_addr[1]
.sym 8254 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8257 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8260 $PACKER_VCC_NET
.sym 8261 lvds_rx_09_inst.o_fifo_data[20]
.sym 8286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8291 w_rx_09_fifo_pulled_data[6]
.sym 8293 io_smi_data[1]$SB_IO_OUT
.sym 8297 rx_09_fifo.wr_addr_gray_rd[0]
.sym 8299 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8303 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8306 rx_09_fifo.rd_addr[7]
.sym 8308 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8309 rx_09_fifo.rd_addr_gray[2]
.sym 8312 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8313 io_smi_data[2]$SB_IO_OUT
.sym 8324 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 8325 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8326 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8327 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8329 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8330 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8331 w_rx_09_fifo_pull
.sym 8332 w_rx_09_fifo_pulled_data[25]
.sym 8333 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8334 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 8335 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8338 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8340 w_rx_09_fifo_pulled_data[17]
.sym 8342 w_rx_09_fifo_pulled_data[9]
.sym 8348 w_rx_09_fifo_pulled_data[1]
.sym 8349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8350 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8352 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 8353 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8357 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8359 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8362 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8363 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8364 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8365 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8368 w_rx_09_fifo_pulled_data[1]
.sym 8369 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8370 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8371 w_rx_09_fifo_pulled_data[17]
.sym 8374 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8375 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 8376 w_rx_09_fifo_pull
.sym 8377 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8383 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8386 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 8388 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8389 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 8392 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8393 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8398 w_rx_09_fifo_pulled_data[9]
.sym 8399 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8400 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8401 w_rx_09_fifo_pulled_data[25]
.sym 8402 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8403 r_counter[0]_$glb_clk
.sym 8404 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 8405 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 8406 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 8407 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8408 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 8409 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 8410 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 8411 $io_pmod[2]$iobuf_i
.sym 8412 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 8416 rx_24_fifo.wr_addr_gray_rd[4]
.sym 8418 lvds_rx_09_inst.o_fifo_data[17]
.sym 8421 rx_09_fifo.rd_addr[0]
.sym 8423 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8426 lvds_rx_09_inst.o_fifo_data[16]
.sym 8427 rx_09_fifo.rd_addr[6]
.sym 8428 lvds_rx_09_inst.o_fifo_data[26]
.sym 8431 io_smi_data[1]$SB_IO_OUT
.sym 8432 io_smi_data[2]$SB_IO_OUT
.sym 8438 i_smi_a3$SB_IO_IN
.sym 8440 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8448 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8449 w_rx_09_fifo_pulled_data[21]
.sym 8450 rx_09_fifo.wr_addr_gray_rd[3]
.sym 8451 w_rx_09_fifo_pulled_data[5]
.sym 8452 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8453 w_rx_09_fifo_pulled_data[7]
.sym 8455 w_rx_09_fifo_pulled_data[20]
.sym 8456 w_rx_09_fifo_pulled_data[2]
.sym 8457 w_rx_09_fifo_pulled_data[3]
.sym 8458 w_rx_09_fifo_pulled_data[4]
.sym 8459 w_rx_09_fifo_pulled_data[18]
.sym 8460 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8461 w_rx_09_fifo_pulled_data[23]
.sym 8463 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8465 w_rx_09_fifo_pulled_data[19]
.sym 8467 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8468 w_rx_09_fifo_pulled_data[13]
.sym 8470 rx_09_fifo.wr_addr_gray_rd[2]
.sym 8475 w_rx_09_fifo_pulled_data[29]
.sym 8480 rx_09_fifo.wr_addr_gray_rd[2]
.sym 8485 w_rx_09_fifo_pulled_data[2]
.sym 8486 w_rx_09_fifo_pulled_data[18]
.sym 8487 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8488 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8491 w_rx_09_fifo_pulled_data[23]
.sym 8492 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8493 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8494 w_rx_09_fifo_pulled_data[7]
.sym 8497 w_rx_09_fifo_pulled_data[19]
.sym 8498 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8499 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8500 w_rx_09_fifo_pulled_data[3]
.sym 8503 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8504 w_rx_09_fifo_pulled_data[4]
.sym 8505 w_rx_09_fifo_pulled_data[20]
.sym 8506 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8509 w_rx_09_fifo_pulled_data[21]
.sym 8510 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8511 w_rx_09_fifo_pulled_data[5]
.sym 8512 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8515 rx_09_fifo.wr_addr_gray_rd[3]
.sym 8521 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8522 w_rx_09_fifo_pulled_data[29]
.sym 8523 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8524 w_rx_09_fifo_pulled_data[13]
.sym 8526 r_counter[0]_$glb_clk
.sym 8528 rx_09_fifo.wr_addr_gray_rd[7]
.sym 8529 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8530 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8532 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8533 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8534 rx_09_fifo.wr_addr_gray_rd[6]
.sym 8535 io_smi_data[1]$SB_IO_OUT
.sym 8536 rx_09_fifo.rd_addr_gray[0]
.sym 8541 $io_pmod[2]$iobuf_i
.sym 8542 w_rx_09_fifo_pulled_data[24]
.sym 8544 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8546 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8550 rx_09_fifo.rd_addr_gray[5]
.sym 8551 w_rx_09_fifo_pulled_data[16]
.sym 8553 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8554 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8556 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 8557 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 8562 w_rx_09_fifo_pull
.sym 8569 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8570 w_rx_09_fifo_pulled_data[28]
.sym 8571 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8572 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8573 w_rx_09_fifo_pulled_data[12]
.sym 8576 w_rx_09_fifo_pulled_data[27]
.sym 8577 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8578 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8579 w_rx_09_fifo_pulled_data[10]
.sym 8580 w_rx_09_fifo_pulled_data[11]
.sym 8581 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8582 w_rx_09_fifo_pulled_data[26]
.sym 8583 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8584 w_rx_09_fifo_pulled_data[31]
.sym 8586 rx_09_fifo.rd_addr_gray[2]
.sym 8588 w_rx_09_fifo_pulled_data[15]
.sym 8597 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8598 rx_09_fifo.rd_addr_gray[5]
.sym 8602 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8603 w_rx_09_fifo_pulled_data[27]
.sym 8604 w_rx_09_fifo_pulled_data[11]
.sym 8605 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8610 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8614 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8615 w_rx_09_fifo_pulled_data[28]
.sym 8616 w_rx_09_fifo_pulled_data[12]
.sym 8617 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8620 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8621 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8622 w_rx_09_fifo_pulled_data[10]
.sym 8623 w_rx_09_fifo_pulled_data[26]
.sym 8627 rx_09_fifo.rd_addr_gray[2]
.sym 8632 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8633 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8634 w_rx_09_fifo_pulled_data[15]
.sym 8635 w_rx_09_fifo_pulled_data[31]
.sym 8639 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8647 rx_09_fifo.rd_addr_gray[5]
.sym 8649 lvds_clock_buf
.sym 8651 w_smi_data_output[6]
.sym 8652 io_smi_data[2]$SB_IO_OUT
.sym 8653 w_smi_data_output[7]
.sym 8654 w_smi_data_output[1]
.sym 8655 w_smi_data_output[3]
.sym 8656 io_smi_data[3]$SB_IO_OUT
.sym 8657 w_smi_data_output[2]
.sym 8658 w_smi_data_output[4]
.sym 8663 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8665 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8666 w_rx_09_fifo_pulled_data[30]
.sym 8667 io_pmod[4]$SB_IO_IN
.sym 8670 w_rx_09_fifo_pull
.sym 8672 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8675 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8677 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 8684 i_smi_soe_se$rename$0
.sym 8693 rx_09_fifo.rd_addr_gray[3]
.sym 8695 i_smi_a3$SB_IO_IN
.sym 8696 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8697 rx_09_fifo.rd_addr_gray[4]
.sym 8716 w_smi_data_output[6]
.sym 8727 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8745 rx_09_fifo.rd_addr_gray[3]
.sym 8750 rx_09_fifo.rd_addr_gray[4]
.sym 8762 i_smi_a3$SB_IO_IN
.sym 8764 w_smi_data_output[6]
.sym 8772 lvds_clock_buf
.sym 8774 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8775 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8776 smi_ctrl_ins.int_cnt_24[4]
.sym 8777 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 8780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8791 i_smi_a3$SB_IO_IN
.sym 8800 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8806 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8807 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8818 rx_09_fifo.rd_addr_gray_wr[3]
.sym 8821 rx_09_fifo.rd_addr_gray_wr[5]
.sym 8824 w_rx_24_fifo_pulled_data[14]
.sym 8830 w_rx_24_fifo_pulled_data[11]
.sym 8831 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8832 w_rx_24_fifo_pulled_data[12]
.sym 8833 w_rx_24_fifo_pulled_data[2]
.sym 8834 w_rx_24_fifo_pulled_data[3]
.sym 8835 w_rx_24_fifo_pulled_data[4]
.sym 8836 w_rx_24_fifo_pulled_data[10]
.sym 8837 w_rx_24_fifo_pulled_data[6]
.sym 8838 w_rx_24_fifo_pulled_data[15]
.sym 8839 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8840 w_rx_24_fifo_pulled_data[1]
.sym 8842 w_rx_24_fifo_pulled_data[9]
.sym 8845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8846 w_rx_24_fifo_pulled_data[7]
.sym 8848 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8849 w_rx_24_fifo_pulled_data[15]
.sym 8850 w_rx_24_fifo_pulled_data[7]
.sym 8851 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8854 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8855 w_rx_24_fifo_pulled_data[14]
.sym 8856 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8857 w_rx_24_fifo_pulled_data[6]
.sym 8860 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8861 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8862 w_rx_24_fifo_pulled_data[4]
.sym 8863 w_rx_24_fifo_pulled_data[12]
.sym 8867 rx_09_fifo.rd_addr_gray_wr[5]
.sym 8872 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8873 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8874 w_rx_24_fifo_pulled_data[2]
.sym 8875 w_rx_24_fifo_pulled_data[10]
.sym 8878 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8879 w_rx_24_fifo_pulled_data[9]
.sym 8880 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8881 w_rx_24_fifo_pulled_data[1]
.sym 8887 rx_09_fifo.rd_addr_gray_wr[3]
.sym 8890 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8891 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8892 w_rx_24_fifo_pulled_data[3]
.sym 8893 w_rx_24_fifo_pulled_data[11]
.sym 8895 lvds_clock_buf
.sym 8898 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8899 w_tx_data_smi[1]
.sym 8900 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8901 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 8902 w_tx_data_smi[2]
.sym 8903 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8916 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8921 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8922 i_smi_a3$SB_IO_IN
.sym 8923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8925 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8928 w_rx_24_fifo_pull
.sym 8929 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8931 w_rx_24_fifo_data[16]
.sym 8938 w_rx_24_fifo_data[14]
.sym 8939 w_rx_24_fifo_data[16]
.sym 8942 w_rx_24_fifo_data[11]
.sym 8943 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8945 w_rx_24_fifo_data[15]
.sym 8946 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8950 w_rx_24_fifo_data[3]
.sym 8951 w_rx_24_fifo_pulled_data[5]
.sym 8952 w_rx_24_fifo_data[13]
.sym 8956 w_rx_24_fifo_data[1]
.sym 8959 w_rx_24_fifo_pulled_data[13]
.sym 8960 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8972 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8974 w_rx_24_fifo_data[15]
.sym 8978 w_rx_24_fifo_data[14]
.sym 8979 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8984 w_rx_24_fifo_data[16]
.sym 8986 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8989 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8991 w_rx_24_fifo_data[3]
.sym 8997 w_rx_24_fifo_data[1]
.sym 8998 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9001 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9002 w_rx_24_fifo_pulled_data[5]
.sym 9003 w_rx_24_fifo_pulled_data[13]
.sym 9004 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9007 w_rx_24_fifo_data[11]
.sym 9008 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9013 w_rx_24_fifo_data[13]
.sym 9015 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9017 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9018 lvds_clock_buf
.sym 9019 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 9021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9022 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9023 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9024 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9025 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9026 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9027 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9032 w_rx_24_fifo_pulled_data[30]
.sym 9033 w_rx_24_fifo_pull
.sym 9034 w_rx_24_fifo_pulled_data[22]
.sym 9045 w_rx_09_fifo_push
.sym 9047 w_rx_24_fifo_empty
.sym 9048 i_smi_a1_SB_LUT4_I1_O[3]
.sym 9052 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9065 w_rx_24_fifo_pulled_data[0]
.sym 9069 w_rx_24_fifo_pulled_data[8]
.sym 9072 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9074 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9075 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9076 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9077 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9078 w_rx_24_fifo_pulled_data[24]
.sym 9079 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9080 w_rx_24_fifo_pulled_data[19]
.sym 9082 w_rx_24_fifo_pulled_data[21]
.sym 9084 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9085 w_rx_24_fifo_pulled_data[16]
.sym 9087 w_rx_24_fifo_pulled_data[18]
.sym 9088 w_rx_24_fifo_pulled_data[29]
.sym 9090 w_rx_24_fifo_pulled_data[26]
.sym 9092 w_rx_24_fifo_pulled_data[27]
.sym 9097 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9100 w_rx_24_fifo_pulled_data[18]
.sym 9101 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9102 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9103 w_rx_24_fifo_pulled_data[26]
.sym 9106 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9107 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9108 w_rx_24_fifo_pulled_data[29]
.sym 9109 w_rx_24_fifo_pulled_data[21]
.sym 9115 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9118 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9119 w_rx_24_fifo_pulled_data[19]
.sym 9120 w_rx_24_fifo_pulled_data[27]
.sym 9121 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9124 w_rx_24_fifo_pulled_data[16]
.sym 9125 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9126 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9127 w_rx_24_fifo_pulled_data[0]
.sym 9130 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9131 w_rx_24_fifo_pulled_data[24]
.sym 9132 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9133 w_rx_24_fifo_pulled_data[8]
.sym 9139 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9140 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9141 r_counter[0]_$glb_clk
.sym 9142 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 9143 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9144 rx_24_fifo.rd_addr[1]
.sym 9145 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9146 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9147 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9148 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9149 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9159 spi_if_ins.state_if[0]
.sym 9163 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9170 $PACKER_VCC_NET
.sym 9171 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9173 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9175 spi_if_ins.w_rx_data[6]
.sym 9184 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9185 w_rx_24_fifo_pulled_data[17]
.sym 9187 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9191 w_rx_24_fifo_pulled_data[23]
.sym 9192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9195 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9196 w_rx_24_fifo_pulled_data[20]
.sym 9198 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9199 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9200 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9204 w_rx_24_fifo_pulled_data[28]
.sym 9205 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9206 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9207 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 9209 w_rx_24_fifo_pulled_data[25]
.sym 9212 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9213 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9214 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9215 w_rx_24_fifo_pulled_data[31]
.sym 9217 w_rx_24_fifo_pulled_data[31]
.sym 9218 w_rx_24_fifo_pulled_data[23]
.sym 9219 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9220 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9223 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9224 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9225 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9226 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9229 w_rx_24_fifo_pulled_data[25]
.sym 9230 w_rx_24_fifo_pulled_data[17]
.sym 9231 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9235 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9236 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9237 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 9238 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9241 w_rx_24_fifo_pulled_data[28]
.sym 9242 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9243 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9244 w_rx_24_fifo_pulled_data[20]
.sym 9248 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9256 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9259 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9260 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9261 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9262 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 9266 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9267 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9268 w_cs[2]
.sym 9269 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9270 w_cs[1]
.sym 9271 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 9272 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9273 w_cs[3]
.sym 9278 $PACKER_VCC_NET
.sym 9280 $PACKER_VCC_NET
.sym 9284 $PACKER_VCC_NET
.sym 9285 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9287 rx_24_fifo.rd_addr[1]
.sym 9292 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 9293 lvds_rx_09_inst.r_state_if[1]
.sym 9296 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9298 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9299 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9300 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9307 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9308 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9309 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9310 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9311 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9312 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9314 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9315 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9316 rx_24_fifo.rd_addr[1]
.sym 9319 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9322 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9323 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9330 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9337 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9342 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9343 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9346 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9354 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9359 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9360 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9366 rx_24_fifo.rd_addr[1]
.sym 9367 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9370 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9371 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9372 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9373 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9376 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9377 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9378 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9379 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9383 rx_24_fifo.rd_addr[1]
.sym 9387 lvds_clock_buf
.sym 9391 w_tx_data_smi[0]
.sym 9392 w_tx_data_smi[3]
.sym 9405 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9414 w_tx_data_sys[0]
.sym 9416 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9418 i_smi_a3$SB_IO_IN
.sym 9419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9433 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9435 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9436 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9437 rx_24_fifo.wr_addr_gray[6]
.sym 9451 rx_24_fifo.wr_addr_gray[5]
.sym 9453 lvds_rx_09_inst.r_state_if[1]
.sym 9455 lvds_rx_09_inst.r_state_if[0]
.sym 9459 rx_24_fifo.wr_addr[7]
.sym 9461 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9463 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9470 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9477 lvds_rx_09_inst.r_state_if[0]
.sym 9478 lvds_rx_09_inst.r_state_if[1]
.sym 9481 rx_24_fifo.wr_addr_gray[5]
.sym 9488 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9494 rx_24_fifo.wr_addr[7]
.sym 9500 rx_24_fifo.wr_addr_gray[6]
.sym 9505 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9510 r_counter[0]_$glb_clk
.sym 9514 r_tx_data[0]
.sym 9515 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9520 io_pmod[2]$SB_IO_IN
.sym 9530 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9532 w_cs[0]
.sym 9534 i_config_SB_LUT4_I3_I2[0]
.sym 9537 w_rx_09_fifo_push
.sym 9545 i_smi_a1_SB_LUT4_I1_O[3]
.sym 9569 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9571 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9575 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9579 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9594 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9605 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9612 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9617 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9633 r_counter[0]_$glb_clk
.sym 9636 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9637 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9638 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 9640 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9641 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9656 $PACKER_VCC_NET
.sym 9659 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9661 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9662 $PACKER_VCC_NET
.sym 9665 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9678 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9683 w_rx_09_fifo_full
.sym 9702 lvds_rx_09_inst.r_state_if[1]
.sym 9705 lvds_rx_09_inst.r_state_if[0]
.sym 9745 lvds_rx_09_inst.r_state_if[0]
.sym 9746 w_rx_09_fifo_full
.sym 9748 lvds_rx_09_inst.r_state_if[1]
.sym 9755 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9756 lvds_clock_buf
.sym 9757 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 9758 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9772 $PACKER_VCC_NET
.sym 9788 lvds_rx_09_inst.r_state_if[1]
.sym 9791 lvds_rx_09_inst.r_state_if[0]
.sym 9792 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9801 rx_24_fifo.wr_addr_gray[3]
.sym 9802 rx_24_fifo.wr_addr_gray[4]
.sym 9803 rx_24_fifo.wr_addr_gray[2]
.sym 9808 rx_24_fifo.wr_addr_gray[0]
.sym 9812 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9814 rx_24_fifo.wr_addr_gray[1]
.sym 9815 i_smi_a1_SB_LUT4_I1_O[3]
.sym 9822 lvds_rx_09_inst.r_state_if[0]
.sym 9833 rx_24_fifo.wr_addr_gray[4]
.sym 9839 rx_24_fifo.wr_addr_gray[2]
.sym 9844 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9846 i_smi_a1_SB_LUT4_I1_O[3]
.sym 9847 lvds_rx_09_inst.r_state_if[0]
.sym 9858 rx_24_fifo.wr_addr_gray[1]
.sym 9863 rx_24_fifo.wr_addr_gray[3]
.sym 9877 rx_24_fifo.wr_addr_gray[0]
.sym 9879 r_counter[0]_$glb_clk
.sym 9881 rx_24_fifo.rd_addr_gray[0]
.sym 9897 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 9905 i_smi_a3$SB_IO_IN
.sym 9925 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 9930 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9931 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9933 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9937 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9938 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 9940 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 9962 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9968 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 9969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 9976 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9982 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9998 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10001 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 10002 lvds_clock_buf
.sym 10003 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 10004 rx_24_fifo.rd_addr_gray_wr[0]
.sym 10029 i_smi_a2$SB_IO_IN
.sym 10069 rx_24_fifo.rd_addr_gray_wr[0]
.sym 10115 rx_24_fifo.rd_addr_gray_wr[0]
.sym 10125 lvds_clock_buf
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10213 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10226 lvds_rx_09_inst.o_fifo_data[21]
.sym 10227 lvds_rx_09_inst.o_fifo_data[27]
.sym 10228 lvds_rx_09_inst.o_fifo_data[19]
.sym 10229 lvds_rx_09_inst.o_fifo_data[25]
.sym 10230 lvds_rx_09_inst.o_fifo_data[31]
.sym 10231 lvds_rx_09_inst.o_fifo_data[23]
.sym 10232 lvds_rx_09_inst.o_fifo_data[30]
.sym 10233 lvds_rx_09_inst.o_fifo_data[29]
.sym 10258 i_sck$SB_IO_IN
.sym 10273 rx_09_fifo.rd_addr[3]
.sym 10276 rx_09_fifo.rd_addr[4]
.sym 10282 rx_09_fifo.rd_addr[7]
.sym 10283 rx_09_fifo.rd_addr[1]
.sym 10292 rx_09_fifo.rd_addr[6]
.sym 10296 rx_09_fifo.rd_addr[5]
.sym 10297 rx_09_fifo.rd_addr[0]
.sym 10299 rx_09_fifo.rd_addr[2]
.sym 10300 $nextpnr_ICESTORM_LC_6$O
.sym 10303 rx_09_fifo.rd_addr[0]
.sym 10306 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10308 rx_09_fifo.rd_addr[1]
.sym 10310 rx_09_fifo.rd_addr[0]
.sym 10312 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10315 rx_09_fifo.rd_addr[2]
.sym 10316 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10318 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10321 rx_09_fifo.rd_addr[3]
.sym 10322 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10324 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10326 rx_09_fifo.rd_addr[4]
.sym 10328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10330 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10333 rx_09_fifo.rd_addr[5]
.sym 10334 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10336 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10338 rx_09_fifo.rd_addr[6]
.sym 10340 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10343 rx_09_fifo.rd_addr[7]
.sym 10346 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10354 rx_09_fifo.rd_addr[6]
.sym 10355 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10356 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10357 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10358 rx_09_fifo.rd_addr[5]
.sym 10359 rx_09_fifo.rd_addr[0]
.sym 10360 rx_09_fifo.rd_addr_gray[1]
.sym 10361 rx_09_fifo.rd_addr[2]
.sym 10382 lvds_rx_09_inst.o_fifo_data[30]
.sym 10384 lvds_rx_09_inst.o_fifo_data[29]
.sym 10388 lvds_rx_09_inst.o_fifo_data[27]
.sym 10393 lvds_rx_09_inst.o_fifo_data[25]
.sym 10398 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10405 io_pmod[2]$SB_IO_IN
.sym 10407 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 10409 io_smi_data[0]$SB_IO_OUT
.sym 10410 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 10411 io_smi_data[7]$SB_IO_OUT
.sym 10415 rx_09_fifo.rd_addr[1]
.sym 10416 rx_09_fifo.rd_addr[2]
.sym 10417 rx_09_fifo.rd_addr[4]
.sym 10419 w_rx_09_fifo_pulled_data[8]
.sym 10420 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10423 io_smi_data[3]$SB_IO_OUT
.sym 10434 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 10435 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10437 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10438 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10439 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 10440 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 10442 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 10446 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 10447 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 10449 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 10450 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 10451 rx_09_fifo.rd_addr[5]
.sym 10455 rx_09_fifo.rd_addr[4]
.sym 10456 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10457 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10458 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10470 rx_09_fifo.rd_addr[4]
.sym 10471 rx_09_fifo.rd_addr[5]
.sym 10472 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 10473 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 10476 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10477 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10478 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 10479 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 10482 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10483 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10484 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 10485 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 10489 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10490 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10495 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 10503 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10507 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 10513 rx_09_fifo.rd_addr_gray[5]
.sym 10514 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10517 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 10518 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10519 rx_09_fifo.rd_addr_gray[0]
.sym 10520 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 10526 rx_09_fifo.rd_addr_gray[1]
.sym 10532 w_rx_09_fifo_pull
.sym 10535 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 10546 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 10547 io_smi_data[3]$SB_IO_OUT
.sym 10548 $PACKER_VCC_NET
.sym 10554 rx_09_fifo.rd_addr[6]
.sym 10555 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 10556 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 10557 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 10559 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 10560 rx_09_fifo.rd_addr[7]
.sym 10561 rx_09_fifo.rd_addr[2]
.sym 10562 rx_09_fifo.rd_addr[4]
.sym 10563 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 10565 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10566 w_rx_09_fifo_pulled_data[6]
.sym 10567 rx_09_fifo.rd_addr[3]
.sym 10568 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10569 rx_09_fifo.rd_addr[1]
.sym 10570 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 10571 io_pmod[2]$SB_IO_IN
.sym 10574 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 10575 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 10576 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 10577 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 10580 w_rx_09_fifo_pulled_data[22]
.sym 10582 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 10583 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 10584 w_rx_09_fifo_pull
.sym 10585 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10587 rx_09_fifo.rd_addr[6]
.sym 10588 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 10589 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 10590 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 10593 io_pmod[2]$SB_IO_IN
.sym 10594 rx_09_fifo.rd_addr[7]
.sym 10595 w_rx_09_fifo_pull
.sym 10596 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 10599 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10600 w_rx_09_fifo_pulled_data[22]
.sym 10601 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10602 w_rx_09_fifo_pulled_data[6]
.sym 10605 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10607 rx_09_fifo.rd_addr[4]
.sym 10608 rx_09_fifo.rd_addr[3]
.sym 10611 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 10612 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 10613 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 10617 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 10618 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 10619 rx_09_fifo.rd_addr[2]
.sym 10620 rx_09_fifo.rd_addr[1]
.sym 10623 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 10624 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 10625 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 10626 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 10629 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 10630 rx_09_fifo.rd_addr[6]
.sym 10632 rx_09_fifo.rd_addr[7]
.sym 10634 r_counter[0]_$glb_clk
.sym 10635 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 10636 io_smi_data[0]$SB_IO_OUT
.sym 10637 io_smi_data[7]$SB_IO_OUT
.sym 10639 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 10643 w_smi_data_output[5]
.sym 10649 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10654 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 10660 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 10678 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 10679 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10680 w_smi_data_output[1]
.sym 10681 rx_09_fifo.wr_addr[7]
.sym 10683 w_rx_09_fifo_pulled_data[30]
.sym 10685 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10686 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10687 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10690 i_smi_a3$SB_IO_IN
.sym 10704 w_rx_09_fifo_pulled_data[0]
.sym 10705 w_rx_09_fifo_pulled_data[14]
.sym 10706 rx_09_fifo.wr_addr_gray[6]
.sym 10707 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10710 rx_09_fifo.wr_addr[7]
.sym 10716 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10722 w_rx_09_fifo_pulled_data[30]
.sym 10723 w_rx_09_fifo_pulled_data[14]
.sym 10724 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10725 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10734 w_rx_09_fifo_pulled_data[0]
.sym 10735 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 10736 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10740 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10746 rx_09_fifo.wr_addr_gray[6]
.sym 10754 w_smi_data_output[1]
.sym 10755 i_smi_a3$SB_IO_IN
.sym 10757 r_counter[0]_$glb_clk
.sym 10759 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 10760 smi_ctrl_ins.int_cnt_24[5]
.sym 10761 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 10762 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 10763 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 10764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 10765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10766 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 10772 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10776 w_smi_data_output[5]
.sym 10777 rx_09_fifo.wr_addr[7]
.sym 10779 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10783 io_pmod[2]$SB_IO_IN
.sym 10788 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10790 w_rx_24_fifo_data[6]
.sym 10791 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 10793 w_rx_24_fifo_data[7]
.sym 10794 smi_ctrl_ins.int_cnt_24[5]
.sym 10800 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10802 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10803 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10804 i_smi_a3$SB_IO_IN
.sym 10805 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10806 w_smi_data_output[2]
.sym 10807 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10808 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10809 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 10810 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 10811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 10812 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 10813 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10814 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10820 w_smi_data_output[3]
.sym 10824 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10829 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10833 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 10834 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10836 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 10840 w_smi_data_output[2]
.sym 10842 i_smi_a3$SB_IO_IN
.sym 10845 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10846 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10847 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10848 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 10851 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10852 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10853 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10854 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10857 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10858 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10860 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10864 i_smi_a3$SB_IO_IN
.sym 10866 w_smi_data_output[3]
.sym 10869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10870 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10871 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10872 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10875 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10878 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10879 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 10880 r_counter[0]_$glb_clk
.sym 10882 w_rx_24_fifo_data[9]
.sym 10883 w_rx_24_fifo_data[12]
.sym 10884 w_rx_24_fifo_data[11]
.sym 10885 w_rx_24_fifo_data[7]
.sym 10886 w_rx_24_fifo_data[10]
.sym 10888 w_rx_24_fifo_data[14]
.sym 10889 w_rx_24_fifo_data[8]
.sym 10894 w_rx_24_fifo_pull
.sym 10897 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 10899 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10904 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10907 w_rx_24_fifo_data[10]
.sym 10913 w_rx_24_fifo_data[8]
.sym 10915 w_rx_24_fifo_data[9]
.sym 10917 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10923 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10924 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10925 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 10928 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10930 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10931 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10932 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10933 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10934 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10935 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10936 i_smi_soe_se$rename$0
.sym 10937 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 10941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10943 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10947 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10948 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10949 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10950 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10951 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10953 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10956 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10957 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10958 i_smi_soe_se$rename$0
.sym 10962 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10963 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10964 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10965 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10969 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 10970 i_smi_soe_se$rename$0
.sym 10971 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10974 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10975 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10976 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10977 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10980 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10981 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10982 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10983 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10986 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10987 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10988 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10989 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10992 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10993 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10994 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10995 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10998 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10999 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 11000 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11001 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 11002 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 11003 r_counter[0]_$glb_clk
.sym 11004 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 11007 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 11010 spi_if_ins.r_tx_byte[0]
.sym 11020 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11023 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11030 w_rx_24_fifo_empty
.sym 11033 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11034 i_config_SB_LUT4_I3_I2[0]
.sym 11038 r_tx_data[0]
.sym 11040 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11046 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11048 smi_ctrl_ins.int_cnt_24[4]
.sym 11049 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 11050 i_config_SB_LUT4_I3_I2[0]
.sym 11051 w_rx_24_fifo_pulled_data[30]
.sym 11054 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11056 $PACKER_VCC_NET
.sym 11057 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11059 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11060 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 11061 w_rx_24_fifo_pulled_data[22]
.sym 11062 w_rx_24_fifo_pulled_data[0]
.sym 11064 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 11069 w_rx_24_fifo_empty
.sym 11072 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 11075 w_rx_09_fifo_full
.sym 11077 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11085 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 11086 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11087 w_rx_24_fifo_pulled_data[30]
.sym 11088 w_rx_24_fifo_pulled_data[22]
.sym 11093 w_rx_09_fifo_full
.sym 11097 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 11098 w_rx_24_fifo_pulled_data[0]
.sym 11100 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11103 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11104 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 11105 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 11106 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 11111 w_rx_24_fifo_empty
.sym 11115 smi_ctrl_ins.int_cnt_24[4]
.sym 11116 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11118 $PACKER_VCC_NET
.sym 11125 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 i_config_SB_LUT4_I3_I2[0]
.sym 11128 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11133 spi_if_ins.state_if[0]
.sym 11143 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11144 $PACKER_VCC_NET
.sym 11145 spi_if_ins.w_rx_data[6]
.sym 11150 i_smi_soe_se$rename$0
.sym 11152 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11153 w_tx_data_smi[1]
.sym 11154 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11155 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11156 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11157 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11158 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11159 w_tx_data_smi[2]
.sym 11160 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11161 w_rx_09_fifo_full
.sym 11163 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11169 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11170 rx_24_fifo.rd_addr[1]
.sym 11173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11174 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11176 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11177 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11180 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11184 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 11201 $nextpnr_ICESTORM_LC_8$O
.sym 11204 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 11207 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11210 rx_24_fifo.rd_addr[1]
.sym 11211 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 11213 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11216 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11217 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11219 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11222 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11225 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11227 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11231 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11234 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11235 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11237 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11240 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11241 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11245 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11247 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11251 w_load
.sym 11252 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11253 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11254 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O[3]
.sym 11255 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11256 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11258 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11261 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11276 spi_if_ins.w_rx_data[5]
.sym 11284 w_cs[2]
.sym 11296 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11297 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 11298 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11301 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11303 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11305 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11306 w_rx_24_fifo_pull
.sym 11307 w_rx_24_fifo_empty
.sym 11311 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O[3]
.sym 11319 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11320 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11323 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 11327 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11332 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11337 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11338 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11339 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11340 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O[3]
.sym 11344 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 11346 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11349 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11358 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11361 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 11362 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 11363 w_rx_24_fifo_empty
.sym 11364 w_rx_24_fifo_pull
.sym 11368 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11371 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 11374 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11375 r_tx_data[4]
.sym 11376 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11378 r_tx_data[1]
.sym 11379 r_tx_data[6]
.sym 11380 r_tx_data[2]
.sym 11381 r_tx_data[3]
.sym 11388 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11389 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11395 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11398 w_tx_data_io[2]
.sym 11402 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11405 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11416 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11417 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11418 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11419 spi_if_ins.w_rx_data[6]
.sym 11420 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11424 rx_24_fifo.rd_addr[1]
.sym 11425 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11426 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11427 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11428 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11430 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11431 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11432 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 11433 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 11434 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11435 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11436 spi_if_ins.w_rx_data[5]
.sym 11439 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11440 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11442 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 11446 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11448 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11449 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11450 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11451 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11454 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11456 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 11460 spi_if_ins.w_rx_data[6]
.sym 11463 spi_if_ins.w_rx_data[5]
.sym 11466 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11467 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11468 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11474 spi_if_ins.w_rx_data[6]
.sym 11475 spi_if_ins.w_rx_data[5]
.sym 11480 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11481 rx_24_fifo.rd_addr[1]
.sym 11484 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11485 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 11486 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11487 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11490 spi_if_ins.w_rx_data[5]
.sym 11493 spi_if_ins.w_rx_data[6]
.sym 11494 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11497 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11498 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11499 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 11500 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11501 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11502 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 11504 w_cs[0]
.sym 11506 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 11511 w_tx_data_io[3]
.sym 11512 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11516 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11517 w_tx_data_io[1]
.sym 11519 w_cs[1]
.sym 11521 i_config_SB_LUT4_I3_I2[0]
.sym 11525 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11527 w_tx_data_io[0]
.sym 11530 r_tx_data[0]
.sym 11532 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11540 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11541 io_pmod[2]$SB_IO_IN
.sym 11551 i_config_SB_LUT4_I3_I2[0]
.sym 11561 w_rx_24_fifo_full
.sym 11586 io_pmod[2]$SB_IO_IN
.sym 11589 w_rx_24_fifo_full
.sym 11617 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11619 i_config_SB_LUT4_I3_I2[0]
.sym 11621 r_tx_data[5]
.sym 11622 r_tx_data[7]
.sym 11623 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11636 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11646 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11648 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11649 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11650 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11655 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11661 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11664 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11672 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11673 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11674 w_tx_data_sys[0]
.sym 11688 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11706 w_tx_data_sys[0]
.sym 11707 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11708 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11709 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11713 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11740 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11741 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11744 rx_24_fifo.rd_addr_gray[6]
.sym 11745 rx_24_fifo.rd_addr_gray[3]
.sym 11746 rx_24_fifo.rd_addr_gray[2]
.sym 11747 rx_24_fifo.rd_addr_gray[4]
.sym 11748 rx_24_fifo.rd_addr_gray[5]
.sym 11750 rx_24_fifo.rd_addr_gray[1]
.sym 11784 rx_24_fifo.rd_addr_gray_wr[2]
.sym 11801 rx_24_fifo.rd_addr_gray[6]
.sym 11804 rx_24_fifo.rd_addr_gray[4]
.sym 11807 rx_24_fifo.rd_addr_gray[1]
.sym 11810 rx_24_fifo.rd_addr_gray[3]
.sym 11825 rx_24_fifo.rd_addr_gray[3]
.sym 11831 rx_24_fifo.rd_addr_gray[4]
.sym 11836 rx_24_fifo.rd_addr_gray_wr[2]
.sym 11847 rx_24_fifo.rd_addr_gray[6]
.sym 11854 rx_24_fifo.rd_addr_gray[1]
.sym 11864 lvds_clock_buf
.sym 11869 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11871 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11878 w_tx_data_sys[0]
.sym 11897 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11910 rx_24_fifo.rd_addr_gray[2]
.sym 11943 rx_24_fifo.rd_addr_gray[2]
.sym 11987 lvds_clock_buf
.sym 12001 i_smi_a2$SB_IO_IN
.sym 12048 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12057 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 12063 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12109 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 12110 r_counter[0]_$glb_clk
.sym 12111 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12118 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12126 io_ctrl_ins.rf_pin_state[3]
.sym 12131 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12135 $PACKER_VCC_NET
.sym 12153 rx_24_fifo.rd_addr_gray[0]
.sym 12188 rx_24_fifo.rd_addr_gray[0]
.sym 12233 lvds_clock_buf
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12331 i_sck$SB_IO_IN
.sym 12332 io_smi_data[0]$SB_IO_OUT
.sym 12335 lvds_rx_09_inst.o_fifo_data[26]
.sym 12336 lvds_rx_09_inst.o_fifo_data[18]
.sym 12337 lvds_rx_09_inst.o_fifo_data[24]
.sym 12338 lvds_rx_09_inst.o_fifo_data[22]
.sym 12340 lvds_rx_09_inst.o_fifo_data[28]
.sym 12342 lvds_rx_09_inst.o_fifo_data[20]
.sym 12356 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 12368 io_smi_data[3]$SB_IO_OUT
.sym 12377 lvds_rx_09_inst.o_fifo_data[21]
.sym 12380 lvds_rx_09_inst.o_fifo_data[25]
.sym 12382 lvds_rx_09_inst.o_fifo_data[23]
.sym 12387 lvds_rx_09_inst.o_fifo_data[19]
.sym 12389 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12394 lvds_rx_09_inst.o_fifo_data[27]
.sym 12395 lvds_rx_09_inst.o_fifo_data[17]
.sym 12406 lvds_rx_09_inst.o_fifo_data[28]
.sym 12408 lvds_rx_09_inst.o_fifo_data[29]
.sym 12411 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12413 lvds_rx_09_inst.o_fifo_data[19]
.sym 12416 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12418 lvds_rx_09_inst.o_fifo_data[25]
.sym 12422 lvds_rx_09_inst.o_fifo_data[17]
.sym 12425 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12428 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12430 lvds_rx_09_inst.o_fifo_data[23]
.sym 12434 lvds_rx_09_inst.o_fifo_data[29]
.sym 12437 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12441 lvds_rx_09_inst.o_fifo_data[21]
.sym 12442 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12446 lvds_rx_09_inst.o_fifo_data[28]
.sym 12447 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12452 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 12454 lvds_rx_09_inst.o_fifo_data[27]
.sym 12456 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 12457 lvds_clock_buf
.sym 12458 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12465 lvds_rx_09_inst.o_fifo_data[17]
.sym 12467 lvds_rx_09_inst.o_fifo_data[15]
.sym 12468 lvds_rx_09_inst.o_fifo_data[16]
.sym 12470 lvds_rx_09_inst.o_fifo_data[14]
.sym 12474 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12500 lvds_rx_09_inst.o_fifo_data[24]
.sym 12501 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12506 lvds_rx_09_inst.o_fifo_data[28]
.sym 12517 rx_09_fifo.rd_addr[5]
.sym 12518 lvds_rx_09_inst.o_fifo_data[15]
.sym 12519 lvds_rx_09_inst.o_fifo_data[13]
.sym 12522 lvds_rx_09_inst.o_fifo_data[11]
.sym 12524 lvds_rx_09_inst.o_fifo_data[8]
.sym 12525 lvds_rx_09_inst.o_fifo_data[14]
.sym 12526 lvds_rx_09_inst.o_fifo_data[9]
.sym 12528 lvds_rx_09_inst.o_fifo_data[12]
.sym 12540 w_rx_09_fifo_pull
.sym 12551 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12553 rx_09_fifo.rd_addr[3]
.sym 12555 rx_09_fifo.rd_addr[2]
.sym 12556 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12558 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 12561 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12562 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12565 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12569 rx_09_fifo.rd_addr[0]
.sym 12575 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12580 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12581 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12585 rx_09_fifo.rd_addr[3]
.sym 12587 rx_09_fifo.rd_addr[2]
.sym 12592 w_rx_09_fifo_pull
.sym 12594 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12600 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12604 rx_09_fifo.rd_addr[0]
.sym 12609 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 12611 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12616 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 12619 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12620 r_counter[0]_$glb_clk
.sym 12621 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12622 lvds_rx_09_inst.o_fifo_data[11]
.sym 12623 lvds_rx_09_inst.o_fifo_data[8]
.sym 12624 lvds_rx_09_inst.o_fifo_data[9]
.sym 12625 lvds_rx_09_inst.o_fifo_data[12]
.sym 12626 lvds_rx_09_inst.o_fifo_data[6]
.sym 12627 lvds_rx_09_inst.o_fifo_data[10]
.sym 12628 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 12629 lvds_rx_09_inst.o_fifo_data[13]
.sym 12632 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12637 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12647 w_smi_data_output[4]
.sym 12649 lvds_rx_09_inst.o_fifo_data[10]
.sym 12652 i_smi_a3$SB_IO_IN
.sym 12664 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12665 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12666 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12672 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12673 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12674 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12675 rx_09_fifo.rd_addr[5]
.sym 12676 rx_09_fifo.rd_addr[0]
.sym 12677 w_rx_09_fifo_pulled_data[8]
.sym 12678 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 12680 w_rx_09_fifo_pulled_data[16]
.sym 12681 w_rx_09_fifo_pulled_data[24]
.sym 12684 w_rx_09_fifo_pulled_data[0]
.sym 12696 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12702 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12703 w_rx_09_fifo_pulled_data[24]
.sym 12704 w_rx_09_fifo_pulled_data[8]
.sym 12705 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 12720 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12721 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12726 w_rx_09_fifo_pulled_data[0]
.sym 12727 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 12728 w_rx_09_fifo_pulled_data[16]
.sym 12729 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12734 rx_09_fifo.rd_addr[0]
.sym 12735 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12738 rx_09_fifo.rd_addr[5]
.sym 12740 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12742 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12743 r_counter[0]_$glb_clk
.sym 12744 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12747 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 12749 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[1]
.sym 12751 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 12756 $PACKER_VCC_NET
.sym 12759 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12760 lvds_rx_09_inst.o_fifo_data[7]
.sym 12765 io_pmod[2]$SB_IO_IN
.sym 12775 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12778 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12780 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12787 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12789 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12790 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 12791 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12792 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 12797 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 12798 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 12799 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 12803 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 12804 w_smi_data_output[7]
.sym 12806 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 12811 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 12812 i_smi_a3$SB_IO_IN
.sym 12813 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 12816 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 12819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 12820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 12822 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12825 i_smi_a3$SB_IO_IN
.sym 12826 w_smi_data_output[7]
.sym 12837 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 12838 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 12839 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 12840 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 12861 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12862 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 12863 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 12864 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 12865 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 12866 r_counter[0]_$glb_clk
.sym 12871 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12872 w_rx_24_fifo_pull
.sym 12873 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 12874 i_smi_a1_SB_LUT4_I1_O[1]
.sym 12875 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12880 io_smi_data[5]$SB_IO_OUT
.sym 12881 i_smi_soe_se$rename$0
.sym 12882 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 12885 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12893 w_rx_24_fifo_data[14]
.sym 12901 w_rx_24_fifo_data[11]
.sym 12902 w_rx_24_fifo_data[5]
.sym 12911 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 12913 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[1]
.sym 12914 w_rx_24_fifo_empty
.sym 12918 i_smi_soe_se$rename$0
.sym 12921 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 12923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12925 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 12926 smi_ctrl_ins.int_cnt_24[5]
.sym 12927 smi_ctrl_ins.int_cnt_24[4]
.sym 12929 w_rx_24_fifo_pull
.sym 12930 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 12934 smi_ctrl_ins.int_cnt_24[5]
.sym 12935 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12937 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 12938 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12942 smi_ctrl_ins.int_cnt_24[5]
.sym 12948 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12950 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 12951 i_smi_soe_se$rename$0
.sym 12955 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 12960 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12961 i_smi_soe_se$rename$0
.sym 12962 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12963 w_rx_24_fifo_pull
.sym 12966 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12967 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 12968 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[1]
.sym 12973 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 12978 smi_ctrl_ins.int_cnt_24[4]
.sym 12979 smi_ctrl_ins.int_cnt_24[5]
.sym 12980 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 12981 w_rx_24_fifo_empty
.sym 12985 smi_ctrl_ins.int_cnt_24[4]
.sym 12988 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 12989 r_counter[0]_$glb_clk
.sym 12990 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12991 spi_if_ins.spi.r_tx_byte[7]
.sym 12992 spi_if_ins.spi.r_tx_byte[5]
.sym 12996 spi_if_ins.spi.r_tx_byte[2]
.sym 12997 spi_if_ins.spi.r_tx_byte[1]
.sym 13007 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 13009 i_smi_soe_se$rename$0
.sym 13010 w_rx_24_fifo_empty
.sym 13014 i_smi_soe_se$rename$0
.sym 13015 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13019 w_rx_24_fifo_pull
.sym 13025 w_rx_24_fifo_data[12]
.sym 13026 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13035 w_rx_24_fifo_data[6]
.sym 13039 w_rx_24_fifo_data[8]
.sym 13048 w_rx_24_fifo_data[9]
.sym 13049 w_rx_24_fifo_data[12]
.sym 13051 w_rx_24_fifo_data[7]
.sym 13060 w_rx_24_fifo_data[10]
.sym 13061 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13062 w_rx_24_fifo_data[5]
.sym 13065 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13066 w_rx_24_fifo_data[7]
.sym 13071 w_rx_24_fifo_data[10]
.sym 13072 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13077 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13079 w_rx_24_fifo_data[9]
.sym 13083 w_rx_24_fifo_data[5]
.sym 13086 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13089 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13090 w_rx_24_fifo_data[8]
.sym 13101 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13104 w_rx_24_fifo_data[12]
.sym 13107 w_rx_24_fifo_data[6]
.sym 13110 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13111 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 13112 lvds_clock_buf
.sym 13113 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 13117 spi_if_ins.r_tx_data_valid
.sym 13126 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13131 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13132 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13134 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13139 spi_if_ins.r_tx_byte[7]
.sym 13140 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13141 w_rx_24_fifo_pull
.sym 13149 spi_if_ins.r_tx_byte[2]
.sym 13165 smi_ctrl_ins.int_cnt_24[5]
.sym 13170 $PACKER_VCC_NET
.sym 13171 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 13173 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13179 r_tx_data[0]
.sym 13181 smi_ctrl_ins.int_cnt_24[4]
.sym 13187 $nextpnr_ICESTORM_LC_0$O
.sym 13190 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 13193 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 13195 $PACKER_VCC_NET
.sym 13196 smi_ctrl_ins.int_cnt_24[4]
.sym 13200 $PACKER_VCC_NET
.sym 13201 smi_ctrl_ins.int_cnt_24[5]
.sym 13203 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 13220 r_tx_data[0]
.sym 13234 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13235 r_counter[0]_$glb_clk
.sym 13237 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13238 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13239 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13240 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13241 spi_if_ins.state_if[1]
.sym 13242 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13243 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13244 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13250 io_pmod[2]$SB_IO_IN
.sym 13251 spi_if_ins.r_tx_byte[0]
.sym 13261 spi_if_ins.r_tx_byte[1]
.sym 13262 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13263 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13265 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13266 w_load
.sym 13267 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13268 w_tx_data_io[6]
.sym 13271 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13272 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13281 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13291 w_rx_24_fifo_pull
.sym 13296 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13300 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13307 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13313 w_rx_24_fifo_pull
.sym 13314 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13344 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13357 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13360 spi_if_ins.r_tx_byte[4]
.sym 13361 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13362 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13363 spi_if_ins.r_tx_byte[3]
.sym 13364 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13365 spi_if_ins.r_tx_byte[2]
.sym 13366 spi_if_ins.r_tx_byte[1]
.sym 13367 spi_if_ins.r_tx_byte[6]
.sym 13372 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13375 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13377 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13387 spi_if_ins.w_rx_data[6]
.sym 13388 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13390 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13392 w_tx_data_io[4]
.sym 13393 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13395 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13403 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13410 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13411 w_rx_24_fifo_pull
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13423 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13424 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13426 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13427 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13428 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13429 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13430 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13434 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13441 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13442 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13448 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13449 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13452 w_rx_24_fifo_pull
.sym 13453 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13454 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13459 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13460 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13464 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13467 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13477 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13479 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13483 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13486 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13488 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13489 w_fetch
.sym 13506 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13524 w_load
.sym 13525 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13528 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13529 spi_if_ins.w_rx_data[5]
.sym 13530 w_tx_data_smi[2]
.sym 13532 w_tx_data_smi[1]
.sym 13534 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13535 w_tx_data_io[1]
.sym 13536 w_cs[1]
.sym 13537 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13538 w_tx_data_io[6]
.sym 13539 w_tx_data_io[3]
.sym 13543 w_tx_data_smi[3]
.sym 13546 w_fetch
.sym 13547 spi_if_ins.w_rx_data[6]
.sym 13551 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13552 w_tx_data_io[4]
.sym 13558 spi_if_ins.w_rx_data[5]
.sym 13560 spi_if_ins.w_rx_data[6]
.sym 13563 w_tx_data_io[4]
.sym 13565 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13569 w_fetch
.sym 13570 w_cs[1]
.sym 13571 w_load
.sym 13581 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13582 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13583 w_tx_data_io[1]
.sym 13584 w_tx_data_smi[1]
.sym 13587 w_tx_data_io[6]
.sym 13589 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13593 w_tx_data_smi[2]
.sym 13595 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13596 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13599 w_tx_data_smi[3]
.sym 13600 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13601 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13602 w_tx_data_io[3]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13604 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13605 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13608 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13609 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13610 spi_if_ins.r_tx_byte[5]
.sym 13611 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13612 spi_if_ins.r_tx_byte[7]
.sym 13625 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13630 w_tx_data_io[5]
.sym 13631 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13635 spi_if_ins.r_tx_byte[7]
.sym 13639 w_rx_data[4]
.sym 13640 w_rx_data[1]
.sym 13641 w_tx_data_io[7]
.sym 13647 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13650 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13656 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13659 w_tx_data_io[2]
.sym 13667 w_cs[1]
.sym 13670 w_cs[0]
.sym 13673 w_cs[2]
.sym 13674 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13678 w_cs[3]
.sym 13680 w_cs[3]
.sym 13681 w_cs[2]
.sym 13682 w_cs[1]
.sym 13683 w_cs[0]
.sym 13686 w_cs[2]
.sym 13687 w_cs[3]
.sym 13688 w_cs[0]
.sym 13689 w_cs[1]
.sym 13692 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13693 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13695 w_tx_data_io[2]
.sym 13698 w_cs[0]
.sym 13699 w_cs[3]
.sym 13700 w_cs[2]
.sym 13701 w_cs[1]
.sym 13704 w_cs[3]
.sym 13705 w_cs[2]
.sym 13706 w_cs[1]
.sym 13707 w_cs[0]
.sym 13710 w_cs[2]
.sym 13711 w_cs[1]
.sym 13712 w_cs[0]
.sym 13713 w_cs[3]
.sym 13723 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13726 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13730 io_ctrl_ins.pmod_dir_state[5]
.sym 13731 io_ctrl_ins.pmod_dir_state[6]
.sym 13732 io_ctrl_ins.pmod_dir_state[4]
.sym 13733 io_ctrl_ins.pmod_dir_state[7]
.sym 13735 io_ctrl_ins.pmod_dir_state[2]
.sym 13736 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 13741 spi_if_ins.w_rx_data[5]
.sym 13751 w_cs[2]
.sym 13755 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13759 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13760 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13773 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13774 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13775 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13779 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13780 w_tx_data_io[0]
.sym 13781 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13788 w_tx_data_smi[0]
.sym 13790 w_tx_data_io[5]
.sym 13801 w_tx_data_io[7]
.sym 13810 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13811 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13812 w_tx_data_io[5]
.sym 13815 w_tx_data_io[7]
.sym 13816 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13817 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13821 w_tx_data_io[0]
.sym 13822 w_tx_data_smi[0]
.sym 13823 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13824 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13849 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13850 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13851 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13854 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13856 w_tx_data_sys[0]
.sym 13858 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13865 w_tx_data_io[2]
.sym 13867 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13873 io_ctrl_ins.pmod_dir_state[5]
.sym 13883 $PACKER_VCC_NET
.sym 13885 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13894 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13895 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 13899 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 13901 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 13903 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13904 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13909 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13911 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 13935 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 13939 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13941 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13946 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 13952 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13959 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 13971 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 13972 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 13979 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13981 io_ctrl_ins.pmod_dir_state[3]
.sym 13990 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13991 w_tx_data_io[0]
.sym 13997 i_config_SB_LUT4_I3_I2[0]
.sym 14021 i_smi_a2$SB_IO_IN
.sym 14037 i_smi_a1$SB_IO_IN
.sym 14047 i_smi_a3$SB_IO_IN
.sym 14067 i_smi_a1$SB_IO_IN
.sym 14069 i_smi_a2$SB_IO_IN
.sym 14070 i_smi_a3$SB_IO_IN
.sym 14079 i_smi_a2$SB_IO_IN
.sym 14081 i_smi_a1$SB_IO_IN
.sym 14082 i_smi_a3$SB_IO_IN
.sym 14099 io_ctrl_ins.rf_pin_state[3]
.sym 14101 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14103 io_ctrl_ins.rf_pin_state[1]
.sym 14104 io_ctrl_ins.rf_pin_state[0]
.sym 14105 io_ctrl_ins.rf_pin_state[2]
.sym 14114 w_rx_data[3]
.sym 14119 i_config[0]$SB_IO_IN
.sym 14123 i_smi_a1$SB_IO_IN
.sym 14229 $PACKER_VCC_NET
.sym 14234 io_ctrl_ins.rf_pin_state[0]
.sym 14242 w_rx_data[3]
.sym 14247 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14265 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14267 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 14332 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 14334 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14359 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 14362 o_shdn_tx_lna$SB_IO_OUT
.sym 14418 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14433 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14441 io_smi_data[3]$SB_IO_OUT
.sym 14449 io_smi_data[4]$SB_IO_OUT
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14491 lvds_rx_09_inst.o_fifo_data[16]
.sym 14493 lvds_rx_09_inst.o_fifo_data[20]
.sym 14494 lvds_rx_09_inst.o_fifo_data[26]
.sym 14501 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14505 lvds_rx_09_inst.o_fifo_data[22]
.sym 14511 lvds_rx_09_inst.o_fifo_data[18]
.sym 14512 lvds_rx_09_inst.o_fifo_data[24]
.sym 14519 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14520 lvds_rx_09_inst.o_fifo_data[24]
.sym 14526 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14527 lvds_rx_09_inst.o_fifo_data[16]
.sym 14531 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14532 lvds_rx_09_inst.o_fifo_data[22]
.sym 14538 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14539 lvds_rx_09_inst.o_fifo_data[20]
.sym 14550 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14551 lvds_rx_09_inst.o_fifo_data[26]
.sym 14562 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14564 lvds_rx_09_inst.o_fifo_data[18]
.sym 14565 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 14566 lvds_clock_buf
.sym 14567 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 14575 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14576 w_rx_09_fifo_pull
.sym 14578 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 14584 w_smi_data_output[4]
.sym 14592 lvds_rx_09_inst.o_fifo_data[22]
.sym 14605 lvds_rx_09_inst.o_fifo_data[26]
.sym 14617 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14627 w_rx_09_fifo_pull
.sym 14629 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14633 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14635 i_smi_soe_se$rename$0
.sym 14660 lvds_rx_09_inst.o_fifo_data[12]
.sym 14661 lvds_rx_09_inst.o_fifo_data[15]
.sym 14664 lvds_rx_09_inst.o_fifo_data[13]
.sym 14672 lvds_rx_09_inst.o_fifo_data[14]
.sym 14674 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14695 lvds_rx_09_inst.o_fifo_data[15]
.sym 14696 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14706 lvds_rx_09_inst.o_fifo_data[13]
.sym 14708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14714 lvds_rx_09_inst.o_fifo_data[14]
.sym 14715 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14725 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14727 lvds_rx_09_inst.o_fifo_data[12]
.sym 14728 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 14729 lvds_clock_buf
.sym 14730 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 14731 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 14732 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14733 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 14734 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 14735 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14736 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 14737 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14738 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 14741 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14756 $PACKER_VCC_NET
.sym 14759 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14760 $PACKER_VCC_NET
.sym 14763 i_smi_a3$SB_IO_IN
.sym 14772 lvds_rx_09_inst.o_fifo_data[11]
.sym 14775 io_pmod[6]$SB_IO_IN
.sym 14776 w_rx_09_fifo_pull
.sym 14777 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14778 lvds_rx_09_inst.o_fifo_data[7]
.sym 14783 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14789 lvds_rx_09_inst.o_fifo_data[8]
.sym 14792 lvds_rx_09_inst.o_fifo_data[6]
.sym 14793 lvds_rx_09_inst.o_fifo_data[10]
.sym 14797 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14798 lvds_rx_09_inst.o_fifo_data[9]
.sym 14800 i_smi_soe_se$rename$0
.sym 14805 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14808 lvds_rx_09_inst.o_fifo_data[9]
.sym 14812 lvds_rx_09_inst.o_fifo_data[6]
.sym 14814 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14817 lvds_rx_09_inst.o_fifo_data[7]
.sym 14819 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14823 lvds_rx_09_inst.o_fifo_data[10]
.sym 14824 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14831 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14832 io_pmod[6]$SB_IO_IN
.sym 14835 lvds_rx_09_inst.o_fifo_data[8]
.sym 14836 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14841 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14842 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14843 w_rx_09_fifo_pull
.sym 14844 i_smi_soe_se$rename$0
.sym 14848 lvds_rx_09_inst.o_fifo_data[11]
.sym 14850 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 14851 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 14852 lvds_clock_buf
.sym 14853 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 14855 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 14856 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 14857 smi_ctrl_ins.int_cnt_09[5]
.sym 14858 io_smi_data[5]$SB_IO_OUT
.sym 14860 i_smi_a1_SB_LUT4_I1_O[0]
.sym 14861 smi_ctrl_ins.int_cnt_09[4]
.sym 14869 i_smi_a3$SB_IO_IN
.sym 14871 io_pmod[6]$SB_IO_IN
.sym 14876 lvds_rx_09_inst.o_fifo_data[6]
.sym 14878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 14881 sys_ctrl_ins.reset_cmd
.sym 14886 sys_ctrl_ins.reset_cmd
.sym 14889 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 14902 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 14906 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14907 i_smi_soe_se$rename$0
.sym 14911 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 14913 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 14917 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14918 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 14919 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14925 i_smi_a1_SB_LUT4_I1_O[0]
.sym 14927 $nextpnr_ICESTORM_LC_19$O
.sym 14929 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 14933 $nextpnr_ICESTORM_LC_20$I3
.sym 14935 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 14943 $nextpnr_ICESTORM_LC_20$I3
.sym 14952 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14953 i_smi_soe_se$rename$0
.sym 14954 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 14955 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14964 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14965 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 14967 i_smi_a1_SB_LUT4_I1_O[0]
.sym 14979 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14981 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14982 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14983 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14984 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14999 io_pmod[7]$SB_IO_IN
.sym 15001 w_rx_24_fifo_pull
.sym 15003 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15005 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15009 spi_if_ins.r_tx_byte[5]
.sym 15020 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 15023 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 15024 i_smi_a1_SB_LUT4_I1_O[0]
.sym 15026 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 15027 i_smi_soe_se$rename$0
.sym 15028 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15030 $PACKER_VCC_NET
.sym 15031 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15032 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15033 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 15037 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15040 i_smi_a1_SB_LUT4_I1_O[1]
.sym 15041 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15050 $nextpnr_ICESTORM_LC_12$O
.sym 15052 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 15056 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 15058 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 15062 $nextpnr_ICESTORM_LC_13$I3
.sym 15064 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 15068 $nextpnr_ICESTORM_LC_13$COUT
.sym 15071 $PACKER_VCC_NET
.sym 15072 $nextpnr_ICESTORM_LC_13$I3
.sym 15075 i_smi_soe_se$rename$0
.sym 15077 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15078 $nextpnr_ICESTORM_LC_13$COUT
.sym 15081 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15082 i_smi_a1_SB_LUT4_I1_O[0]
.sym 15083 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15084 i_smi_a1_SB_LUT4_I1_O[1]
.sym 15087 i_smi_soe_se$rename$0
.sym 15088 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15089 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15090 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15093 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15094 i_smi_soe_se$rename$0
.sym 15095 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15096 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15097 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 15098 r_counter[0]_$glb_clk
.sym 15099 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 15100 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15101 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15103 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15104 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15105 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15106 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15107 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15114 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 15119 spi_if_ins.r_tx_byte[7]
.sym 15122 w_rx_24_fifo_pull
.sym 15125 i_ss$SB_IO_IN
.sym 15126 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15131 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15143 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15155 spi_if_ins.r_tx_byte[1]
.sym 15161 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15162 spi_if_ins.r_tx_byte[7]
.sym 15169 spi_if_ins.r_tx_byte[5]
.sym 15172 spi_if_ins.r_tx_byte[2]
.sym 15177 spi_if_ins.r_tx_byte[7]
.sym 15180 spi_if_ins.r_tx_byte[5]
.sym 15207 spi_if_ins.r_tx_byte[2]
.sym 15213 spi_if_ins.r_tx_byte[1]
.sym 15220 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15223 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15225 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15226 spi_if_ins.spi.r_tx_byte[6]
.sym 15227 spi_if_ins.spi.r_tx_byte[3]
.sym 15230 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15231 $PACKER_GND_NET
.sym 15240 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15242 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15243 spi_if_ins.r_tx_byte[1]
.sym 15245 io_pmod[5]$SB_IO_IN
.sym 15247 spi_if_ins.r_tx_byte[4]
.sym 15249 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15252 $PACKER_VCC_NET
.sym 15253 spi_if_ins.r_tx_byte[3]
.sym 15256 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15257 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15273 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15291 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15293 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15316 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15343 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15345 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15348 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15351 spi_if_ins.state_if[2]
.sym 15361 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15368 spi_if_ins.w_rx_data[6]
.sym 15373 spi_if_ins.r_tx_byte[6]
.sym 15377 sys_ctrl_ins.reset_cmd
.sym 15379 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15381 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 15388 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15389 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15390 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15393 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15395 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15400 spi_if_ins.state_if[0]
.sym 15403 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15408 spi_if_ins.state_if[2]
.sym 15409 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15411 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15413 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 15415 spi_if_ins.state_if[1]
.sym 15416 spi_if_ins.state_if[2]
.sym 15417 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15420 spi_if_ins.state_if[0]
.sym 15421 spi_if_ins.state_if[1]
.sym 15422 spi_if_ins.state_if[2]
.sym 15427 spi_if_ins.state_if[2]
.sym 15428 spi_if_ins.state_if[1]
.sym 15429 spi_if_ins.state_if[0]
.sym 15432 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15433 spi_if_ins.state_if[1]
.sym 15434 spi_if_ins.state_if[0]
.sym 15435 spi_if_ins.state_if[2]
.sym 15438 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15439 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15440 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15441 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15445 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15450 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15452 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15456 spi_if_ins.state_if[0]
.sym 15458 spi_if_ins.state_if[2]
.sym 15459 spi_if_ins.state_if[1]
.sym 15462 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15463 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15464 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 15466 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15469 w_rx_data[1]
.sym 15470 w_rx_data[0]
.sym 15471 w_rx_data[7]
.sym 15472 w_rx_data[5]
.sym 15473 w_rx_data[6]
.sym 15475 w_rx_data[2]
.sym 15476 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15499 spi_if_ins.state_if[2]
.sym 15500 w_cs[0]
.sym 15501 spi_if_ins.r_tx_byte[5]
.sym 15502 spi_if_ins.w_rx_data[5]
.sym 15503 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15504 w_rx_data[0]
.sym 15513 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15514 spi_if_ins.state_if[1]
.sym 15515 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15516 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15523 spi_if_ins.state_if[2]
.sym 15527 r_tx_data[4]
.sym 15531 spi_if_ins.state_if[0]
.sym 15532 r_tx_data[2]
.sym 15536 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15537 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15538 r_tx_data[1]
.sym 15539 r_tx_data[6]
.sym 15541 r_tx_data[3]
.sym 15546 r_tx_data[4]
.sym 15549 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15550 spi_if_ins.state_if[1]
.sym 15551 spi_if_ins.state_if[0]
.sym 15552 spi_if_ins.state_if[2]
.sym 15557 spi_if_ins.state_if[1]
.sym 15558 spi_if_ins.state_if[0]
.sym 15564 r_tx_data[3]
.sym 15568 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15569 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15570 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15576 r_tx_data[2]
.sym 15582 r_tx_data[1]
.sym 15588 r_tx_data[6]
.sym 15589 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15590 r_counter[0]_$glb_clk
.sym 15595 sys_ctrl_ins.reset_cmd
.sym 15596 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15599 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15611 w_rx_data[1]
.sym 15616 w_rx_data[7]
.sym 15618 w_rx_data[5]
.sym 15619 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15620 w_rx_data[6]
.sym 15622 spi_if_ins.state_if[0]
.sym 15624 w_rx_data[2]
.sym 15635 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15637 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15638 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15646 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15659 spi_if_ins.state_if[2]
.sym 15660 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15669 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15685 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15696 spi_if_ins.state_if[2]
.sym 15697 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15698 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15704 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15705 spi_if_ins.state_if[2]
.sym 15712 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15715 spi_if_ins.w_rx_data[1]
.sym 15718 spi_if_ins.w_rx_data[0]
.sym 15719 spi_if_ins.w_rx_data[5]
.sym 15721 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15727 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15729 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 15730 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15733 w_load
.sym 15735 w_tx_data_io[6]
.sym 15736 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15740 $PACKER_VCC_NET
.sym 15742 w_rx_data[0]
.sym 15744 $PACKER_VCC_NET
.sym 15745 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15746 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 15748 io_ctrl_ins.pmod_dir_state[6]
.sym 15767 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15769 w_cs[2]
.sym 15770 w_fetch
.sym 15771 w_cs[0]
.sym 15773 r_tx_data[5]
.sym 15774 r_tx_data[7]
.sym 15778 w_ioc[1]
.sym 15779 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15782 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15785 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15801 w_ioc[1]
.sym 15802 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15803 w_cs[2]
.sym 15804 w_fetch
.sym 15808 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15809 w_fetch
.sym 15810 w_cs[0]
.sym 15816 r_tx_data[5]
.sym 15820 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15821 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15827 r_tx_data[7]
.sym 15835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15839 w_ioc[3]
.sym 15840 w_ioc[0]
.sym 15841 w_ioc[2]
.sym 15842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15844 w_ioc[1]
.sym 15845 w_ioc[4]
.sym 15861 w_tx_data_io[4]
.sym 15865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 15881 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15884 w_rx_data[4]
.sym 15885 w_rx_data[1]
.sym 15888 w_rx_data[7]
.sym 15890 w_rx_data[5]
.sym 15892 w_rx_data[6]
.sym 15896 w_rx_data[2]
.sym 15902 w_rx_data[0]
.sym 15913 w_rx_data[0]
.sym 15919 w_rx_data[5]
.sym 15926 w_rx_data[6]
.sym 15932 w_rx_data[4]
.sym 15936 w_rx_data[7]
.sym 15949 w_rx_data[2]
.sym 15955 w_rx_data[1]
.sym 15958 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 i_config_SB_LUT4_I3_I2[0]
.sym 15962 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15963 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 15964 w_tx_data_io[3]
.sym 15965 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 15966 w_tx_data_io[0]
.sym 15967 w_tx_data_io[1]
.sym 15968 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15969 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15974 w_ioc[1]
.sym 15976 w_ioc[2]
.sym 15980 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15981 io_ctrl_ins.pmod_dir_state[4]
.sym 15983 io_ctrl_ins.pmod_dir_state[7]
.sym 15988 w_rx_data[1]
.sym 15993 io_ctrl_ins.rf_mode[2]
.sym 15994 i_config_SB_LUT4_I3_I2[0]
.sym 15995 o_led1$SB_IO_OUT
.sym 15996 w_rx_data[0]
.sym 16010 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16016 io_ctrl_ins.pmod_dir_state[2]
.sym 16017 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16020 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16022 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16023 o_shdn_tx_lna$SB_IO_OUT
.sym 16027 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16032 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16047 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16048 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16053 io_ctrl_ins.pmod_dir_state[2]
.sym 16054 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16055 o_shdn_tx_lna$SB_IO_OUT
.sym 16056 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16059 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16071 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16074 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16081 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16086 io_ctrl_ins.rf_mode[2]
.sym 16087 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 16088 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16089 i_button_SB_LUT4_I3_O[2]
.sym 16090 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16091 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16096 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16097 w_tx_data_io[5]
.sym 16101 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16103 w_tx_data_io[7]
.sym 16105 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16106 w_rx_data[4]
.sym 16107 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16108 $PACKER_VCC_NET
.sym 16109 o_shdn_tx_lna$SB_IO_OUT
.sym 16111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 16112 w_rx_data[2]
.sym 16113 o_shdn_rx_lna$SB_IO_OUT
.sym 16115 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16125 i_config_SB_LUT4_I3_I2[0]
.sym 16127 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16128 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16138 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16140 w_rx_data[3]
.sym 16182 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16184 i_config_SB_LUT4_I3_I2[0]
.sym 16185 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16196 w_rx_data[3]
.sym 16204 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16209 io_ctrl_ins.debug_mode[1]
.sym 16210 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16211 io_ctrl_ins.rf_mode[0]
.sym 16212 i_config_SB_LUT4_I3_I2[1]
.sym 16213 $PACKER_VCC_NET
.sym 16215 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16219 io_ctrl_ins.rf_pin_state[6]
.sym 16221 o_led0$SB_IO_OUT
.sym 16224 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16235 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16236 $PACKER_VCC_NET
.sym 16250 w_rx_data[3]
.sym 16258 w_rx_data[1]
.sym 16260 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16266 w_rx_data[0]
.sym 16272 w_rx_data[2]
.sym 16275 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16290 w_rx_data[3]
.sym 16299 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16313 w_rx_data[1]
.sym 16319 w_rx_data[0]
.sym 16323 w_rx_data[2]
.sym 16327 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16330 o_shdn_tx_lna$SB_IO_OUT
.sym 16332 o_shdn_rx_lna$SB_IO_OUT
.sym 16343 $PACKER_VCC_NET
.sym 16358 i_config[3]$SB_IO_IN
.sym 16362 i_button$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16473 o_shdn_rx_lna$SB_IO_OUT
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16521 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16598 i_smi_a3$SB_IO_IN
.sym 16600 w_smi_data_output[4]
.sym 16658 i_smi_a3$SB_IO_IN
.sym 16660 w_smi_data_output[4]
.sym 16683 sys_ctrl_ins.reset_count[2]
.sym 16684 sys_ctrl_ins.reset_count[3]
.sym 16685 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16686 sys_ctrl_ins.reset_count[1]
.sym 16687 sys_ctrl_ins.reset_count[0]
.sym 16688 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16691 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16719 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16723 i_smi_soe_se$rename$0
.sym 16733 i_smi_soe_se$rename$0
.sym 16735 rx_09_fifo.rd_addr_gray_wr[0]
.sym 16736 i_mosi$SB_IO_IN
.sym 16760 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 16764 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 16765 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 16767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16771 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 16774 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16783 $PACKER_VCC_NET
.sym 16789 i_smi_soe_se$rename$0
.sym 16790 $nextpnr_ICESTORM_LC_10$O
.sym 16793 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 16796 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 16799 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 16802 $nextpnr_ICESTORM_LC_11$I3
.sym 16805 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 16808 $nextpnr_ICESTORM_LC_11$COUT
.sym 16810 $PACKER_VCC_NET
.sym 16812 $nextpnr_ICESTORM_LC_11$I3
.sym 16815 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16817 i_smi_soe_se$rename$0
.sym 16818 $nextpnr_ICESTORM_LC_11$COUT
.sym 16829 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16837 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 16838 r_counter[0]_$glb_clk
.sym 16839 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 16842 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 16846 rx_09_fifo.rd_addr_gray_wr[0]
.sym 16856 sys_ctrl_ins.reset_cmd
.sym 16863 sys_ctrl_ins.reset_cmd
.sym 16868 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16873 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 16881 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 16884 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16885 i_smi_soe_se$rename$0
.sym 16887 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16888 smi_ctrl_ins.int_cnt_09[4]
.sym 16889 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16890 i_smi_soe_se$rename$0
.sym 16892 smi_ctrl_ins.int_cnt_09[5]
.sym 16895 i_smi_a1_SB_LUT4_I1_O[0]
.sym 16896 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16899 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 16901 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16902 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16906 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16907 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 16908 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 16909 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 16911 io_pmod[2]$SB_IO_IN
.sym 16914 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 16915 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16916 i_smi_soe_se$rename$0
.sym 16917 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16921 i_smi_soe_se$rename$0
.sym 16922 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16923 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16926 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16927 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 16928 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16929 i_smi_a1_SB_LUT4_I1_O[0]
.sym 16932 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16933 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 16934 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 16938 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16939 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16940 i_smi_soe_se$rename$0
.sym 16941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16945 smi_ctrl_ins.int_cnt_09[5]
.sym 16950 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16951 smi_ctrl_ins.int_cnt_09[4]
.sym 16952 smi_ctrl_ins.int_cnt_09[5]
.sym 16953 io_pmod[2]$SB_IO_IN
.sym 16956 smi_ctrl_ins.int_cnt_09[4]
.sym 16960 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 16961 r_counter[0]_$glb_clk
.sym 16962 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 16963 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16968 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 16970 spi_if_ins.spi.SCKr[0]
.sym 16974 w_rx_data[2]
.sym 16976 $io_pmod[2]$iobuf_i
.sym 16979 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16985 i_smi_a1_SB_LUT4_I1_O[3]
.sym 16987 int_miso
.sym 17005 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17008 i_smi_a3$SB_IO_IN
.sym 17009 $PACKER_VCC_NET
.sym 17012 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17013 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17015 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 17016 i_smi_soe_se$rename$0
.sym 17022 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 17029 i_smi_soe_se$rename$0
.sym 17031 smi_ctrl_ins.int_cnt_09[5]
.sym 17034 w_smi_data_output[5]
.sym 17035 smi_ctrl_ins.int_cnt_09[4]
.sym 17036 $nextpnr_ICESTORM_LC_1$O
.sym 17039 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17042 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17044 smi_ctrl_ins.int_cnt_09[4]
.sym 17045 $PACKER_VCC_NET
.sym 17046 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17049 smi_ctrl_ins.int_cnt_09[5]
.sym 17050 $PACKER_VCC_NET
.sym 17052 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17055 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17057 i_smi_soe_se$rename$0
.sym 17058 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 17061 i_smi_a3$SB_IO_IN
.sym 17062 w_smi_data_output[5]
.sym 17074 i_smi_soe_se$rename$0
.sym 17076 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17079 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17080 i_smi_soe_se$rename$0
.sym 17081 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17083 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17085 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 17087 w_smi_read_req
.sym 17092 int_miso
.sym 17100 i_sck$SB_IO_IN
.sym 17101 io_pmod[4]$SB_IO_IN
.sym 17102 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17104 i_smi_soe_se$rename$0
.sym 17106 i_ss$SB_IO_IN
.sym 17111 i_ss$SB_IO_IN
.sym 17112 i_ss_SB_LUT4_I3_O
.sym 17113 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17114 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17121 i_smi_soe_se$rename$0
.sym 17132 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17135 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17138 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17139 $PACKER_VCC_NET
.sym 17140 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17145 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17147 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17149 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17156 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17159 $nextpnr_ICESTORM_LC_15$O
.sym 17162 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17165 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17167 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17168 $PACKER_VCC_NET
.sym 17173 $PACKER_VCC_NET
.sym 17174 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17175 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17178 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17179 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17180 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17184 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17190 $PACKER_VCC_NET
.sym 17191 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17193 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17196 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17197 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17198 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17199 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17203 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17206 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17211 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17212 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17215 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17220 w_rx_data[1]
.sym 17227 $PACKER_VCC_NET
.sym 17228 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17230 w_smi_read_req
.sym 17235 i_mosi$SB_IO_IN
.sym 17236 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17239 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 17250 spi_if_ins.spi.r_tx_byte[7]
.sym 17251 spi_if_ins.spi.r_tx_byte[5]
.sym 17252 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17253 $PACKER_GND_NET
.sym 17254 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17255 spi_if_ins.spi.r_tx_byte[2]
.sym 17256 spi_if_ins.spi.r_tx_byte[1]
.sym 17258 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17259 sys_ctrl_ins.reset_cmd
.sym 17260 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17261 spi_if_ins.spi.r_tx_byte[6]
.sym 17262 spi_if_ins.spi.r_tx_byte[3]
.sym 17263 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17264 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17265 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17267 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17268 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17269 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17270 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17271 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17277 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17283 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17285 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17286 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17289 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17290 spi_if_ins.spi.r_tx_byte[1]
.sym 17291 spi_if_ins.spi.r_tx_byte[5]
.sym 17292 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17295 spi_if_ins.spi.r_tx_byte[7]
.sym 17296 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17297 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17298 spi_if_ins.spi.r_tx_byte[3]
.sym 17301 spi_if_ins.spi.r_tx_byte[2]
.sym 17302 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17303 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17304 spi_if_ins.spi.r_tx_byte[6]
.sym 17307 sys_ctrl_ins.reset_cmd
.sym 17313 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17315 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17316 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17319 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17320 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17321 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17322 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17327 $PACKER_GND_NET
.sym 17329 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17332 spi_if_ins.w_rx_data[6]
.sym 17335 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17339 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17365 spi_if_ins.w_rx_data[6]
.sym 17367 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17376 spi_if_ins.r_tx_data_valid
.sym 17378 i_ss$SB_IO_IN
.sym 17384 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17386 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17391 spi_if_ins.r_tx_byte[0]
.sym 17396 spi_if_ins.r_tx_byte[6]
.sym 17398 spi_if_ins.r_tx_byte[4]
.sym 17404 spi_if_ins.r_tx_byte[3]
.sym 17406 spi_if_ins.r_tx_byte[4]
.sym 17418 spi_if_ins.r_tx_byte[0]
.sym 17424 spi_if_ins.r_tx_byte[6]
.sym 17432 spi_if_ins.r_tx_byte[3]
.sym 17448 i_ss$SB_IO_IN
.sym 17450 spi_if_ins.r_tx_data_valid
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17458 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17461 spi_if_ins.spi.r_rx_byte[6]
.sym 17470 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17472 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17474 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17483 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17486 i_mosi$SB_IO_IN
.sym 17488 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17490 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17498 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17504 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17509 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17511 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17543 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17559 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17575 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17577 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17582 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17593 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17601 i_ss$SB_IO_IN
.sym 17602 spi_if_ins.w_rx_data[1]
.sym 17604 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17606 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17608 spi_if_ins.w_rx_data[0]
.sym 17609 i_ss_SB_LUT4_I3_O
.sym 17610 w_rx_data[1]
.sym 17613 i_ss_SB_LUT4_I3_O
.sym 17620 spi_if_ins.w_rx_data[1]
.sym 17621 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17624 spi_if_ins.state_if[2]
.sym 17626 spi_if_ins.w_rx_data[0]
.sym 17631 spi_if_ins.w_rx_data[2]
.sym 17632 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17635 spi_if_ins.w_rx_data[6]
.sym 17637 spi_if_ins.state_if[0]
.sym 17643 spi_if_ins.w_rx_data[5]
.sym 17647 spi_if_ins.state_if[1]
.sym 17648 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17653 spi_if_ins.w_rx_data[1]
.sym 17658 spi_if_ins.w_rx_data[0]
.sym 17666 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17670 spi_if_ins.w_rx_data[5]
.sym 17678 spi_if_ins.w_rx_data[6]
.sym 17691 spi_if_ins.w_rx_data[2]
.sym 17694 spi_if_ins.state_if[1]
.sym 17695 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17696 spi_if_ins.state_if[2]
.sym 17697 spi_if_ins.state_if[0]
.sym 17698 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17701 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17702 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17705 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17707 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17708 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17713 $PACKER_VCC_NET
.sym 17717 w_rx_data[0]
.sym 17718 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17719 spi_if_ins.w_rx_data[2]
.sym 17720 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17726 w_rx_data[7]
.sym 17728 w_rx_data[5]
.sym 17730 w_rx_data[6]
.sym 17733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17734 w_rx_data[2]
.sym 17735 i_mosi$SB_IO_IN
.sym 17744 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17745 w_cs[0]
.sym 17751 w_load
.sym 17753 w_cs[0]
.sym 17755 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17756 w_fetch
.sym 17759 $PACKER_VCC_NET
.sym 17767 i_button_SB_LUT4_I3_O[1]
.sym 17795 $PACKER_VCC_NET
.sym 17799 i_button_SB_LUT4_I3_O[1]
.sym 17800 w_cs[0]
.sym 17801 w_load
.sym 17802 w_fetch
.sym 17820 w_cs[0]
.sym 17821 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17823 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17826 spi_if_ins.spi.r_rx_byte[0]
.sym 17827 spi_if_ins.spi.r_rx_byte[5]
.sym 17829 spi_if_ins.spi.r_rx_byte[3]
.sym 17830 spi_if_ins.spi.r_rx_byte[1]
.sym 17831 spi_if_ins.spi.r_rx_byte[4]
.sym 17837 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17840 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17853 i_button_SB_LUT4_I3_O[1]
.sym 17855 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17857 w_ioc[0]
.sym 17858 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17876 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17885 w_cs[1]
.sym 17886 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17887 spi_if_ins.spi.r_rx_byte[1]
.sym 17891 spi_if_ins.spi.r_rx_byte[0]
.sym 17892 spi_if_ins.spi.r_rx_byte[5]
.sym 17895 w_fetch
.sym 17898 spi_if_ins.spi.r_rx_byte[1]
.sym 17918 spi_if_ins.spi.r_rx_byte[0]
.sym 17922 spi_if_ins.spi.r_rx_byte[5]
.sym 17934 w_cs[1]
.sym 17935 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17937 w_fetch
.sym 17944 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 spi_if_ins.w_rx_data[4]
.sym 17949 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17950 spi_if_ins.w_rx_data[3]
.sym 17959 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 17962 o_led1$SB_IO_OUT
.sym 17971 w_cs[1]
.sym 17972 w_tx_data_io[1]
.sym 17981 io_ctrl_ins.o_pmod[1]
.sym 17982 w_tx_data_io[3]
.sym 17988 spi_if_ins.w_rx_data[1]
.sym 17991 spi_if_ins.w_rx_data[0]
.sym 17994 spi_if_ins.w_rx_data[2]
.sym 17996 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 17999 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 18002 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18003 w_ioc[4]
.sym 18004 spi_if_ins.w_rx_data[4]
.sym 18005 w_ioc[3]
.sym 18007 spi_if_ins.w_rx_data[3]
.sym 18015 w_ioc[2]
.sym 18017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18018 w_ioc[1]
.sym 18021 w_ioc[4]
.sym 18022 w_ioc[1]
.sym 18023 w_ioc[2]
.sym 18024 w_ioc[3]
.sym 18029 spi_if_ins.w_rx_data[3]
.sym 18036 spi_if_ins.w_rx_data[0]
.sym 18042 spi_if_ins.w_rx_data[2]
.sym 18046 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18047 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18048 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 18051 w_ioc[3]
.sym 18052 w_ioc[2]
.sym 18054 w_ioc[4]
.sym 18057 spi_if_ins.w_rx_data[1]
.sym 18066 spi_if_ins.w_rx_data[4]
.sym 18067 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 w_rx_data[4]
.sym 18071 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 18072 i_button_SB_LUT4_I3_O[1]
.sym 18073 i_config_SB_LUT4_I3_I2[2]
.sym 18074 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18075 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 18076 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 18077 w_rx_data[3]
.sym 18082 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 18084 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18086 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18088 w_ioc[0]
.sym 18090 spi_if_ins.w_rx_data[2]
.sym 18092 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18095 io_ctrl_ins.o_pmod[3]
.sym 18098 i_smi_a1_SB_LUT4_I1_O[3]
.sym 18101 w_rx_data[3]
.sym 18102 w_rx_data[1]
.sym 18103 io_ctrl_ins.rf_mode[2]
.sym 18111 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 18113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18114 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 18115 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18116 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18117 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18119 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18121 w_ioc[0]
.sym 18122 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18125 w_ioc[1]
.sym 18126 i_smi_a1_SB_LUT4_I1_O[3]
.sym 18128 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18129 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 18130 i_config_SB_LUT4_I3_I2[2]
.sym 18131 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18133 io_ctrl_ins.pmod_dir_state[3]
.sym 18135 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 18136 o_shdn_rx_lna$SB_IO_OUT
.sym 18141 io_ctrl_ins.o_pmod[1]
.sym 18142 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 18144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18145 w_ioc[0]
.sym 18147 w_ioc[1]
.sym 18150 w_ioc[0]
.sym 18151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18152 w_ioc[1]
.sym 18156 o_shdn_rx_lna$SB_IO_OUT
.sym 18157 io_ctrl_ins.o_pmod[1]
.sym 18158 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 18159 w_ioc[0]
.sym 18162 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18163 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18164 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18165 io_ctrl_ins.pmod_dir_state[3]
.sym 18168 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 18169 w_ioc[0]
.sym 18174 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 18175 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18176 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18177 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18180 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 18181 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 18182 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 18183 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18186 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18187 i_smi_a1_SB_LUT4_I1_O[3]
.sym 18188 i_config_SB_LUT4_I3_I2[2]
.sym 18190 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18191 r_counter[0]_$glb_clk
.sym 18192 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18193 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 18194 io_ctrl_ins.rf_pin_state[4]
.sym 18195 io_ctrl_ins.rf_pin_state[7]
.sym 18196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18197 io_ctrl_ins.rf_pin_state[6]
.sym 18198 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18199 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 18200 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 18207 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18208 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18209 io_ctrl_ins.pmod_dir_state[6]
.sym 18215 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 18217 io_ctrl_ins.o_pmod[6]
.sym 18219 w_rx_data[7]
.sym 18220 w_rx_data[5]
.sym 18223 w_rx_data[6]
.sym 18227 w_rx_data[2]
.sym 18228 o_tr_vc2$SB_IO_OUT
.sym 18234 w_rx_data[4]
.sym 18235 i_button$SB_IO_IN
.sym 18236 io_ctrl_ins.debug_mode[1]
.sym 18237 i_config_SB_LUT4_I3_I2[2]
.sym 18240 o_led1$SB_IO_OUT
.sym 18242 i_config_SB_LUT4_I3_I2[0]
.sym 18243 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18244 i_button_SB_LUT4_I3_O[1]
.sym 18245 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18246 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 18247 i_config_SB_LUT4_I3_I2[1]
.sym 18249 o_led0$SB_IO_OUT
.sym 18256 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18265 i_config[0]$SB_IO_IN
.sym 18267 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18268 i_config_SB_LUT4_I3_I2[0]
.sym 18269 i_config[0]$SB_IO_IN
.sym 18270 i_config_SB_LUT4_I3_I2[2]
.sym 18281 w_rx_data[4]
.sym 18285 i_config_SB_LUT4_I3_I2[2]
.sym 18286 o_led1$SB_IO_OUT
.sym 18287 i_config_SB_LUT4_I3_I2[0]
.sym 18288 io_ctrl_ins.debug_mode[1]
.sym 18292 i_button_SB_LUT4_I3_O[1]
.sym 18293 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18297 i_button$SB_IO_IN
.sym 18299 i_config_SB_LUT4_I3_I2[2]
.sym 18303 o_led0$SB_IO_OUT
.sym 18304 i_config_SB_LUT4_I3_I2[2]
.sym 18305 i_config_SB_LUT4_I3_I2[1]
.sym 18306 i_config_SB_LUT4_I3_I2[0]
.sym 18311 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 18312 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18315 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 18316 io_ctrl_ins.o_pmod[3]
.sym 18317 io_ctrl_ins.o_pmod[2]
.sym 18318 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18319 io_ctrl_ins.o_pmod[1]
.sym 18320 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18321 io_ctrl_ins.o_pmod[5]
.sym 18322 io_ctrl_ins.o_pmod[6]
.sym 18323 i_button_SB_LUT4_I3_O[0]
.sym 18329 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 18330 i_button_SB_LUT4_I3_O[2]
.sym 18335 i_config[3]$SB_IO_IN
.sym 18336 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18339 i_button$SB_IO_IN
.sym 18341 io_ctrl_ins.rf_mode[2]
.sym 18345 i_config[2]$SB_IO_IN
.sym 18349 i_config[1]$SB_IO_IN
.sym 18367 w_rx_data[0]
.sym 18368 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18369 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18371 w_rx_data[3]
.sym 18377 w_rx_data[1]
.sym 18381 w_rx_data[2]
.sym 18396 w_rx_data[3]
.sym 18402 w_rx_data[1]
.sym 18408 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18417 w_rx_data[2]
.sym 18422 w_rx_data[0]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18437 r_counter[0]_$glb_clk
.sym 18438 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 18444 o_tr_vc2$SB_IO_OUT
.sym 18455 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18456 io_ctrl_ins.rf_mode[2]
.sym 18461 io_ctrl_ins.rf_mode[0]
.sym 18462 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18465 io_ctrl_ins.o_pmod[1]
.sym 18481 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18482 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18484 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18489 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18501 io_ctrl_ins.rf_mode[2]
.sym 18503 io_ctrl_ins.rf_pin_state[2]
.sym 18509 io_ctrl_ins.rf_pin_state[1]
.sym 18513 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18514 io_ctrl_ins.rf_pin_state[2]
.sym 18515 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18516 io_ctrl_ins.rf_mode[2]
.sym 18525 io_ctrl_ins.rf_pin_state[1]
.sym 18526 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18527 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18559 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18560 r_counter[0]_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18584 io_ctrl_ins.rf_pin_state[3]
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18658 io_smi_data[4]$SB_IO_OUT
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_mosi$SB_IO_IN
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18851 io_smi_data[5]$SB_IO_OUT
.sym 18868 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18870 sys_ctrl_ins.reset_cmd
.sym 18877 sys_ctrl_ins.reset_count[3]
.sym 18880 sys_ctrl_ins.reset_count[0]
.sym 18881 sys_ctrl_ins.reset_cmd
.sym 18889 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18892 sys_ctrl_ins.reset_count[2]
.sym 18895 sys_ctrl_ins.reset_count[1]
.sym 18897 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18898 $nextpnr_ICESTORM_LC_16$O
.sym 18900 sys_ctrl_ins.reset_count[0]
.sym 18904 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18906 sys_ctrl_ins.reset_count[1]
.sym 18910 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18911 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18912 sys_ctrl_ins.reset_count[2]
.sym 18914 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18917 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18918 sys_ctrl_ins.reset_count[3]
.sym 18920 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18923 sys_ctrl_ins.reset_cmd
.sym 18924 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18929 sys_ctrl_ins.reset_count[0]
.sym 18930 sys_ctrl_ins.reset_count[1]
.sym 18931 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18938 sys_ctrl_ins.reset_count[0]
.sym 18941 sys_ctrl_ins.reset_count[0]
.sym 18942 sys_ctrl_ins.reset_count[3]
.sym 18943 sys_ctrl_ins.reset_count[2]
.sym 18944 sys_ctrl_ins.reset_count[1]
.sym 18945 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18946 r_counter[0]_$glb_clk
.sym 18947 sys_ctrl_ins.reset_cmd
.sym 18964 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18968 int_miso
.sym 18992 rx_09_fifo.rd_addr_gray[0]
.sym 18996 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 19002 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 19021 $nextpnr_ICESTORM_LC_17$O
.sym 19023 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 19027 $nextpnr_ICESTORM_LC_18$I3
.sym 19029 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 19037 $nextpnr_ICESTORM_LC_18$I3
.sym 19061 rx_09_fifo.rd_addr_gray[0]
.sym 19069 lvds_clock_buf
.sym 19083 i_ss$SB_IO_IN
.sym 19084 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 19100 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19127 i_sck$SB_IO_IN
.sym 19136 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19143 spi_if_ins.spi.SCKr[0]
.sym 19145 spi_if_ins.spi.SCKr[0]
.sym 19177 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19188 i_sck$SB_IO_IN
.sym 19192 r_counter[0]_$glb_clk
.sym 19206 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 19225 io_pmod[2]$SB_IO_IN
.sym 19228 w_smi_read_req
.sym 19241 io_pmod[2]$SB_IO_IN
.sym 19246 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19257 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19258 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19259 w_rx_24_fifo_empty
.sym 19264 spi_if_ins.r_tx_byte[7]
.sym 19274 w_rx_24_fifo_empty
.sym 19277 io_pmod[2]$SB_IO_IN
.sym 19304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19306 spi_if_ins.r_tx_byte[7]
.sym 19307 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter[0]_$glb_clk
.sym 19329 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19360 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19371 i_ss$SB_IO_IN
.sym 19372 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19377 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19390 $nextpnr_ICESTORM_LC_14$O
.sym 19392 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19396 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19399 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19405 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19409 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19411 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19428 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19439 i_ss$SB_IO_IN
.sym 19452 i_mosi$SB_IO_IN
.sym 19483 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19484 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19487 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19495 spi_if_ins.spi.r_rx_byte[6]
.sym 19508 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19517 spi_if_ins.spi.r_rx_byte[6]
.sym 19533 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19534 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19535 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19557 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19558 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19559 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19560 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19561 r_counter[0]_$glb_clk
.sym 19575 spi_if_ins.w_rx_data[6]
.sym 19577 i_ss_SB_LUT4_I3_O
.sym 19582 i_smi_soe_se$rename$0
.sym 19583 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19608 i_ss$SB_IO_IN
.sym 19611 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19616 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19631 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19656 i_ss$SB_IO_IN
.sym 19657 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19676 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19683 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19734 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19745 i_ss_SB_LUT4_I3_O
.sym 19787 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19806 i_ss_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19829 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19831 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19856 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19861 i_ss_SB_LUT4_I3_O
.sym 19864 i_mosi$SB_IO_IN
.sym 19866 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19867 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19878 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19885 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19891 i_mosi$SB_IO_IN
.sym 19907 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19920 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19925 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19929 i_ss_SB_LUT4_I3_O
.sym 19930 i_sck$SB_IO_IN_$glb_clk
.sym 19949 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 19974 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19979 i_mosi$SB_IO_IN
.sym 19981 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19984 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19985 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19988 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20018 i_mosi$SB_IO_IN
.sym 20025 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20036 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20043 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20050 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20052 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20053 i_sck$SB_IO_IN_$glb_clk
.sym 20072 w_rx_data[1]
.sym 20080 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 20082 w_rx_data[3]
.sym 20086 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 20088 i_button_SB_LUT4_I3_O[1]
.sym 20100 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20101 spi_if_ins.spi.r_rx_byte[3]
.sym 20103 spi_if_ins.spi.r_rx_byte[4]
.sym 20107 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20130 spi_if_ins.spi.r_rx_byte[4]
.sym 20141 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20149 spi_if_ins.spi.r_rx_byte[3]
.sym 20175 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20195 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20208 w_rx_data[3]
.sym 20209 io_ctrl_ins.rf_pin_state[4]
.sym 20210 o_led1$SB_IO_OUT
.sym 20211 io_ctrl_ins.rf_pin_state[7]
.sym 20212 io_ctrl_ins.o_pmod[5]
.sym 20213 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20221 i_button_SB_LUT4_I3_O[1]
.sym 20222 spi_if_ins.w_rx_data[3]
.sym 20226 io_ctrl_ins.pmod_dir_state[6]
.sym 20227 spi_if_ins.w_rx_data[4]
.sym 20228 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20230 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20235 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 20237 w_ioc[0]
.sym 20238 io_ctrl_ins.o_pmod[5]
.sym 20240 io_ctrl_ins.pmod_dir_state[5]
.sym 20243 io_ctrl_ins.o_pmod[3]
.sym 20245 w_ioc[0]
.sym 20247 io_ctrl_ins.o_pmod[6]
.sym 20248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20249 w_ioc[1]
.sym 20250 o_tr_vc2$SB_IO_OUT
.sym 20253 spi_if_ins.w_rx_data[4]
.sym 20258 io_ctrl_ins.pmod_dir_state[5]
.sym 20259 i_button_SB_LUT4_I3_O[1]
.sym 20260 io_ctrl_ins.o_pmod[5]
.sym 20261 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20265 w_ioc[0]
.sym 20266 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 20270 w_ioc[1]
.sym 20271 w_ioc[0]
.sym 20273 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20276 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 20277 io_ctrl_ins.o_pmod[3]
.sym 20278 o_tr_vc2$SB_IO_OUT
.sym 20279 w_ioc[0]
.sym 20282 w_ioc[1]
.sym 20283 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20285 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 20288 i_button_SB_LUT4_I3_O[1]
.sym 20289 io_ctrl_ins.pmod_dir_state[6]
.sym 20290 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20291 io_ctrl_ins.o_pmod[6]
.sym 20294 spi_if_ins.w_rx_data[3]
.sym 20298 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 w_rx_data[4]
.sym 20315 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 20323 w_ioc[0]
.sym 20326 io_ctrl_ins.pmod_dir_state[5]
.sym 20327 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20331 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 20342 w_rx_data[4]
.sym 20344 io_ctrl_ins.rf_mode[2]
.sym 20345 i_config_SB_LUT4_I3_I2[2]
.sym 20350 i_config[3]$SB_IO_IN
.sym 20351 io_ctrl_ins.o_pmod[2]
.sym 20352 i_button_SB_LUT4_I3_O[1]
.sym 20361 w_rx_data[7]
.sym 20362 io_ctrl_ins.rf_mode[0]
.sym 20365 w_rx_data[6]
.sym 20366 i_config_SB_LUT4_I3_I2[0]
.sym 20367 i_config[2]$SB_IO_IN
.sym 20368 w_rx_data[5]
.sym 20369 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20371 i_config[1]$SB_IO_IN
.sym 20376 i_config[3]$SB_IO_IN
.sym 20378 i_config_SB_LUT4_I3_I2[2]
.sym 20382 w_rx_data[4]
.sym 20390 w_rx_data[7]
.sym 20393 w_rx_data[5]
.sym 20402 w_rx_data[6]
.sym 20405 i_config_SB_LUT4_I3_I2[2]
.sym 20406 io_ctrl_ins.rf_mode[2]
.sym 20407 i_config_SB_LUT4_I3_I2[0]
.sym 20408 i_config[1]$SB_IO_IN
.sym 20412 i_config_SB_LUT4_I3_I2[2]
.sym 20413 i_config[2]$SB_IO_IN
.sym 20417 i_config_SB_LUT4_I3_I2[0]
.sym 20418 io_ctrl_ins.rf_mode[0]
.sym 20419 i_button_SB_LUT4_I3_O[1]
.sym 20420 io_ctrl_ins.o_pmod[2]
.sym 20421 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20436 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 20466 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20467 io_ctrl_ins.debug_mode[1]
.sym 20470 i_config_SB_LUT4_I3_I2[1]
.sym 20471 w_rx_data[2]
.sym 20472 w_rx_data[5]
.sym 20474 w_rx_data[1]
.sym 20475 w_rx_data[6]
.sym 20476 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20478 i_config_SB_LUT4_I3_I2[1]
.sym 20479 w_rx_data[7]
.sym 20480 w_rx_data[3]
.sym 20483 io_ctrl_ins.rf_mode[2]
.sym 20498 w_rx_data[3]
.sym 20507 w_rx_data[2]
.sym 20510 io_ctrl_ins.debug_mode[1]
.sym 20511 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20512 io_ctrl_ins.rf_mode[2]
.sym 20513 i_config_SB_LUT4_I3_I2[1]
.sym 20517 w_rx_data[1]
.sym 20522 io_ctrl_ins.debug_mode[1]
.sym 20524 i_config_SB_LUT4_I3_I2[1]
.sym 20528 w_rx_data[5]
.sym 20535 w_rx_data[6]
.sym 20542 w_rx_data[7]
.sym 20544 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20563 io_ctrl_ins.rf_mode[2]
.sym 20569 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20571 i_config[0]$SB_IO_IN
.sym 20573 o_tr_vc2$SB_IO_OUT
.sym 20582 i_button_SB_LUT4_I3_O[0]
.sym 20590 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20592 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20593 io_ctrl_ins.rf_mode[2]
.sym 20613 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20618 io_ctrl_ins.rf_pin_state[3]
.sym 20651 io_ctrl_ins.rf_mode[2]
.sym 20652 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20653 io_ctrl_ins.rf_pin_state[3]
.sym 20654 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20667 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20668 r_counter[0]_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20694 o_led1$SB_IO_OUT
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20757 io_smi_data[5]$SB_IO_OUT
.sym 20802 $io_pmod[3]$iobuf_i
.sym 20804 i_ss$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20935 io_pmod[7]$SB_IO_IN
.sym 20987 lvds_rx_09_inst.o_fifo_data[7]
.sym 21091 $io_pmod[4]$iobuf_i
.sym 21131 lvds_rx_09_inst.o_fifo_data[7]
.sym 21134 w_smi_read_req
.sym 21192 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 21231 i_smi_soe_se$rename$0
.sym 21290 $PACKER_GND_NET
.sym 21291 $io_pmod[5]$iobuf_i
.sym 21333 i_smi_soe_se$rename$0
.sym 21393 i_ss_SB_LUT4_I3_O
.sym 21395 spi_if_ins.spi.r3_rx_done
.sym 21396 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21398 spi_if_ins.spi.r2_rx_done
.sym 21434 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 21447 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21457 i_ss_SB_LUT4_I3_O
.sym 21499 spi_if_ins.spi.r_rx_byte[7]
.sym 21537 io_pmod[2]$SB_IO_IN
.sym 21597 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 21646 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 21648 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 21703 spi_if_ins.spi.r_rx_byte[2]
.sym 21804 o_led0$SB_IO_OUT
.sym 21807 o_led1$SB_IO_OUT
.sym 21856 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 21860 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 21902 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 21904 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 21905 w_tx_data_io[4]
.sym 21949 o_led1$SB_IO_OUT
.sym 21960 o_led0$SB_IO_OUT
.sym 21963 w_tx_data_io[6]
.sym 22004 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 22005 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 22006 io_ctrl_ins.o_pmod[4]
.sym 22007 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 22008 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 22009 i_button_SB_LUT4_I3_O[3]
.sym 22010 io_ctrl_ins.o_pmod[0]
.sym 22011 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 22046 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 22048 w_tx_data_io[2]
.sym 22051 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 22060 w_tx_data_io[4]
.sym 22108 w_tx_data_io[5]
.sym 22109 w_tx_data_io[6]
.sym 22113 w_tx_data_io[7]
.sym 22160 o_rx_h_tx_l$SB_IO_OUT
.sym 22162 o_tr_vc1_b$SB_IO_OUT
.sym 22165 w_ioc[2]
.sym 22167 w_ioc[1]
.sym 22169 io_ctrl_ins.pmod_dir_state[7]
.sym 22171 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 22208 o_tr_vc1$SB_IO_OUT
.sym 22210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 22211 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22212 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22213 io_ctrl_ins.mixer_en_state
.sym 22214 o_rx_h_tx_l$SB_IO_OUT
.sym 22215 o_tr_vc1_b$SB_IO_OUT
.sym 22250 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 22252 i_button_SB_LUT4_I3_O[0]
.sym 22254 i_button_SB_LUT4_I3_O[1]
.sym 22258 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 22260 o_tr_vc2$SB_IO_OUT
.sym 22262 w_tx_data_io[5]
.sym 22272 w_tx_data_io[7]
.sym 22352 io_ctrl_ins.rf_pin_state[4]
.sym 22354 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 22357 o_tr_vc1_b$SB_IO_OUT
.sym 22358 io_ctrl_ins.rf_pin_state[0]
.sym 22362 io_ctrl_ins.rf_pin_state[7]
.sym 22365 io_ctrl_ins.rf_pin_state[6]
.sym 22368 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22537 int_miso
.sym 22540 i_ss_SB_LUT4_I3_O
.sym 22556 i_ss_SB_LUT4_I3_O
.sym 22576 i_mosi$SB_IO_IN
.sym 22577 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22681 w_rx_09_fifo_data[1]
.sym 22724 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22878 io_pmod[7]$SB_IO_IN
.sym 22887 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 22921 io_pmod[7]$SB_IO_IN
.sym 22923 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 22949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 22950 lvds_clock_buf
.sym 22951 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 22964 io_pmod[6]$SB_IO_IN
.sym 22967 i_smi_a3$SB_IO_IN
.sym 23006 w_rx_09_fifo_data[0]
.sym 23017 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23056 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23057 w_rx_09_fifo_data[0]
.sym 23072 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 23073 lvds_clock_buf
.sym 23074 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 23087 io_pmod[7]$SB_IO_IN
.sym 23089 $io_pmod[4]$iobuf_i
.sym 23106 $io_pmod[2]$iobuf_i
.sym 23107 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23120 i_smi_soe_se$rename$0
.sym 23175 i_smi_soe_se$rename$0
.sym 23196 r_counter[0]_$glb_clk
.sym 23197 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 23200 $io_pmod[6]$iobuf_i
.sym 23204 $io_pmod[7]$iobuf_i
.sym 23222 i_ss$SB_IO_IN
.sym 23227 i_ss$SB_IO_IN
.sym 23230 $PACKER_GND_NET
.sym 23262 w_rx_09_fifo_data[1]
.sym 23267 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23278 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23280 w_rx_09_fifo_data[1]
.sym 23318 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 23319 lvds_clock_buf
.sym 23320 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 23325 spi_if_ins.spi.r_rx_done
.sym 23337 $io_pmod[5]$iobuf_i
.sym 23340 io_pmod[5]$SB_IO_IN
.sym 23349 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23368 spi_if_ins.spi.r2_rx_done
.sym 23387 i_ss$SB_IO_IN
.sym 23389 spi_if_ins.spi.r3_rx_done
.sym 23390 spi_if_ins.spi.r_rx_done
.sym 23402 i_ss$SB_IO_IN
.sym 23414 spi_if_ins.spi.r2_rx_done
.sym 23419 spi_if_ins.spi.r2_rx_done
.sym 23421 spi_if_ins.spi.r3_rx_done
.sym 23432 spi_if_ins.spi.r_rx_done
.sym 23442 r_counter[0]_$glb_clk
.sym 23444 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23446 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23466 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23473 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23494 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23496 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23549 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23564 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23565 i_sck$SB_IO_IN_$glb_clk
.sym 23571 r_counter[0]
.sym 23594 $io_pmod[2]$iobuf_i
.sym 23598 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23602 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23610 i_ss_SB_LUT4_I3_O
.sym 23624 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23648 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23687 i_ss_SB_LUT4_I3_O
.sym 23688 i_sck$SB_IO_IN_$glb_clk
.sym 23693 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 23710 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23714 spi_if_ins.w_rx_data[2]
.sym 23717 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23718 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23722 $PACKER_GND_NET
.sym 23733 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23751 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23795 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23810 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23811 i_sck$SB_IO_IN_$glb_clk
.sym 23819 spi_if_ins.w_rx_data[2]
.sym 23828 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 23839 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 23840 w_rx_data[0]
.sym 23842 spi_if_ins.w_rx_data[2]
.sym 23846 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 23848 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 23864 w_rx_data[0]
.sym 23873 w_rx_data[1]
.sym 23881 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23914 w_rx_data[0]
.sym 23929 w_rx_data[1]
.sym 23933 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 23937 w_tx_data_io[2]
.sym 23967 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23977 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 23979 io_ctrl_ins.pmod_dir_state[4]
.sym 23986 w_ioc[1]
.sym 23987 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23991 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 23994 w_ioc[0]
.sym 23998 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24006 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 24008 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24010 w_ioc[1]
.sym 24011 w_ioc[0]
.sym 24013 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24022 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 24024 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24025 w_ioc[0]
.sym 24028 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24029 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24030 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 24031 io_ctrl_ins.pmod_dir_state[4]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24057 r_counter[0]_$glb_clk
.sym 24058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 24075 io_ctrl_ins.pmod_dir_state[4]
.sym 24082 w_ioc[1]
.sym 24085 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24093 io_ctrl_ins.mixer_en_state
.sym 24102 io_ctrl_ins.o_pmod[4]
.sym 24106 io_ctrl_ins.o_pmod[0]
.sym 24110 w_rx_data[0]
.sym 24115 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24116 w_rx_data[4]
.sym 24117 w_ioc[2]
.sym 24118 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24119 io_ctrl_ins.mixer_en_state
.sym 24120 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24121 io_ctrl_ins.pmod_dir_state[7]
.sym 24122 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24124 w_ioc[0]
.sym 24126 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 24127 w_ioc[1]
.sym 24128 o_rx_h_tx_l$SB_IO_OUT
.sym 24129 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 24130 o_tr_vc1_b$SB_IO_OUT
.sym 24131 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 24133 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 24134 o_tr_vc1_b$SB_IO_OUT
.sym 24135 io_ctrl_ins.o_pmod[4]
.sym 24136 w_ioc[0]
.sym 24139 w_ioc[0]
.sym 24140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24141 w_ioc[2]
.sym 24142 w_ioc[1]
.sym 24145 w_rx_data[4]
.sym 24151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 24153 w_ioc[0]
.sym 24154 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24160 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 24163 o_rx_h_tx_l$SB_IO_OUT
.sym 24164 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 24165 io_ctrl_ins.pmod_dir_state[7]
.sym 24166 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24172 w_rx_data[0]
.sym 24175 io_ctrl_ins.mixer_en_state
.sym 24176 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 24177 w_ioc[0]
.sym 24178 io_ctrl_ins.o_pmod[0]
.sym 24179 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24180 r_counter[0]_$glb_clk
.sym 24202 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 24203 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24208 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24209 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 24226 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24227 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 24228 i_button_SB_LUT4_I3_O[3]
.sym 24230 i_button_SB_LUT4_I3_O[1]
.sym 24231 o_tr_vc1$SB_IO_OUT
.sym 24234 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 24236 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 24238 i_button_SB_LUT4_I3_O[0]
.sym 24247 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 24250 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24251 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 24252 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 24254 i_button_SB_LUT4_I3_O[2]
.sym 24268 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 24269 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 24270 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 24271 o_tr_vc1$SB_IO_OUT
.sym 24274 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24275 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 24276 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 24277 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 24298 i_button_SB_LUT4_I3_O[3]
.sym 24299 i_button_SB_LUT4_I3_O[2]
.sym 24300 i_button_SB_LUT4_I3_O[1]
.sym 24301 i_button_SB_LUT4_I3_O[0]
.sym 24302 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24303 r_counter[0]_$glb_clk
.sym 24304 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 24333 o_rx_h_tx_l$SB_IO_OUT
.sym 24338 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 24351 io_ctrl_ins.rf_pin_state[7]
.sym 24355 io_ctrl_ins.rf_pin_state[0]
.sym 24357 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24359 io_ctrl_ins.rf_pin_state[4]
.sym 24361 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24362 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24364 io_ctrl_ins.rf_mode[2]
.sym 24367 io_ctrl_ins.rf_mode[0]
.sym 24369 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24372 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24374 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24375 io_ctrl_ins.rf_pin_state[6]
.sym 24376 io_ctrl_ins.rf_mode[2]
.sym 24379 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24380 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24381 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24382 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24391 io_ctrl_ins.rf_mode[2]
.sym 24392 io_ctrl_ins.rf_mode[0]
.sym 24398 io_ctrl_ins.rf_pin_state[6]
.sym 24399 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24403 io_ctrl_ins.rf_mode[2]
.sym 24404 io_ctrl_ins.rf_mode[0]
.sym 24405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24409 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24410 io_ctrl_ins.rf_pin_state[0]
.sym 24411 io_ctrl_ins.rf_mode[2]
.sym 24412 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24415 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24416 io_ctrl_ins.rf_pin_state[7]
.sym 24418 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24421 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24422 io_ctrl_ins.rf_pin_state[4]
.sym 24423 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24424 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24425 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24426 r_counter[0]_$glb_clk
.sym 24440 o_tr_vc1$SB_IO_OUT
.sym 24448 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24605 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25253 i_smi_soe_se$rename$0
.sym 25262 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 io_pmod[7]$SB_IO_IN
.sym 25416 w_smi_read_req
.sym 25481 io_pmod[4]$SB_IO_IN
.sym 25484 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25488 io_pmod[5]$SB_IO_IN
.sym 25517 io_pmod[4]$SB_IO_IN
.sym 25518 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25541 io_pmod[5]$SB_IO_IN
.sym 25544 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25551 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25552 lvds_clock_buf
.sym 25553 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 25554 i_smi_soe_se$rename$0
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25563 io_pmod[4]$SB_IO_IN
.sym 25631 i_ss$SB_IO_IN
.sym 25633 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 25654 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 25684 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 25706 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 25707 i_sck$SB_IO_IN_$glb_clk
.sym 25708 i_ss$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25725 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 25784 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25787 spi_if_ins.spi.r_rx_byte[7]
.sym 25810 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25816 spi_if_ins.spi.r_rx_byte[7]
.sym 25830 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25861 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25862 r_counter[0]_$glb_clk
.sym 25876 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25957 r_counter[0]
.sym 25996 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26032 $PACKER_VCC_NET
.sym 26096 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26144 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26172 r_counter[0]_$glb_clk
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26249 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26268 spi_if_ins.spi.r_rx_byte[2]
.sym 26319 spi_if_ins.spi.r_rx_byte[2]
.sym 26326 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26327 r_counter[0]_$glb_clk
.sym 26347 $io_pmod[2]$iobuf_i
.sym 26407 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26413 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 26415 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 26426 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 26441 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 26443 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26481 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 26482 r_counter[0]_$glb_clk
.sym 26483 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 26499 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26503 $PACKER_GND_NET
.sym 26654 o_rx_h_tx_l$SB_IO_OUT
.sym 27275 io_pmod[4]$SB_IO_IN
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27295 i_smi_a3$SB_IO_IN
.sym 27301 w_smi_read_req
.sym 27305 $io_pmod[3]$iobuf_i
.sym 27307 io_pmod[6]$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27334 $io_pmod[4]$iobuf_i
.sym 27335 i_smi_soe_se$rename$0
.sym 27337 io_pmod[7]$SB_IO_IN
.sym 27365 i_smi_soe_se$rename$0
.sym 27366 w_smi_read_req
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27393 $io_pmod[7]$iobuf_i
.sym 27394 $io_pmod[5]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27409 $io_pmod[3]$iobuf_i
.sym 27419 $io_pmod[6]$iobuf_i
.sym 27425 io_pmod[2]$SB_IO_IN
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27480 $PACKER_VCC_NET
.sym 27481 r_counter[0]
.sym 27486 w_smi_read_req
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27528 $io_pmod[2]$iobuf_i
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27546 o_tr_vc1$SB_IO_OUT
.sym 27549 w_smi_read_req
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27571 w_smi_read_req
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27622 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27643 o_tr_vc1_b$SB_IO_OUT
.sym 27651 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27722 rx_09_fifo.wr_addr_gray[4]
.sym 27730 rx_09_fifo.wr_addr_gray_rd[4]
.sym 27734 rx_09_fifo.wr_addr_gray_rd[1]
.sym 27742 rx_09_fifo.wr_addr_gray[1]
.sym 27746 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 27758 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 27766 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 27770 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 27774 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 27778 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 27779 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 27780 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 27781 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 27785 rx_09_fifo.wr_addr[0]
.sym 27786 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27790 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27796 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27797 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27798 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27802 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27808 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27811 rx_09_fifo.wr_addr[0]
.sym 27816 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 27817 rx_09_fifo.wr_addr[0]
.sym 27820 rx_09_fifo.wr_addr[2]
.sym 27821 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27824 rx_09_fifo.wr_addr[3]
.sym 27825 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27828 rx_09_fifo.wr_addr[4]
.sym 27829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27832 rx_09_fifo.wr_addr[5]
.sym 27833 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27836 rx_09_fifo.wr_addr[6]
.sym 27837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 27840 rx_09_fifo.wr_addr[7]
.sym 27841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 27842 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 27843 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 27844 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 27845 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 27848 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27852 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27853 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27854 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 27855 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 27856 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 27857 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 27860 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 27861 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27864 rx_09_fifo.wr_addr[0]
.sym 27865 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27866 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27867 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27868 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27869 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 27872 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27873 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 27882 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 27883 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 27884 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 27885 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 27890 rx_09_fifo.rd_addr_gray_wr[7]
.sym 27894 rx_09_fifo.rd_addr[7]
.sym 27907 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 27912 rx_24_fifo.wr_addr[2]
.sym 27913 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 27916 rx_24_fifo.wr_addr[3]
.sym 27917 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27920 rx_24_fifo.wr_addr[4]
.sym 27921 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27924 rx_24_fifo.wr_addr[5]
.sym 27925 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27928 rx_24_fifo.wr_addr[6]
.sym 27929 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27932 rx_24_fifo.wr_addr[7]
.sym 27933 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 27938 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27945 rx_24_fifo.wr_addr[0]
.sym 27946 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27950 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27958 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27966 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 27984 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27985 w_rx_24_fifo_data[26]
.sym 27987 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 27988 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27992 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27993 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27996 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27997 w_rx_24_fifo_push
.sym 28002 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28008 rx_24_fifo.wr_addr[0]
.sym 28009 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28014 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28020 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28021 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28022 w_lvds_rx_09_d1
.sym 28023 w_lvds_rx_09_d0
.sym 28024 lvds_rx_09_inst.r_state_if[1]
.sym 28025 lvds_rx_09_inst.r_state_if[0]
.sym 28026 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28038 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28043 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28044 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28045 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28050 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lvds_rx_24_inst.r_phase_count[0]
.sym 28074 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28076 $PACKER_VCC_NET
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28080 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 28081 w_lvds_rx_09_d1
.sym 28085 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28092 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 28093 w_lvds_rx_09_d0
.sym 28097 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28098 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28099 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28100 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28101 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28102 w_lvds_rx_24_d1
.sym 28103 w_lvds_rx_24_d0
.sym 28104 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28105 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28107 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28108 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28109 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28112 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28113 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28114 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28115 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28116 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28117 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28118 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28119 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28120 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28121 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28122 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28123 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28124 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28125 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28128 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28129 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28137 w_lvds_rx_24_d0
.sym 28142 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28143 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28144 lvds_rx_09_inst.r_state_if[0]
.sym 28145 lvds_rx_09_inst.r_state_if[1]
.sym 28148 lvds_rx_09_inst.r_state_if[1]
.sym 28149 lvds_rx_09_inst.r_state_if[0]
.sym 28152 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28153 w_lvds_rx_24_d1
.sym 28158 lvds_rx_09_inst.r_state_if[0]
.sym 28159 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28160 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28161 lvds_rx_09_inst.r_state_if[1]
.sym 28169 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28226 rx_09_fifo.rd_addr_gray_wr[1]
.sym 28238 rx_09_fifo.rd_addr_gray[1]
.sym 28246 rx_09_fifo.rd_addr_gray[6]
.sym 28254 rx_09_fifo.rd_addr_gray_wr[6]
.sym 28258 rx_09_fifo.wr_addr_gray[2]
.sym 28262 rx_09_fifo.wr_addr_gray[5]
.sym 28266 rx_09_fifo.wr_addr_gray[0]
.sym 28274 rx_09_fifo.wr_addr_gray[3]
.sym 28282 rx_09_fifo.wr_addr_gray_rd[5]
.sym 28290 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28294 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28300 rx_09_fifo.wr_addr[0]
.sym 28301 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 28305 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 28308 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28309 w_rx_09_fifo_push
.sym 28312 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28313 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28314 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28318 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28323 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28328 rx_09_fifo.wr_addr[2]
.sym 28329 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28332 rx_09_fifo.wr_addr[3]
.sym 28333 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28336 rx_09_fifo.wr_addr[4]
.sym 28337 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28340 rx_09_fifo.wr_addr[5]
.sym 28341 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28344 rx_09_fifo.wr_addr[6]
.sym 28345 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28348 rx_09_fifo.wr_addr[7]
.sym 28349 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28350 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 28351 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28352 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28353 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28354 w_rx_09_fifo_push
.sym 28355 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28356 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 28357 w_rx_09_fifo_full
.sym 28358 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 28359 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 28360 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 28361 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 28362 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 28363 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28364 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28365 w_rx_09_fifo_push
.sym 28366 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28367 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 28368 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 28369 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28371 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28372 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 28373 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28376 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 28377 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28378 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 28379 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28380 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28381 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28382 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 28383 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 28384 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28385 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28396 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28397 w_rx_24_fifo_data[17]
.sym 28400 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28401 w_rx_24_fifo_data[4]
.sym 28404 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28405 w_rx_24_fifo_data[18]
.sym 28408 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28409 w_rx_24_fifo_data[0]
.sym 28412 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28413 w_rx_24_fifo_data[2]
.sym 28418 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[0]
.sym 28419 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[1]
.sym 28420 w_rx_24_fifo_push
.sym 28421 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 28422 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28423 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28424 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 28425 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 28428 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28429 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[2]
.sym 28430 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 28431 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 28432 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 28433 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 28436 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28437 w_rx_24_fifo_data[19]
.sym 28438 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[0]
.sym 28439 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[1]
.sym 28440 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[2]
.sym 28441 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_2_I0[3]
.sym 28444 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 28445 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 28448 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28449 w_rx_24_fifo_data[21]
.sym 28452 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28453 w_rx_24_fifo_data[22]
.sym 28456 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28457 w_rx_24_fifo_data[24]
.sym 28460 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28461 w_rx_24_fifo_data[25]
.sym 28464 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28465 w_rx_24_fifo_data[29]
.sym 28468 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28469 w_rx_24_fifo_data[28]
.sym 28472 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28473 w_rx_24_fifo_data[20]
.sym 28476 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28477 w_rx_24_fifo_data[23]
.sym 28480 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28481 w_rx_24_fifo_data[27]
.sym 28483 rx_24_fifo.wr_addr[0]
.sym 28488 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28489 rx_24_fifo.wr_addr[0]
.sym 28492 rx_24_fifo.wr_addr[2]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28496 rx_24_fifo.wr_addr[3]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28500 rx_24_fifo.wr_addr[4]
.sym 28501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28504 rx_24_fifo.wr_addr[5]
.sym 28505 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28508 rx_24_fifo.wr_addr[6]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28512 rx_24_fifo.wr_addr[7]
.sym 28513 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28514 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28515 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28516 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28517 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28518 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28519 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28520 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 28521 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28523 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 28524 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28525 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28526 w_rx_24_fifo_push
.sym 28527 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28528 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28529 w_rx_24_fifo_full
.sym 28532 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28533 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28535 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28536 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 28537 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28540 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28541 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28544 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28545 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28546 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28547 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28548 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28549 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 28550 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28556 rx_24_fifo.wr_addr[0]
.sym 28557 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28558 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 28563 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 28564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 28565 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28566 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28570 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28571 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28572 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28573 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28574 rx_24_fifo.rd_addr_gray_wr[4]
.sym 28578 rx_24_fifo.rd_addr_gray[5]
.sym 28602 rx_24_fifo.rd_addr_gray_wr[1]
.sym 28611 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28612 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28613 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28619 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28620 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28621 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28628 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28629 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28632 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28633 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28635 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28636 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28637 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28639 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28640 w_rx_24_fifo_full
.sym 28641 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28643 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28644 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28645 lvds_rx_09_inst.r_state_if[1]
.sym 28647 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28648 lvds_rx_09_inst.r_state_if[0]
.sym 28649 lvds_rx_09_inst.r_state_if[1]
.sym 28658 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28666 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28675 lvds_rx_09_inst.r_phase_count[0]
.sym 28679 lvds_rx_09_inst.r_phase_count[1]
.sym 28680 $PACKER_VCC_NET
.sym 28681 lvds_rx_09_inst.r_phase_count[0]
.sym 28682 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28684 $PACKER_VCC_NET
.sym 28685 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28686 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 28687 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28688 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28689 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 28692 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28693 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28696 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28697 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28701 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28702 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 28703 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28704 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28705 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 28706 rx_09_fifo.wr_addr_gray_rd[0]
.sym 28710 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28711 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 28712 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28713 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28719 rx_09_fifo.rd_addr[0]
.sym 28720 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 28721 rx_09_fifo.rd_addr[1]
.sym 28724 rx_09_fifo.rd_addr[0]
.sym 28725 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 28732 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28733 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28736 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 28737 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28740 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28741 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28742 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28743 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28744 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28745 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28746 w_rx_09_fifo_pulled_data[1]
.sym 28747 w_rx_09_fifo_pulled_data[17]
.sym 28748 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28749 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28750 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 28751 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28752 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28753 w_rx_09_fifo_pull
.sym 28754 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28759 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 28760 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28761 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28765 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28766 w_rx_09_fifo_pulled_data[9]
.sym 28767 w_rx_09_fifo_pulled_data[25]
.sym 28768 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28770 rx_09_fifo.wr_addr_gray_rd[2]
.sym 28774 w_rx_09_fifo_pulled_data[2]
.sym 28775 w_rx_09_fifo_pulled_data[18]
.sym 28776 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28777 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28778 w_rx_09_fifo_pulled_data[7]
.sym 28779 w_rx_09_fifo_pulled_data[23]
.sym 28780 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28781 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28782 w_rx_09_fifo_pulled_data[3]
.sym 28783 w_rx_09_fifo_pulled_data[19]
.sym 28784 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28785 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28786 w_rx_09_fifo_pulled_data[4]
.sym 28787 w_rx_09_fifo_pulled_data[20]
.sym 28788 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28789 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28790 w_rx_09_fifo_pulled_data[5]
.sym 28791 w_rx_09_fifo_pulled_data[21]
.sym 28792 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28793 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28794 rx_09_fifo.wr_addr_gray_rd[3]
.sym 28798 w_rx_09_fifo_pulled_data[13]
.sym 28799 w_rx_09_fifo_pulled_data[29]
.sym 28800 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28801 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28802 w_rx_09_fifo_pulled_data[11]
.sym 28803 w_rx_09_fifo_pulled_data[27]
.sym 28804 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28805 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28806 rx_09_fifo.rd_addr_gray_wr[0]
.sym 28810 w_rx_09_fifo_pulled_data[12]
.sym 28811 w_rx_09_fifo_pulled_data[28]
.sym 28812 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28813 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28814 w_rx_09_fifo_pulled_data[10]
.sym 28815 w_rx_09_fifo_pulled_data[26]
.sym 28816 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28818 rx_09_fifo.rd_addr_gray[2]
.sym 28822 w_rx_09_fifo_pulled_data[15]
.sym 28823 w_rx_09_fifo_pulled_data[31]
.sym 28824 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28825 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28826 rx_09_fifo.rd_addr_gray_wr[2]
.sym 28830 rx_09_fifo.rd_addr_gray[5]
.sym 28834 rx_09_fifo.rd_addr_gray_wr[4]
.sym 28846 rx_09_fifo.rd_addr_gray[3]
.sym 28850 rx_09_fifo.rd_addr_gray[4]
.sym 28860 i_smi_a3$SB_IO_IN
.sym 28861 w_smi_data_output[6]
.sym 28866 w_rx_24_fifo_pulled_data[15]
.sym 28867 w_rx_24_fifo_pulled_data[7]
.sym 28868 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28870 w_rx_24_fifo_pulled_data[14]
.sym 28871 w_rx_24_fifo_pulled_data[6]
.sym 28872 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28873 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28874 w_rx_24_fifo_pulled_data[12]
.sym 28875 w_rx_24_fifo_pulled_data[4]
.sym 28876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28877 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28878 rx_09_fifo.rd_addr_gray_wr[5]
.sym 28882 w_rx_24_fifo_pulled_data[10]
.sym 28883 w_rx_24_fifo_pulled_data[2]
.sym 28884 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28885 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28886 w_rx_24_fifo_pulled_data[9]
.sym 28887 w_rx_24_fifo_pulled_data[1]
.sym 28888 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28889 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28890 rx_09_fifo.rd_addr_gray_wr[3]
.sym 28894 w_rx_24_fifo_pulled_data[11]
.sym 28895 w_rx_24_fifo_pulled_data[3]
.sym 28896 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28897 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28901 w_rx_24_fifo_data[15]
.sym 28904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28905 w_rx_24_fifo_data[14]
.sym 28908 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28909 w_rx_24_fifo_data[16]
.sym 28912 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28913 w_rx_24_fifo_data[3]
.sym 28916 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28917 w_rx_24_fifo_data[1]
.sym 28918 w_rx_24_fifo_pulled_data[13]
.sym 28919 w_rx_24_fifo_pulled_data[5]
.sym 28920 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28921 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28924 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28925 w_rx_24_fifo_data[11]
.sym 28928 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28929 w_rx_24_fifo_data[13]
.sym 28930 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28934 w_rx_24_fifo_pulled_data[26]
.sym 28935 w_rx_24_fifo_pulled_data[18]
.sym 28936 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28937 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28938 w_rx_24_fifo_pulled_data[29]
.sym 28939 w_rx_24_fifo_pulled_data[21]
.sym 28940 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28942 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28946 w_rx_24_fifo_pulled_data[27]
.sym 28947 w_rx_24_fifo_pulled_data[19]
.sym 28948 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28949 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28950 w_rx_24_fifo_pulled_data[0]
.sym 28951 w_rx_24_fifo_pulled_data[16]
.sym 28952 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28953 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28954 w_rx_24_fifo_pulled_data[8]
.sym 28955 w_rx_24_fifo_pulled_data[24]
.sym 28956 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28957 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28961 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 28962 w_rx_24_fifo_pulled_data[31]
.sym 28963 w_rx_24_fifo_pulled_data[23]
.sym 28964 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28965 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28966 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28967 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28968 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28969 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 28970 w_rx_24_fifo_pulled_data[25]
.sym 28971 w_rx_24_fifo_pulled_data[17]
.sym 28972 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28973 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28974 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 28975 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 28976 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 28977 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28978 w_rx_24_fifo_pulled_data[28]
.sym 28979 w_rx_24_fifo_pulled_data[20]
.sym 28980 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28981 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28985 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 28989 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28990 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28991 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28992 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28993 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28996 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28997 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28998 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29002 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29008 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29009 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29012 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29013 rx_24_fifo.rd_addr[1]
.sym 29014 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29015 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29016 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29017 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29018 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29019 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29020 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29021 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29025 rx_24_fifo.rd_addr[1]
.sym 29026 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29030 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29036 lvds_rx_09_inst.r_state_if[0]
.sym 29037 lvds_rx_09_inst.r_state_if[1]
.sym 29038 rx_24_fifo.wr_addr_gray[5]
.sym 29042 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29046 rx_24_fifo.wr_addr[7]
.sym 29050 rx_24_fifo.wr_addr_gray[6]
.sym 29054 rx_24_fifo.wr_addr_gray_rd[7]
.sym 29062 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29070 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29074 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29078 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29115 lvds_rx_09_inst.r_state_if[0]
.sym 29116 w_rx_09_fifo_full
.sym 29117 lvds_rx_09_inst.r_state_if[1]
.sym 29122 rx_24_fifo.wr_addr_gray[4]
.sym 29126 rx_24_fifo.wr_addr_gray[2]
.sym 29131 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29132 lvds_rx_09_inst.r_state_if[0]
.sym 29133 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29138 rx_24_fifo.wr_addr_gray[1]
.sym 29142 rx_24_fifo.wr_addr_gray[3]
.sym 29150 rx_24_fifo.wr_addr_gray[0]
.sym 29158 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29164 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 29165 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 29166 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29170 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29182 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29210 rx_24_fifo.rd_addr_gray_wr[0]
.sym 29219 rx_09_fifo.rd_addr[0]
.sym 29224 rx_09_fifo.rd_addr[1]
.sym 29225 rx_09_fifo.rd_addr[0]
.sym 29228 rx_09_fifo.rd_addr[2]
.sym 29229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29232 rx_09_fifo.rd_addr[3]
.sym 29233 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29236 rx_09_fifo.rd_addr[4]
.sym 29237 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29240 rx_09_fifo.rd_addr[5]
.sym 29241 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29244 rx_09_fifo.rd_addr[6]
.sym 29245 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29248 rx_09_fifo.rd_addr[7]
.sym 29249 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29250 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29254 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 29255 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 29256 rx_09_fifo.rd_addr[4]
.sym 29257 rx_09_fifo.rd_addr[5]
.sym 29258 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 29259 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29260 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 29261 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29262 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29263 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29264 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29265 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29268 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29269 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29270 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 29274 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29278 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29282 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29283 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29284 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 29285 rx_09_fifo.rd_addr[6]
.sym 29286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29287 rx_09_fifo.rd_addr[7]
.sym 29288 w_rx_09_fifo_pull
.sym 29289 io_pmod[2]$SB_IO_IN
.sym 29290 w_rx_09_fifo_pulled_data[6]
.sym 29291 w_rx_09_fifo_pulled_data[22]
.sym 29292 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29293 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29295 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29296 rx_09_fifo.rd_addr[3]
.sym 29297 rx_09_fifo.rd_addr[4]
.sym 29299 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 29300 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 29301 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 29302 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 29303 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 29304 rx_09_fifo.rd_addr[1]
.sym 29305 rx_09_fifo.rd_addr[2]
.sym 29306 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 29307 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 29308 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29309 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 29311 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29312 rx_09_fifo.rd_addr[6]
.sym 29313 rx_09_fifo.rd_addr[7]
.sym 29314 rx_09_fifo.wr_addr[7]
.sym 29318 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29322 w_rx_09_fifo_pulled_data[14]
.sym 29323 w_rx_09_fifo_pulled_data[30]
.sym 29324 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29325 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29331 w_rx_09_fifo_pulled_data[0]
.sym 29332 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29333 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29334 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29338 rx_09_fifo.wr_addr_gray[6]
.sym 29344 i_smi_a3$SB_IO_IN
.sym 29345 w_smi_data_output[1]
.sym 29346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29347 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 29348 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 29352 i_smi_a3$SB_IO_IN
.sym 29353 w_smi_data_output[2]
.sym 29354 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29355 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 29356 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29357 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 29358 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29359 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29360 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29361 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 29362 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29363 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 29364 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29365 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 29368 i_smi_a3$SB_IO_IN
.sym 29369 w_smi_data_output[3]
.sym 29370 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29372 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29374 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 29376 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29377 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 29379 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29380 i_smi_soe_se$rename$0
.sym 29381 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29382 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29383 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29384 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29385 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29387 i_smi_soe_se$rename$0
.sym 29388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29389 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 29390 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29391 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29392 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29393 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29394 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29395 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29396 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29397 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29398 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29399 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29400 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 29401 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29402 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29403 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29404 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29405 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29406 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29407 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29408 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29409 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29414 w_rx_24_fifo_pulled_data[30]
.sym 29415 w_rx_24_fifo_pulled_data[22]
.sym 29416 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29417 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 29418 w_rx_09_fifo_full
.sym 29423 w_rx_24_fifo_pulled_data[0]
.sym 29424 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29425 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29426 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 29430 w_rx_24_fifo_empty
.sym 29435 smi_ctrl_ins.int_cnt_24[4]
.sym 29436 $PACKER_VCC_NET
.sym 29437 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29443 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29448 rx_24_fifo.rd_addr[1]
.sym 29449 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29452 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 29453 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29456 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29460 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29464 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29465 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29468 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29472 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29473 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29474 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29478 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29482 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29483 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29484 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29485 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O[3]
.sym 29488 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29489 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29490 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29494 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29498 w_rx_24_fifo_pull
.sym 29499 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29500 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 29501 w_rx_24_fifo_empty
.sym 29502 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29506 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29507 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29508 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29509 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29510 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29511 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29512 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 29513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29516 spi_if_ins.w_rx_data[5]
.sym 29517 spi_if_ins.w_rx_data[6]
.sym 29518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29519 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29520 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29521 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29524 spi_if_ins.w_rx_data[6]
.sym 29525 spi_if_ins.w_rx_data[5]
.sym 29528 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29529 rx_24_fifo.rd_addr[1]
.sym 29530 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29531 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29532 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29533 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29536 spi_if_ins.w_rx_data[5]
.sym 29537 spi_if_ins.w_rx_data[6]
.sym 29546 io_pmod[2]$SB_IO_IN
.sym 29550 w_rx_24_fifo_full
.sym 29578 w_tx_data_sys[0]
.sym 29579 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 29580 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 29581 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 29585 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 29606 rx_24_fifo.rd_addr_gray[3]
.sym 29610 rx_24_fifo.rd_addr_gray[4]
.sym 29614 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29622 rx_24_fifo.rd_addr_gray[6]
.sym 29626 rx_24_fifo.rd_addr_gray[1]
.sym 29634 rx_24_fifo.rd_addr_gray[2]
.sym 29666 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29698 rx_24_fifo.rd_addr_gray[0]
.sym 29732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29733 lvds_rx_09_inst.o_fifo_data[19]
.sym 29736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29737 lvds_rx_09_inst.o_fifo_data[25]
.sym 29740 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29741 lvds_rx_09_inst.o_fifo_data[17]
.sym 29744 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29745 lvds_rx_09_inst.o_fifo_data[23]
.sym 29748 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29749 lvds_rx_09_inst.o_fifo_data[29]
.sym 29752 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29753 lvds_rx_09_inst.o_fifo_data[21]
.sym 29756 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29757 lvds_rx_09_inst.o_fifo_data[28]
.sym 29760 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29761 lvds_rx_09_inst.o_fifo_data[27]
.sym 29762 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29768 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29769 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29772 rx_09_fifo.rd_addr[2]
.sym 29773 rx_09_fifo.rd_addr[3]
.sym 29776 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29777 w_rx_09_fifo_pull
.sym 29778 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29785 rx_09_fifo.rd_addr[0]
.sym 29788 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29789 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29790 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29794 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29798 w_rx_09_fifo_pulled_data[8]
.sym 29799 w_rx_09_fifo_pulled_data[24]
.sym 29800 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29801 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29812 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29813 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29814 w_rx_09_fifo_pulled_data[0]
.sym 29815 w_rx_09_fifo_pulled_data[16]
.sym 29816 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29817 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29820 rx_09_fifo.rd_addr[0]
.sym 29821 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29824 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29825 rx_09_fifo.rd_addr[5]
.sym 29826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29827 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29828 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29832 i_smi_a3$SB_IO_IN
.sym 29833 w_smi_data_output[7]
.sym 29838 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 29839 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 29840 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29841 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29854 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29855 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29856 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29857 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 29861 smi_ctrl_ins.int_cnt_24[5]
.sym 29863 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29864 i_smi_soe_se$rename$0
.sym 29865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29869 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 29870 w_rx_24_fifo_pull
.sym 29871 i_smi_soe_se$rename$0
.sym 29872 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29873 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29875 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29876 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[1]
.sym 29877 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E[2]
.sym 29881 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29882 smi_ctrl_ins.int_cnt_24[4]
.sym 29883 smi_ctrl_ins.int_cnt_24[5]
.sym 29884 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29885 w_rx_24_fifo_empty
.sym 29889 smi_ctrl_ins.int_cnt_24[4]
.sym 29892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29893 w_rx_24_fifo_data[7]
.sym 29896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29897 w_rx_24_fifo_data[10]
.sym 29900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29901 w_rx_24_fifo_data[9]
.sym 29904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29905 w_rx_24_fifo_data[5]
.sym 29908 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29909 w_rx_24_fifo_data[8]
.sym 29916 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29917 w_rx_24_fifo_data[12]
.sym 29920 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29921 w_rx_24_fifo_data[6]
.sym 29923 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29927 smi_ctrl_ins.int_cnt_24[4]
.sym 29928 $PACKER_VCC_NET
.sym 29931 smi_ctrl_ins.int_cnt_24[5]
.sym 29932 $PACKER_VCC_NET
.sym 29933 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 29942 r_tx_data[0]
.sym 29956 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29957 w_rx_24_fifo_pull
.sym 29974 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29986 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 29992 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29993 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29996 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29997 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29999 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30000 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30001 w_rx_24_fifo_pull
.sym 30004 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30005 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30008 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30009 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30016 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30017 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30020 spi_if_ins.w_rx_data[5]
.sym 30021 spi_if_ins.w_rx_data[6]
.sym 30024 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30025 w_tx_data_io[4]
.sym 30027 w_fetch
.sym 30028 w_load
.sym 30029 w_cs[1]
.sym 30034 w_tx_data_smi[1]
.sym 30035 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30036 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30037 w_tx_data_io[1]
.sym 30040 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30041 w_tx_data_io[6]
.sym 30043 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30044 w_tx_data_smi[2]
.sym 30045 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 30046 w_tx_data_smi[3]
.sym 30047 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30048 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30049 w_tx_data_io[3]
.sym 30050 w_cs[0]
.sym 30051 w_cs[1]
.sym 30052 w_cs[2]
.sym 30053 w_cs[3]
.sym 30054 w_cs[0]
.sym 30055 w_cs[2]
.sym 30056 w_cs[3]
.sym 30057 w_cs[1]
.sym 30059 w_tx_data_io[2]
.sym 30060 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30061 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30062 w_cs[0]
.sym 30063 w_cs[1]
.sym 30064 w_cs[2]
.sym 30065 w_cs[3]
.sym 30066 w_cs[1]
.sym 30067 w_cs[2]
.sym 30068 w_cs[3]
.sym 30069 w_cs[0]
.sym 30070 w_cs[0]
.sym 30071 w_cs[1]
.sym 30072 w_cs[3]
.sym 30073 w_cs[2]
.sym 30078 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30087 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30088 w_tx_data_io[5]
.sym 30089 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30091 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30092 w_tx_data_io[7]
.sym 30093 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30094 w_tx_data_smi[0]
.sym 30095 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30096 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30097 w_tx_data_io[0]
.sym 30118 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30124 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30125 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30126 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30130 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30134 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30142 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30159 i_smi_a1$SB_IO_IN
.sym 30160 i_smi_a3$SB_IO_IN
.sym 30161 i_smi_a2$SB_IO_IN
.sym 30167 i_smi_a2$SB_IO_IN
.sym 30168 i_smi_a1$SB_IO_IN
.sym 30169 i_smi_a3$SB_IO_IN
.sym 30236 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30237 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 30244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30245 lvds_rx_09_inst.o_fifo_data[24]
.sym 30248 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30249 lvds_rx_09_inst.o_fifo_data[16]
.sym 30252 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30253 lvds_rx_09_inst.o_fifo_data[22]
.sym 30256 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30257 lvds_rx_09_inst.o_fifo_data[20]
.sym 30264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30265 lvds_rx_09_inst.o_fifo_data[26]
.sym 30272 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30273 lvds_rx_09_inst.o_fifo_data[18]
.sym 30284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30285 lvds_rx_09_inst.o_fifo_data[15]
.sym 30292 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30293 lvds_rx_09_inst.o_fifo_data[13]
.sym 30296 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30297 lvds_rx_09_inst.o_fifo_data[14]
.sym 30304 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30305 lvds_rx_09_inst.o_fifo_data[12]
.sym 30308 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30309 lvds_rx_09_inst.o_fifo_data[9]
.sym 30312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30313 lvds_rx_09_inst.o_fifo_data[6]
.sym 30316 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30317 lvds_rx_09_inst.o_fifo_data[7]
.sym 30320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30321 lvds_rx_09_inst.o_fifo_data[10]
.sym 30324 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30325 io_pmod[6]$SB_IO_IN
.sym 30328 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30329 lvds_rx_09_inst.o_fifo_data[8]
.sym 30330 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30331 w_rx_09_fifo_pull
.sym 30332 i_smi_soe_se$rename$0
.sym 30333 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 30337 lvds_rx_09_inst.o_fifo_data[11]
.sym 30339 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30344 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 30349 $nextpnr_ICESTORM_LC_20$I3
.sym 30354 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30355 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 30356 i_smi_soe_se$rename$0
.sym 30357 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30363 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 30364 i_smi_a1_SB_LUT4_I1_O[0]
.sym 30365 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30380 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 30383 $PACKER_VCC_NET
.sym 30385 $nextpnr_ICESTORM_LC_13$I3
.sym 30387 i_smi_soe_se$rename$0
.sym 30388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30389 $nextpnr_ICESTORM_LC_13$COUT
.sym 30390 i_smi_a1_SB_LUT4_I1_O[0]
.sym 30391 i_smi_a1_SB_LUT4_I1_O[1]
.sym 30392 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30393 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30394 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30395 i_smi_soe_se$rename$0
.sym 30396 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30397 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30398 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30399 i_smi_soe_se$rename$0
.sym 30400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30402 spi_if_ins.r_tx_byte[7]
.sym 30406 spi_if_ins.r_tx_byte[5]
.sym 30422 spi_if_ins.r_tx_byte[2]
.sym 30426 spi_if_ins.r_tx_byte[1]
.sym 30446 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30467 spi_if_ins.state_if[2]
.sym 30468 spi_if_ins.state_if[1]
.sym 30469 spi_if_ins.state_if[0]
.sym 30471 spi_if_ins.state_if[2]
.sym 30472 spi_if_ins.state_if[0]
.sym 30473 spi_if_ins.state_if[1]
.sym 30474 spi_if_ins.state_if[2]
.sym 30475 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30476 spi_if_ins.state_if[0]
.sym 30477 spi_if_ins.state_if[1]
.sym 30478 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30479 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30480 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30481 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30482 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 30488 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30489 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30491 spi_if_ins.state_if[2]
.sym 30492 spi_if_ins.state_if[0]
.sym 30493 spi_if_ins.state_if[1]
.sym 30495 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30496 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30497 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 30498 r_tx_data[4]
.sym 30502 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30503 spi_if_ins.state_if[2]
.sym 30504 spi_if_ins.state_if[0]
.sym 30505 spi_if_ins.state_if[1]
.sym 30508 spi_if_ins.state_if[0]
.sym 30509 spi_if_ins.state_if[1]
.sym 30510 r_tx_data[3]
.sym 30515 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30516 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 30517 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30518 r_tx_data[2]
.sym 30522 r_tx_data[1]
.sym 30526 r_tx_data[6]
.sym 30533 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30545 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 30551 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30552 spi_if_ins.state_if[2]
.sym 30553 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30556 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30557 spi_if_ins.state_if[2]
.sym 30570 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30571 w_ioc[1]
.sym 30572 w_cs[2]
.sym 30573 w_fetch
.sym 30575 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30576 w_cs[0]
.sym 30577 w_fetch
.sym 30578 r_tx_data[5]
.sym 30584 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30585 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30586 r_tx_data[7]
.sym 30594 w_rx_data[0]
.sym 30598 w_rx_data[5]
.sym 30602 w_rx_data[6]
.sym 30606 w_rx_data[4]
.sym 30610 w_rx_data[7]
.sym 30618 w_rx_data[2]
.sym 30622 w_rx_data[1]
.sym 30636 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30637 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30638 o_shdn_tx_lna$SB_IO_OUT
.sym 30639 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 30640 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30641 io_ctrl_ins.pmod_dir_state[2]
.sym 30642 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30652 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30653 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30675 i_config_SB_LUT4_I3_I2[0]
.sym 30676 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30677 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30682 w_rx_data[3]
.sym 30694 w_rx_data[3]
.sym 30705 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30710 w_rx_data[1]
.sym 30714 w_rx_data[0]
.sym 30718 w_rx_data[2]
.sym 30776 i_smi_a3$SB_IO_IN
.sym 30777 w_smi_data_output[4]
.sym 30787 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30792 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30796 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 30799 $PACKER_VCC_NET
.sym 30801 $nextpnr_ICESTORM_LC_11$I3
.sym 30803 i_smi_soe_se$rename$0
.sym 30804 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30805 $nextpnr_ICESTORM_LC_11$COUT
.sym 30813 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30818 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30819 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E_SB_LUT4_O_I1[5]
.sym 30820 i_smi_soe_se$rename$0
.sym 30821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30823 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30824 i_smi_soe_se$rename$0
.sym 30825 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30826 i_smi_a1_SB_LUT4_I1_O[0]
.sym 30827 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 30829 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30831 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30832 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 30833 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 30834 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30835 i_smi_soe_se$rename$0
.sym 30836 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30837 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30841 smi_ctrl_ins.int_cnt_09[5]
.sym 30842 smi_ctrl_ins.int_cnt_09[4]
.sym 30843 smi_ctrl_ins.int_cnt_09[5]
.sym 30844 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30845 io_pmod[2]$SB_IO_IN
.sym 30849 smi_ctrl_ins.int_cnt_09[4]
.sym 30851 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30855 smi_ctrl_ins.int_cnt_09[4]
.sym 30856 $PACKER_VCC_NET
.sym 30857 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30859 smi_ctrl_ins.int_cnt_09[5]
.sym 30860 $PACKER_VCC_NET
.sym 30861 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30863 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 30864 i_smi_soe_se$rename$0
.sym 30865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30868 i_smi_a3$SB_IO_IN
.sym 30869 w_smi_data_output[5]
.sym 30876 i_smi_soe_se$rename$0
.sym 30877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30879 i_smi_soe_se$rename$0
.sym 30880 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30881 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30883 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30887 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30888 $PACKER_VCC_NET
.sym 30891 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30892 $PACKER_VCC_NET
.sym 30893 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30895 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30896 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30897 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30901 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30903 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30904 $PACKER_VCC_NET
.sym 30905 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30906 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30907 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30908 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30909 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30913 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30915 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30916 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30917 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30918 spi_if_ins.spi.r_tx_byte[1]
.sym 30919 spi_if_ins.spi.r_tx_byte[5]
.sym 30920 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30921 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30922 spi_if_ins.spi.r_tx_byte[3]
.sym 30923 spi_if_ins.spi.r_tx_byte[7]
.sym 30924 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30925 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30926 spi_if_ins.spi.r_tx_byte[2]
.sym 30927 spi_if_ins.spi.r_tx_byte[6]
.sym 30928 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30929 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30933 sys_ctrl_ins.reset_cmd
.sym 30934 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30935 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30936 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30937 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30938 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30939 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30940 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30941 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30942 $PACKER_GND_NET
.sym 30946 spi_if_ins.r_tx_byte[4]
.sym 30954 spi_if_ins.r_tx_byte[0]
.sym 30958 spi_if_ins.r_tx_byte[6]
.sym 30962 spi_if_ins.r_tx_byte[3]
.sym 30976 i_ss$SB_IO_IN
.sym 30977 spi_if_ins.r_tx_data_valid
.sym 30989 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30998 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 31010 spi_if_ins.w_rx_data[1]
.sym 31014 spi_if_ins.w_rx_data[0]
.sym 31018 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31022 spi_if_ins.w_rx_data[5]
.sym 31026 spi_if_ins.w_rx_data[6]
.sym 31034 spi_if_ins.w_rx_data[2]
.sym 31038 spi_if_ins.state_if[2]
.sym 31039 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 31040 spi_if_ins.state_if[0]
.sym 31041 spi_if_ins.state_if[1]
.sym 31054 $PACKER_VCC_NET
.sym 31058 w_fetch
.sym 31059 w_load
.sym 31060 i_button_SB_LUT4_I3_O[1]
.sym 31061 w_cs[0]
.sym 31073 w_cs[0]
.sym 31074 spi_if_ins.spi.r_rx_byte[1]
.sym 31086 spi_if_ins.spi.r_rx_byte[0]
.sym 31090 spi_if_ins.spi.r_rx_byte[5]
.sym 31099 i_smi_a1_SB_LUT4_I1_O[3]
.sym 31100 w_cs[1]
.sym 31101 w_fetch
.sym 31106 w_ioc[1]
.sym 31107 w_ioc[4]
.sym 31108 w_ioc[3]
.sym 31109 w_ioc[2]
.sym 31110 spi_if_ins.w_rx_data[3]
.sym 31114 spi_if_ins.w_rx_data[0]
.sym 31118 spi_if_ins.w_rx_data[2]
.sym 31123 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31125 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31127 w_ioc[2]
.sym 31128 w_ioc[4]
.sym 31129 w_ioc[3]
.sym 31130 spi_if_ins.w_rx_data[1]
.sym 31134 spi_if_ins.w_rx_data[4]
.sym 31139 w_ioc[1]
.sym 31140 w_ioc[0]
.sym 31141 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31143 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31144 w_ioc[0]
.sym 31145 w_ioc[1]
.sym 31146 io_ctrl_ins.o_pmod[1]
.sym 31147 o_shdn_rx_lna$SB_IO_OUT
.sym 31148 w_ioc[0]
.sym 31149 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31150 io_ctrl_ins.pmod_dir_state[3]
.sym 31151 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31152 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31153 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31156 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31157 w_ioc[0]
.sym 31158 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31159 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31160 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31161 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31162 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 31163 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31164 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 31165 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 31167 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31168 i_config_SB_LUT4_I3_I2[2]
.sym 31169 i_smi_a1_SB_LUT4_I1_O[3]
.sym 31170 i_config_SB_LUT4_I3_I2[0]
.sym 31171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31172 i_config_SB_LUT4_I3_I2[2]
.sym 31173 i_config[0]$SB_IO_IN
.sym 31178 w_rx_data[4]
.sym 31182 i_config_SB_LUT4_I3_I2[0]
.sym 31183 io_ctrl_ins.debug_mode[1]
.sym 31184 i_config_SB_LUT4_I3_I2[2]
.sym 31185 o_led1$SB_IO_OUT
.sym 31188 i_button_SB_LUT4_I3_O[1]
.sym 31189 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31192 i_config_SB_LUT4_I3_I2[2]
.sym 31193 i_button$SB_IO_IN
.sym 31194 i_config_SB_LUT4_I3_I2[0]
.sym 31195 i_config_SB_LUT4_I3_I2[1]
.sym 31196 i_config_SB_LUT4_I3_I2[2]
.sym 31197 o_led0$SB_IO_OUT
.sym 31200 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 31201 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31206 w_rx_data[3]
.sym 31210 w_rx_data[1]
.sym 31217 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 31218 w_rx_data[2]
.sym 31222 w_rx_data[0]
.sym 31234 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31235 io_ctrl_ins.rf_mode[2]
.sym 31236 io_ctrl_ins.rf_pin_state[2]
.sym 31237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31243 io_ctrl_ins.rf_pin_state[1]
.sym 31244 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31245 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31299 sys_ctrl_ins.reset_count[0]
.sym 31304 sys_ctrl_ins.reset_count[1]
.sym 31306 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31308 sys_ctrl_ins.reset_count[2]
.sym 31309 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31310 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31312 sys_ctrl_ins.reset_count[3]
.sym 31313 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31316 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31317 sys_ctrl_ins.reset_cmd
.sym 31318 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31320 sys_ctrl_ins.reset_count[1]
.sym 31321 sys_ctrl_ins.reset_count[0]
.sym 31325 sys_ctrl_ins.reset_count[0]
.sym 31326 sys_ctrl_ins.reset_count[3]
.sym 31327 sys_ctrl_ins.reset_count[1]
.sym 31328 sys_ctrl_ins.reset_count[2]
.sym 31329 sys_ctrl_ins.reset_count[0]
.sym 31331 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 31336 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 31341 $nextpnr_ICESTORM_LC_18$I3
.sym 31354 rx_09_fifo.rd_addr_gray[0]
.sym 31362 spi_if_ins.spi.SCKr[0]
.sym 31382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31390 i_sck$SB_IO_IN
.sym 31400 w_rx_24_fifo_empty
.sym 31401 io_pmod[2]$SB_IO_IN
.sym 31419 spi_if_ins.r_tx_byte[7]
.sym 31420 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31421 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31432 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31436 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31437 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31440 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31441 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31453 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31458 spi_if_ins.spi.r_rx_byte[6]
.sym 31471 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31472 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31473 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31487 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31488 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31489 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31504 i_ss$SB_IO_IN
.sym 31505 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31514 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31554 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31558 i_mosi$SB_IO_IN
.sym 31570 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31578 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31582 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31594 i_mosi$SB_IO_IN
.sym 31598 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31610 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31614 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31618 spi_if_ins.spi.r_rx_byte[4]
.sym 31629 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 31630 spi_if_ins.spi.r_rx_byte[3]
.sym 31650 spi_if_ins.w_rx_data[4]
.sym 31654 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31655 io_ctrl_ins.pmod_dir_state[5]
.sym 31656 i_button_SB_LUT4_I3_O[1]
.sym 31657 io_ctrl_ins.o_pmod[5]
.sym 31660 w_ioc[0]
.sym 31661 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31663 w_ioc[0]
.sym 31664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31665 w_ioc[1]
.sym 31666 io_ctrl_ins.o_pmod[3]
.sym 31667 o_tr_vc2$SB_IO_OUT
.sym 31668 w_ioc[0]
.sym 31669 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31671 w_ioc[1]
.sym 31672 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31673 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31674 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31675 io_ctrl_ins.pmod_dir_state[6]
.sym 31676 i_button_SB_LUT4_I3_O[1]
.sym 31677 io_ctrl_ins.o_pmod[6]
.sym 31678 spi_if_ins.w_rx_data[3]
.sym 31684 i_config_SB_LUT4_I3_I2[2]
.sym 31685 i_config[3]$SB_IO_IN
.sym 31686 w_rx_data[4]
.sym 31690 w_rx_data[7]
.sym 31694 w_rx_data[5]
.sym 31698 w_rx_data[6]
.sym 31702 i_config_SB_LUT4_I3_I2[0]
.sym 31703 io_ctrl_ins.rf_mode[2]
.sym 31704 i_config_SB_LUT4_I3_I2[2]
.sym 31705 i_config[1]$SB_IO_IN
.sym 31708 i_config_SB_LUT4_I3_I2[2]
.sym 31709 i_config[2]$SB_IO_IN
.sym 31710 i_button_SB_LUT4_I3_O[1]
.sym 31711 io_ctrl_ins.o_pmod[2]
.sym 31712 i_config_SB_LUT4_I3_I2[0]
.sym 31713 io_ctrl_ins.rf_mode[0]
.sym 31714 w_rx_data[3]
.sym 31718 w_rx_data[2]
.sym 31722 i_config_SB_LUT4_I3_I2[1]
.sym 31723 io_ctrl_ins.rf_mode[2]
.sym 31724 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31725 io_ctrl_ins.debug_mode[1]
.sym 31726 w_rx_data[1]
.sym 31732 i_config_SB_LUT4_I3_I2[1]
.sym 31733 io_ctrl_ins.debug_mode[1]
.sym 31734 w_rx_data[5]
.sym 31738 w_rx_data[6]
.sym 31742 w_rx_data[7]
.sym 31766 io_ctrl_ins.rf_pin_state[3]
.sym 31767 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31768 io_ctrl_ins.rf_mode[2]
.sym 31769 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31856 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 31857 io_pmod[7]$SB_IO_IN
.sym 31896 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 31897 w_rx_09_fifo_data[0]
.sym 31922 i_smi_soe_se$rename$0
.sym 31944 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 31945 w_rx_09_fifo_data[1]
.sym 31977 i_ss$SB_IO_IN
.sym 31982 spi_if_ins.spi.r2_rx_done
.sym 31988 spi_if_ins.spi.r3_rx_done
.sym 31989 spi_if_ins.spi.r2_rx_done
.sym 31994 spi_if_ins.spi.r_rx_done
.sym 32022 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 32038 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32086 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32114 w_rx_data[0]
.sym 32126 w_rx_data[1]
.sym 32131 w_ioc[1]
.sym 32132 w_ioc[0]
.sym 32133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 32139 w_ioc[0]
.sym 32140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 32141 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 32142 io_ctrl_ins.pmod_dir_state[4]
.sym 32143 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32144 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 32145 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 32162 io_ctrl_ins.o_pmod[4]
.sym 32163 o_tr_vc1_b$SB_IO_OUT
.sym 32164 w_ioc[0]
.sym 32165 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 32166 w_ioc[2]
.sym 32167 w_ioc[1]
.sym 32168 w_ioc[0]
.sym 32169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 32170 w_rx_data[4]
.sym 32175 w_ioc[0]
.sym 32176 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 32177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 32181 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 32182 o_rx_h_tx_l$SB_IO_OUT
.sym 32183 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 32184 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32185 io_ctrl_ins.pmod_dir_state[7]
.sym 32186 w_rx_data[0]
.sym 32190 io_ctrl_ins.o_pmod[0]
.sym 32191 io_ctrl_ins.mixer_en_state
.sym 32192 w_ioc[0]
.sym 32193 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 32202 o_tr_vc1$SB_IO_OUT
.sym 32203 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 32204 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 32205 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 32206 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32207 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 32208 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 32209 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 32222 i_button_SB_LUT4_I3_O[0]
.sym 32223 i_button_SB_LUT4_I3_O[1]
.sym 32224 i_button_SB_LUT4_I3_O[2]
.sym 32225 i_button_SB_LUT4_I3_O[3]
.sym 32226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32228 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32236 io_ctrl_ins.rf_mode[0]
.sym 32237 io_ctrl_ins.rf_mode[2]
.sym 32239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32240 io_ctrl_ins.rf_pin_state[6]
.sym 32241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32242 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32243 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32244 io_ctrl_ins.rf_mode[0]
.sym 32245 io_ctrl_ins.rf_mode[2]
.sym 32246 io_ctrl_ins.rf_pin_state[0]
.sym 32247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32248 io_ctrl_ins.rf_mode[2]
.sym 32249 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32251 io_ctrl_ins.rf_pin_state[7]
.sym 32252 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32253 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32254 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32256 io_ctrl_ins.rf_pin_state[4]
.sym 32257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32460 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32461 io_pmod[4]$SB_IO_IN
.sym 32476 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32477 io_pmod[5]$SB_IO_IN
.sym 32498 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 32514 spi_if_ins.spi.r_rx_byte[7]
.sym 32525 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32565 r_counter[0]
.sym 32590 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32634 spi_if_ins.spi.r_rx_byte[2]
.sym 32648 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 32649 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
