vendor_name = ModelSim
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/PROGRAM_MEMORY.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Program_counter.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/constants.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/branch_control.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/test_benches/cpu_core_tb.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/program_memory_mega.qip
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/program_memory_mega.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/mega_prog_mem.qip
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/mega_prog_mem.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/cpu_core.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_23r3.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/prog.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_6bn1.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_e1m1.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/cpu_core.ram0_data_ram_24acaa6a.hdl.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/decode_ara.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/mux_qlb.tdf
design_name = cpu_core
instance = comp, \o_DATA[0]~output\, o_DATA[0]~output, cpu_core, 1
instance = comp, \o_DATA[1]~output\, o_DATA[1]~output, cpu_core, 1
instance = comp, \o_DATA[2]~output\, o_DATA[2]~output, cpu_core, 1
instance = comp, \o_DATA[3]~output\, o_DATA[3]~output, cpu_core, 1
instance = comp, \o_DATA[4]~output\, o_DATA[4]~output, cpu_core, 1
instance = comp, \o_DATA[5]~output\, o_DATA[5]~output, cpu_core, 1
instance = comp, \o_DATA[6]~output\, o_DATA[6]~output, cpu_core, 1
instance = comp, \o_DATA[7]~output\, o_DATA[7]~output, cpu_core, 1
instance = comp, \o_STATE[0]~output\, o_STATE[0]~output, cpu_core, 1
instance = comp, \o_STATE[1]~output\, o_STATE[1]~output, cpu_core, 1
instance = comp, \o_STATE[2]~output\, o_STATE[2]~output, cpu_core, 1
instance = comp, \o_STATE[3]~output\, o_STATE[3]~output, cpu_core, 1
instance = comp, \o_STATE[4]~output\, o_STATE[4]~output, cpu_core, 1
instance = comp, \o_STATE[5]~output\, o_STATE[5]~output, cpu_core, 1
instance = comp, \o_STATE[6]~output\, o_STATE[6]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[0]~output\, o_MC_GPIO_address[0]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[1]~output\, o_MC_GPIO_address[1]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[2]~output\, o_MC_GPIO_address[2]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[3]~output\, o_MC_GPIO_address[3]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_write_enable~output\, o_MC_GPIO_write_enable~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[0]~output\, o_MC_GPIO_data[0]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[1]~output\, o_MC_GPIO_data[1]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[2]~output\, o_MC_GPIO_data[2]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[3]~output\, o_MC_GPIO_data[3]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[4]~output\, o_MC_GPIO_data[4]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[5]~output\, o_MC_GPIO_data[5]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[6]~output\, o_MC_GPIO_data[6]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[7]~output\, o_MC_GPIO_data[7]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[0]~output\, o_MC_I2C_address[0]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[1]~output\, o_MC_I2C_address[1]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[2]~output\, o_MC_I2C_address[2]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[3]~output\, o_MC_I2C_address[3]~output, cpu_core, 1
instance = comp, \o_MC_I2C_write_enable~output\, o_MC_I2C_write_enable~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[0]~output\, o_MC_I2C_data[0]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[1]~output\, o_MC_I2C_data[1]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[2]~output\, o_MC_I2C_data[2]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[3]~output\, o_MC_I2C_data[3]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[4]~output\, o_MC_I2C_data[4]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[5]~output\, o_MC_I2C_data[5]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[6]~output\, o_MC_I2C_data[6]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[7]~output\, o_MC_I2C_data[7]~output, cpu_core, 1
instance = comp, \o_INTERRUPT_ack~output\, o_INTERRUPT_ack~output, cpu_core, 1
instance = comp, \i_CORE_CLK~input\, i_CORE_CLK~input, cpu_core, 1
instance = comp, \i_CORE_CLK~inputclkctrl\, i_CORE_CLK~inputclkctrl, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_set~feeder\, INST_branch_control|r_INTERRUPT_set~feeder, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_set\, INST_branch_control|r_INTERRUPT_set, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~0\, INST_Program_counter|Add0~0, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~2\, INST_Program_counter|Add0~2, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~4\, INST_Program_counter|Add0~4, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~6\, INST_Program_counter|Add0~6, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~5\, INST_branch_control|r_PC_ADDRESS~5, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~8\, INST_Program_counter|Add0~8, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~6\, INST_branch_control|r_PC_ADDRESS~6, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[4]\, INST_branch_control|r_PC_ADDRESS[4], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~10\, INST_Program_counter|Add0~10, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~7\, INST_branch_control|r_PC_ADDRESS~7, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[5]\, INST_branch_control|r_PC_ADDRESS[5], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~12\, INST_Program_counter|Add0~12, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~8\, INST_branch_control|r_PC_ADDRESS~8, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[6]\, INST_branch_control|r_PC_ADDRESS[6], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~14\, INST_Program_counter|Add0~14, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~16\, INST_Program_counter|Add0~16, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~18\, INST_Program_counter|Add0~18, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~11\, INST_branch_control|r_PC_ADDRESS~11, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[9]\, INST_branch_control|r_PC_ADDRESS[9], cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[12]~feeder\, INST_InstrucReg|r_register[12]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[1]~feeder\, INST_instruction_decoder|o_OPCODE[1]~feeder, cpu_core, 1
instance = comp, \i_CORE_HALT~input\, i_CORE_HALT~input, cpu_core, 1
instance = comp, \INST_control_unit|Mux6~0\, INST_control_unit|Mux6~0, cpu_core, 1
instance = comp, \i_CORE_RESET~input\, i_CORE_RESET~input, cpu_core, 1
instance = comp, \INST_control_unit|r_state[6]~7\, INST_control_unit|r_state[6]~7, cpu_core, 1
instance = comp, \INST_control_unit|r_state[3]\, INST_control_unit|r_state[3], cpu_core, 1
instance = comp, \INST_control_unit|Mux7~3\, INST_control_unit|Mux7~3, cpu_core, 1
instance = comp, \INST_control_unit|Mux7~4\, INST_control_unit|Mux7~4, cpu_core, 1
instance = comp, \INST_control_unit|r_state[2]\, INST_control_unit|r_state[2], cpu_core, 1
instance = comp, \INST_control_unit|Mux3~0\, INST_control_unit|Mux3~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state[6]\, INST_control_unit|r_state[6], cpu_core, 1
instance = comp, \INST_control_unit|Mux7~2\, INST_control_unit|Mux7~2, cpu_core, 1
instance = comp, \INST_control_unit|r_state~5\, INST_control_unit|r_state~5, cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[16]\, INST_InstrucReg|r_register[16], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[17]\, INST_InstrucReg|r_register[17], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[15]\, INST_InstrucReg|r_register[15], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~32\, INST_instruction_decoder|Add0~32, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[0]~1\, INST_instruction_decoder|r_STACK_POINTER[0]~1, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[31]~feeder\, INST_InstrucReg|r_register[31]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[31]\, INST_InstrucReg|r_register[31], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~0\, INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[0]~0\, INST_instruction_decoder|r_STACK_POINTER[0]~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[0]\, INST_instruction_decoder|r_STACK_POINTER[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~34\, INST_instruction_decoder|Add0~34, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[1]~16\, INST_instruction_decoder|r_STACK_POINTER[1]~16, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[1]\, INST_instruction_decoder|r_STACK_POINTER[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~36\, INST_instruction_decoder|Add0~36, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[2]~15\, INST_instruction_decoder|r_STACK_POINTER[2]~15, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[2]\, INST_instruction_decoder|r_STACK_POINTER[2], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~38\, INST_instruction_decoder|Add0~38, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[3]~14\, INST_instruction_decoder|r_STACK_POINTER[3]~14, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[3]\, INST_instruction_decoder|r_STACK_POINTER[3], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~40\, INST_instruction_decoder|Add0~40, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[4]~13\, INST_instruction_decoder|r_STACK_POINTER[4]~13, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[4]\, INST_instruction_decoder|r_STACK_POINTER[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~42\, INST_instruction_decoder|Add0~42, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[5]~12\, INST_instruction_decoder|r_STACK_POINTER[5]~12, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[5]\, INST_instruction_decoder|r_STACK_POINTER[5], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~44\, INST_instruction_decoder|Add0~44, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[6]~11\, INST_instruction_decoder|r_STACK_POINTER[6]~11, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[6]\, INST_instruction_decoder|r_STACK_POINTER[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~46\, INST_instruction_decoder|Add0~46, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[7]~10\, INST_instruction_decoder|r_STACK_POINTER[7]~10, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[7]\, INST_instruction_decoder|r_STACK_POINTER[7], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~48\, INST_instruction_decoder|Add0~48, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[8]~9\, INST_instruction_decoder|r_STACK_POINTER[8]~9, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[8]\, INST_instruction_decoder|r_STACK_POINTER[8], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~50\, INST_instruction_decoder|Add0~50, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[9]~8\, INST_instruction_decoder|r_STACK_POINTER[9]~8, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[9]\, INST_instruction_decoder|r_STACK_POINTER[9], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~52\, INST_instruction_decoder|Add0~52, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[10]~7\, INST_instruction_decoder|r_STACK_POINTER[10]~7, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[10]\, INST_instruction_decoder|r_STACK_POINTER[10], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~54\, INST_instruction_decoder|Add0~54, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[11]~6\, INST_instruction_decoder|r_STACK_POINTER[11]~6, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[11]\, INST_instruction_decoder|r_STACK_POINTER[11], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~56\, INST_instruction_decoder|Add0~56, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[12]~5\, INST_instruction_decoder|r_STACK_POINTER[12]~5, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[12]\, INST_instruction_decoder|r_STACK_POINTER[12], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~58\, INST_instruction_decoder|Add0~58, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[13]~4\, INST_instruction_decoder|r_STACK_POINTER[13]~4, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[13]\, INST_instruction_decoder|r_STACK_POINTER[13], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~60\, INST_instruction_decoder|Add0~60, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[14]~3\, INST_instruction_decoder|r_STACK_POINTER[14]~3, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[14]\, INST_instruction_decoder|r_STACK_POINTER[14], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~0\, INST_instruction_decoder|Add0~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~2\, INST_instruction_decoder|Add0~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~4\, INST_instruction_decoder|Add0~4, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~6\, INST_instruction_decoder|Add0~6, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~8\, INST_instruction_decoder|Add0~8, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~10\, INST_instruction_decoder|Add0~10, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~12\, INST_instruction_decoder|Add0~12, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~14\, INST_instruction_decoder|Add0~14, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~16\, INST_instruction_decoder|Add0~16, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~18\, INST_instruction_decoder|Add0~18, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~20\, INST_instruction_decoder|Add0~20, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~22\, INST_instruction_decoder|Add0~22, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~24\, INST_instruction_decoder|Add0~24, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~26\, INST_instruction_decoder|Add0~26, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~28\, INST_instruction_decoder|Add0~28, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux44~0\, INST_instruction_decoder|Mux44~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[14]\, INST_instruction_decoder|o_Address_MEM[14], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~62\, INST_instruction_decoder|Add0~62, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[15]~2\, INST_instruction_decoder|r_STACK_POINTER[15]~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[15]\, INST_instruction_decoder|r_STACK_POINTER[15], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~30\, INST_instruction_decoder|Add0~30, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux43~0\, INST_instruction_decoder|Mux43~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[15]\, INST_instruction_decoder|o_Address_MEM[15], cpu_core, 1
instance = comp, \i_MC_I2C_busy~input\, i_MC_I2C_busy~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux60~0\, INST_MEMORY_CONTROL|Mux60~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux60~1\, INST_MEMORY_CONTROL|Mux60~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|r_MEM_state[0]\, INST_MEMORY_CONTROL|r_MEM_state[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux59~0\, INST_MEMORY_CONTROL|Mux59~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|r_MEM_state[1]\, INST_MEMORY_CONTROL|r_MEM_state[1], cpu_core, 1
instance = comp, \INST_control_unit|r_state~9\, INST_control_unit|r_state~9, cpu_core, 1
instance = comp, \INST_control_unit|r_state~8\, INST_control_unit|r_state~8, cpu_core, 1
instance = comp, \INST_control_unit|r_state~10\, INST_control_unit|r_state~10, cpu_core, 1
instance = comp, \INST_control_unit|r_state[4]\, INST_control_unit|r_state[4], cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_active~0\, INST_control_unit|r_INTERRUPT_active~0, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_request~0\, INST_control_unit|r_INTERRUPT_request~0, cpu_core, 1
instance = comp, \i_INTERRUPT_request~input\, i_INTERRUPT_request~input, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_request~1\, INST_control_unit|r_INTERRUPT_request~1, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_request\, INST_control_unit|r_INTERRUPT_request, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_active~1\, INST_control_unit|r_INTERRUPT_active~1, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_active\, INST_control_unit|r_INTERRUPT_active, cpu_core, 1
instance = comp, \INST_control_unit|Mux4~0\, INST_control_unit|Mux4~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state~6\, INST_control_unit|r_state~6, cpu_core, 1
instance = comp, \INST_control_unit|r_state[1]\, INST_control_unit|r_state[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[1]\, INST_instruction_decoder|o_OPCODE[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[0]\, INST_instruction_decoder|o_OPCODE[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[3]\, INST_instruction_decoder|o_OPCODE[3], cpu_core, 1
instance = comp, \INST_control_unit|process_0~0\, INST_control_unit|process_0~0, cpu_core, 1
instance = comp, \INST_control_unit|Mux4~2\, INST_control_unit|Mux4~2, cpu_core, 1
instance = comp, \INST_control_unit|Mux4~1\, INST_control_unit|Mux4~1, cpu_core, 1
instance = comp, \INST_control_unit|Mux4~3\, INST_control_unit|Mux4~3, cpu_core, 1
instance = comp, \INST_control_unit|r_state~11\, INST_control_unit|r_state~11, cpu_core, 1
instance = comp, \INST_control_unit|r_state[5]\, INST_control_unit|r_state[5], cpu_core, 1
instance = comp, \INST_control_unit|r_state~2\, INST_control_unit|r_state~2, cpu_core, 1
instance = comp, \INST_control_unit|r_state~3\, INST_control_unit|r_state~3, cpu_core, 1
instance = comp, \INST_control_unit|r_state~0\, INST_control_unit|r_state~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state~1\, INST_control_unit|r_state~1, cpu_core, 1
instance = comp, \INST_control_unit|r_state~4\, INST_control_unit|r_state~4, cpu_core, 1
instance = comp, \INST_control_unit|r_state[0]\, INST_control_unit|r_state[0], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[12]\, INST_InstrucReg|r_register[12], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[9]\, INST_instruction_decoder|o_Address_PROG[9], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~10\, INST_branch_control|o_ADDRESS~10, cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[1]~feeder\, INST_InstrucReg|r_register[1]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[1]\, INST_InstrucReg|r_register[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux8~2\, INST_instruction_decoder|Mux8~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux8~3\, INST_instruction_decoder|Mux8~3, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux8~4\, INST_instruction_decoder|Mux8~4, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BRANCH_CONTROL[1]\, INST_instruction_decoder|o_BRANCH_CONTROL[1], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[1]~1\, INST_branch_control|o_ADDRESS[1]~1, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[9]\, INST_branch_control|o_ADDRESS[9], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~10\, INST_Program_counter|r_PROG_COUNT~10, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[1]~1\, INST_Program_counter|r_PROG_COUNT[1]~1, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[9]\, INST_Program_counter|r_PROG_COUNT[9], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[11]\, INST_InstrucReg|r_register[11], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[8]\, INST_instruction_decoder|o_Address_PROG[8], cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~10\, INST_branch_control|r_PC_ADDRESS~10, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[8]\, INST_branch_control|r_PC_ADDRESS[8], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~9\, INST_branch_control|o_ADDRESS~9, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[8]\, INST_branch_control|o_ADDRESS[8], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~9\, INST_Program_counter|r_PROG_COUNT~9, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[8]\, INST_Program_counter|r_PROG_COUNT[8], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[10]~feeder\, INST_InstrucReg|r_register[10]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[10]\, INST_InstrucReg|r_register[10], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[7]\, INST_instruction_decoder|o_Address_PROG[7], cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~9\, INST_branch_control|r_PC_ADDRESS~9, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[7]\, INST_branch_control|r_PC_ADDRESS[7], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~8\, INST_branch_control|o_ADDRESS~8, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[7]\, INST_branch_control|o_ADDRESS[7], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~8\, INST_Program_counter|r_PROG_COUNT~8, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[7]\, INST_Program_counter|r_PROG_COUNT[7], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[9]~feeder\, INST_InstrucReg|r_register[9]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[9]\, INST_InstrucReg|r_register[9], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[6]\, INST_instruction_decoder|o_Address_PROG[6], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~7\, INST_branch_control|o_ADDRESS~7, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[6]\, INST_branch_control|o_ADDRESS[6], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~7\, INST_Program_counter|r_PROG_COUNT~7, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[6]\, INST_Program_counter|r_PROG_COUNT[6], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[8]~feeder\, INST_InstrucReg|r_register[8]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[8]\, INST_InstrucReg|r_register[8], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[5]\, INST_instruction_decoder|o_Address_PROG[5], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~6\, INST_branch_control|o_ADDRESS~6, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[5]\, INST_branch_control|o_ADDRESS[5], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~6\, INST_Program_counter|r_PROG_COUNT~6, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[5]\, INST_Program_counter|r_PROG_COUNT[5], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[7]~feeder\, INST_InstrucReg|r_register[7]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[7]\, INST_InstrucReg|r_register[7], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[4]\, INST_instruction_decoder|o_Address_PROG[4], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~5\, INST_branch_control|o_ADDRESS~5, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[4]\, INST_branch_control|o_ADDRESS[4], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~5\, INST_Program_counter|r_PROG_COUNT~5, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[4]\, INST_Program_counter|r_PROG_COUNT[4], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[28]~feeder\, INST_InstrucReg|r_register[28]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[28]\, INST_InstrucReg|r_register[28], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux3~0\, INST_instruction_decoder|Mux3~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux10~0\, INST_instruction_decoder|Mux10~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_SAVE_PC\, INST_instruction_decoder|o_SAVE_PC, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[2]~1\, INST_branch_control|r_PC_ADDRESS[2]~1, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[2]~2\, INST_branch_control|r_PC_ADDRESS[2]~2, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[3]\, INST_branch_control|r_PC_ADDRESS[3], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[6]~feeder\, INST_InstrucReg|r_register[6]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[6]\, INST_InstrucReg|r_register[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[3]\, INST_instruction_decoder|o_Address_PROG[3], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~4\, INST_branch_control|o_ADDRESS~4, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[3]\, INST_branch_control|o_ADDRESS[3], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~4\, INST_Program_counter|r_PROG_COUNT~4, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[3]\, INST_Program_counter|r_PROG_COUNT[3], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[5]~feeder\, INST_InstrucReg|r_register[5]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[5]\, INST_InstrucReg|r_register[5], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[2]\, INST_instruction_decoder|o_Address_PROG[2], cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~4\, INST_branch_control|r_PC_ADDRESS~4, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[2]\, INST_branch_control|r_PC_ADDRESS[2], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~3\, INST_branch_control|o_ADDRESS~3, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[2]\, INST_branch_control|o_ADDRESS[2], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~3\, INST_Program_counter|r_PROG_COUNT~3, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[2]\, INST_Program_counter|r_PROG_COUNT[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[0]~feeder\, INST_InstrucReg|r_register[0]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[0]\, INST_InstrucReg|r_register[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux9~0\, INST_instruction_decoder|Mux9~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BRANCH_CONTROL[0]\, INST_instruction_decoder|o_BRANCH_CONTROL[0], cpu_core, 1
instance = comp, \INST_control_unit|r_state[3]~clkctrl\, INST_control_unit|r_state[3]~clkctrl, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[26]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[26]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[26]\, INST_GPR|r_REGISTER_rtl_1_bypass[26], cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[26]~feeder\, INST_InstrucReg|r_register[26]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[26]\, INST_InstrucReg|r_register[26], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[3]\, INST_instruction_decoder|o_REGISTER_C[3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[7]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[7]\, INST_GPR|r_REGISTER_rtl_1_bypass[7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[6]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[6]\, INST_GPR|r_REGISTER_rtl_1_bypass[6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[8]\, INST_GPR|r_REGISTER_rtl_1_bypass[8], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[25]~feeder\, INST_InstrucReg|r_register[25]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[25]\, INST_InstrucReg|r_register[25], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[2]~feeder\, INST_instruction_decoder|o_REGISTER_C[2]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[2]\, INST_instruction_decoder|o_REGISTER_C[2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[5]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[5]\, INST_GPR|r_REGISTER_rtl_1_bypass[5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~15\, INST_GPR|r_REGISTER~15, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[27]\, INST_InstrucReg|r_register[27], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[4]\, INST_instruction_decoder|o_REGISTER_C[4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[9]\, INST_GPR|r_REGISTER_rtl_1_bypass[9], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[10]\, INST_GPR|r_REGISTER_rtl_1_bypass[10], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux5~1\, INST_instruction_decoder|Mux5~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux1~0\, INST_instruction_decoder|Mux1~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux1~1\, INST_instruction_decoder|Mux1~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE\, INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~38\, INST_GPR|r_REGISTER~38, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[0]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[0]\, INST_GPR|r_REGISTER_rtl_1_bypass[0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~16\, INST_GPR|r_REGISTER~16, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[13]~feeder\, INST_InstrucReg|r_register[13]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[13]\, INST_InstrucReg|r_register[13], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[2]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[2]\, INST_GPR|r_REGISTER_rtl_1_bypass[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[24]~feeder\, INST_InstrucReg|r_register[24]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[24]\, INST_InstrucReg|r_register[24], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[1]\, INST_instruction_decoder|o_REGISTER_C[1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[3]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[3]\, INST_GPR|r_REGISTER_rtl_1_bypass[3], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[14]~feeder\, INST_InstrucReg|r_register[14]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[14]\, INST_InstrucReg|r_register[14], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[4]\, INST_GPR|r_REGISTER_rtl_1_bypass[4], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[23]~feeder\, INST_InstrucReg|r_register[23]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[23]\, INST_InstrucReg|r_register[23], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[0]\, INST_instruction_decoder|o_REGISTER_C[0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[1]\, INST_GPR|r_REGISTER_rtl_1_bypass[1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~14\, INST_GPR|r_REGISTER~14, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~17\, INST_GPR|r_REGISTER~17, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux3~1\, INST_instruction_decoder|Mux3~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BUS_select[0]~feeder\, INST_instruction_decoder|o_BUS_select[0]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BUS_select[0]\, INST_instruction_decoder|o_BUS_select[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BUS_select[0]~clkctrl\, INST_instruction_decoder|o_BUS_select[0]~clkctrl, cpu_core, 1
instance = comp, \i_MC_I2C_data[7]~input\, i_MC_I2C_data[7]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[7]~input\, i_MC_GPIO_data[7]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7\, INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[44]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[44]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[44]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[44], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[7]\, INST_data_bus|o_MEMORY[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[7]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[7]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux5~0\, INST_instruction_decoder|Mux5~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux5~2\, INST_instruction_decoder|Mux5~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_MEM_write_enable\, INST_instruction_decoder|o_MEM_write_enable, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux65~0\, INST_MEMORY_CONTROL|Mux65~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[2]~2\, INST_MEMORY_CONTROL|o_MC_RAM_data[2]~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[7]\, INST_MEMORY_CONTROL|o_MC_RAM_data[7], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[43]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[43], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[9]~0\, INST_instruction_decoder|o_Address_MEM[9]~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux50~0\, INST_instruction_decoder|Mux50~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[8]\, INST_instruction_decoder|o_Address_MEM[8], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[8]\, INST_MEMORY_CONTROL|o_MC_RAM_address[8], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux67~0\, INST_MEMORY_CONTROL|Mux67~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[18]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[18]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[18]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[18], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux49~0\, INST_instruction_decoder|Mux49~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[9]\, INST_instruction_decoder|o_Address_MEM[9], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux66~0\, INST_MEMORY_CONTROL|Mux66~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[9]\, INST_MEMORY_CONTROL|o_MC_RAM_address[9], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[19]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[19], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[20], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[17]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[17], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~29\, INST_DATA_RAM|MEMORY~29, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux45~0\, INST_instruction_decoder|Mux45~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[13]\, INST_instruction_decoder|o_Address_MEM[13], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux62~0\, INST_MEMORY_CONTROL|Mux62~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[13]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[13]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[13]\, INST_MEMORY_CONTROL|o_MC_RAM_address[13], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[27]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[27], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux46~0\, INST_instruction_decoder|Mux46~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[12]\, INST_instruction_decoder|o_Address_MEM[12], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux63~0\, INST_MEMORY_CONTROL|Mux63~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[12]\, INST_MEMORY_CONTROL|o_MC_RAM_address[12], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[25], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[26], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~31\, INST_DATA_RAM|MEMORY~31, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[28], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~2\, INST_MEMORY_CONTROL|o_MC_RAM_write_enable~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_write_enable\, INST_MEMORY_CONTROL|o_MC_RAM_write_enable, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[0]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[0], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~32\, INST_DATA_RAM|MEMORY~32, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux47~0\, INST_instruction_decoder|Mux47~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[11]\, INST_instruction_decoder|o_Address_MEM[11], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[11]\, INST_MEMORY_CONTROL|o_MC_RAM_address[11], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux64~0\, INST_MEMORY_CONTROL|Mux64~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[24], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux48~0\, INST_instruction_decoder|Mux48~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[10]\, INST_instruction_decoder|o_Address_MEM[10], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux65~1\, INST_MEMORY_CONTROL|Mux65~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[10]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[10]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[10]\, INST_MEMORY_CONTROL|o_MC_RAM_address[10], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[21], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[22], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[23], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~30\, INST_DATA_RAM|MEMORY~30, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux51~0\, INST_instruction_decoder|Mux51~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[7]\, INST_instruction_decoder|o_Address_MEM[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[7]\, INST_MEMORY_CONTROL|o_MC_RAM_address[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux68~0\, INST_MEMORY_CONTROL|Mux68~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[16], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[15], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[6]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[6]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[6]\, INST_MEMORY_CONTROL|o_MC_RAM_address[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux52~0\, INST_instruction_decoder|Mux52~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[6]\, INST_instruction_decoder|o_Address_MEM[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux69~0\, INST_MEMORY_CONTROL|Mux69~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[14]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[14], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[13], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~27\, INST_DATA_RAM|MEMORY~27, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[2]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[2]\, INST_MEMORY_CONTROL|o_MC_RAM_address[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[4]~feeder\, INST_InstrucReg|r_register[4]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[4]\, INST_InstrucReg|r_register[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux56~0\, INST_instruction_decoder|Mux56~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[2]\, INST_instruction_decoder|o_Address_MEM[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux73~0\, INST_MEMORY_CONTROL|Mux73~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[6]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[6]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[6]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux55~0\, INST_instruction_decoder|Mux55~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[3]\, INST_instruction_decoder|o_Address_MEM[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux72~0\, INST_MEMORY_CONTROL|Mux72~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[3]\, INST_MEMORY_CONTROL|o_MC_RAM_address[3], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[7]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[7], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[8]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[8], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[5], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~25\, INST_DATA_RAM|MEMORY~25, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[0]\, INST_MEMORY_CONTROL|o_MC_RAM_address[0], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[2]~feeder\, INST_InstrucReg|r_register[2]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[2]\, INST_InstrucReg|r_register[2], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux58~0\, INST_instruction_decoder|Mux58~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[0]\, INST_instruction_decoder|o_Address_MEM[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux75~0\, INST_MEMORY_CONTROL|Mux75~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[3]~feeder\, INST_InstrucReg|r_register[3]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[3]\, INST_InstrucReg|r_register[3], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux57~0\, INST_instruction_decoder|Mux57~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[1]\, INST_instruction_decoder|o_Address_MEM[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux74~0\, INST_MEMORY_CONTROL|Mux74~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[1]\, INST_MEMORY_CONTROL|o_MC_RAM_address[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[3]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[3], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[4]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[4], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~24\, INST_DATA_RAM|MEMORY~24, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[4]\, INST_MEMORY_CONTROL|o_MC_RAM_address[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux54~0\, INST_instruction_decoder|Mux54~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[4]\, INST_instruction_decoder|o_Address_MEM[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux71~0\, INST_MEMORY_CONTROL|Mux71~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[10]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[10]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[10]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[10], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux53~0\, INST_instruction_decoder|Mux53~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[5]\, INST_instruction_decoder|o_Address_MEM[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux70~0\, INST_MEMORY_CONTROL|Mux70~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[5]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[5]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[5]\, INST_MEMORY_CONTROL|o_MC_RAM_address[5], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[11], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[12]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[12], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[9]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[9], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~26\, INST_DATA_RAM|MEMORY~26, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~28\, INST_DATA_RAM|MEMORY~28, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~33\, INST_DATA_RAM|MEMORY~33, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|address_reg_b[0]~feeder\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|address_reg_b[0]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|address_reg_b[0]\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|address_reg_b[0], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[0]\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[0], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[1]\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a15\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a15, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~47\, INST_DATA_RAM|MEMORY~47, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~48\, INST_DATA_RAM|MEMORY~48, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[7]\, INST_DATA_RAM|o_RAM_MC_data[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~8\, INST_MEMORY_CONTROL|o_MC_MUX_data[0]~8, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~9\, INST_MEMORY_CONTROL|o_MC_MUX_data[0]~9, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[7]\, INST_MEMORY_CONTROL|o_MC_MUX_data[7], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux2~0\, INST_instruction_decoder|Mux2~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BUS_select[1]\, INST_instruction_decoder|o_BUS_select[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_IMM_enable\, INST_instruction_decoder|o_IMM_enable, cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[7]~1\, INST_B_imm_multiplexer|o_DATA[7]~1, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[18]~feeder\, INST_InstrucReg|r_register[18]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[18]\, INST_InstrucReg|r_register[18], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[2]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[2]\, INST_GPR|r_REGISTER_rtl_0_bypass[2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[1]\, INST_GPR|r_REGISTER_rtl_0_bypass[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[19]~feeder\, INST_InstrucReg|r_register[19]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[19]\, INST_InstrucReg|r_register[19], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[4]\, INST_GPR|r_REGISTER_rtl_0_bypass[4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[3]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[3]\, INST_GPR|r_REGISTER_rtl_0_bypass[3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~19\, INST_GPR|r_REGISTER~19, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[9]\, INST_GPR|r_REGISTER_rtl_0_bypass[9], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[22]~feeder\, INST_InstrucReg|r_register[22]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[22]\, INST_InstrucReg|r_register[22], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[10]\, INST_GPR|r_REGISTER_rtl_0_bypass[10], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[0]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[0]\, INST_GPR|r_REGISTER_rtl_0_bypass[0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~21\, INST_GPR|r_REGISTER~21, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[5]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[5]\, INST_GPR|r_REGISTER_rtl_0_bypass[5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[7]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[7]\, INST_GPR|r_REGISTER_rtl_0_bypass[7], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[21]~feeder\, INST_InstrucReg|r_register[21]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[21]\, INST_InstrucReg|r_register[21], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[8]\, INST_GPR|r_REGISTER_rtl_0_bypass[8], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[20]~feeder\, INST_InstrucReg|r_register[20]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[20]\, INST_InstrucReg|r_register[20], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[6]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[6]\, INST_GPR|r_REGISTER_rtl_0_bypass[6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~20\, INST_GPR|r_REGISTER~20, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~22\, INST_GPR|r_REGISTER~22, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[26]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[26]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[26]\, INST_GPR|r_REGISTER_rtl_0_bypass[26], cpu_core, 1
instance = comp, \i_MC_I2C_data[0]~input\, i_MC_I2C_data[0]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[0]~input\, i_MC_GPIO_data[0]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0\, INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[30], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[0]\, INST_data_bus|o_MEMORY[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[0]\, INST_MEMORY_CONTROL|o_MC_RAM_data[0], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[29], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a8\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a8, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~23\, INST_DATA_RAM|MEMORY~23, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~34\, INST_DATA_RAM|MEMORY~34, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[0]\, INST_DATA_RAM|o_RAM_MC_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[0]\, INST_MEMORY_CONTROL|o_MC_MUX_data[0], cpu_core, 1
instance = comp, \INST_data_bus|Mux0~0\, INST_data_bus|Mux0~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[0]\, INST_data_bus|o_REGISTER[0], cpu_core, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, cpu_core, 1
instance = comp, \i_MC_I2C_data[1]~input\, i_MC_I2C_data[1]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[1]~input\, i_MC_GPIO_data[1]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1\, INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[32], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[1]\, INST_data_bus|o_MEMORY[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[1]\, INST_MEMORY_CONTROL|o_MC_RAM_data[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[31], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a9\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a9, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~35\, INST_DATA_RAM|MEMORY~35, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~36\, INST_DATA_RAM|MEMORY~36, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[1]\, INST_DATA_RAM|o_RAM_MC_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[1]\, INST_MEMORY_CONTROL|o_MC_MUX_data[1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[14]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[14]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[14]\, INST_GPR|r_REGISTER_rtl_0_bypass[14], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[13]\, INST_GPR|r_REGISTER_rtl_0_bypass[13], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[16]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[16]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[16]\, INST_GPR|r_REGISTER_rtl_0_bypass[16], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[15]\, INST_GPR|r_REGISTER_rtl_0_bypass[15], cpu_core, 1
instance = comp, \i_MC_GPIO_data[3]~input\, i_MC_GPIO_data[3]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[3]~input\, i_MC_I2C_data[3]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3\, INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3, cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[3]\, INST_data_bus|o_MEMORY[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[3]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[3]\, INST_MEMORY_CONTROL|o_MC_RAM_data[3], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[35], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[36], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a11\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a11, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~39\, INST_DATA_RAM|MEMORY~39, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~40\, INST_DATA_RAM|MEMORY~40, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[3]\, INST_DATA_RAM|o_RAM_MC_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[3]\, INST_MEMORY_CONTROL|o_MC_MUX_data[3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[18]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[18]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[18]\, INST_GPR|r_REGISTER_rtl_0_bypass[18], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[17]\, INST_GPR|r_REGISTER_rtl_0_bypass[17], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[20]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[20]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[20]\, INST_GPR|r_REGISTER_rtl_0_bypass[20], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[19]\, INST_GPR|r_REGISTER_rtl_0_bypass[19], cpu_core, 1
instance = comp, \i_MC_I2C_data[5]~input\, i_MC_I2C_data[5]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[5]~input\, i_MC_GPIO_data[5]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5\, INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[40]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[40]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[40]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[40], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[5]\, INST_data_bus|o_MEMORY[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[5]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[5]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[5]\, INST_MEMORY_CONTROL|o_MC_RAM_data[5], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[39]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[39], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a13\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a13, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~43\, INST_DATA_RAM|MEMORY~43, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~44\, INST_DATA_RAM|MEMORY~44, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[5]\, INST_DATA_RAM|o_RAM_MC_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[5]\, INST_MEMORY_CONTROL|o_MC_MUX_data[5], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~15\, INST_ALU|r_ALU_Result[5]~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[22]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[22]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[22]\, INST_GPR|r_REGISTER_rtl_0_bypass[22], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[21]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[21]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[21]\, INST_GPR|r_REGISTER_rtl_0_bypass[21], cpu_core, 1
instance = comp, \i_MC_GPIO_data[6]~input\, i_MC_GPIO_data[6]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[6]~input\, i_MC_I2C_data[6]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6\, INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[42]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[42]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[42]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[42], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[6]\, INST_data_bus|o_MEMORY[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[6]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[6]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[6]\, INST_MEMORY_CONTROL|o_MC_RAM_data[6], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[41]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[41]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[41]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[41], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a14\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a14, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~45\, INST_DATA_RAM|MEMORY~45, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~46\, INST_DATA_RAM|MEMORY~46, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[6]\, INST_DATA_RAM|o_RAM_MC_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[6]\, INST_MEMORY_CONTROL|o_MC_MUX_data[6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[24]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[24]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[24]\, INST_GPR|r_REGISTER_rtl_0_bypass[24], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[23]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[23]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[23]\, INST_GPR|r_REGISTER_rtl_0_bypass[23], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0|auto_generated|ram_block1a0\, INST_GPR|r_REGISTER_rtl_0|auto_generated|ram_block1a0, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~33\, INST_GPR|r_REGISTER~33, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[6]\, INST_GPR|o_GPR_ALU_data_A[6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[24]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[24]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[24]\, INST_GPR|r_REGISTER_rtl_1_bypass[24], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[23]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[23]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[23]\, INST_GPR|r_REGISTER_rtl_1_bypass[23], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1|auto_generated|ram_block1a0\, INST_GPR|r_REGISTER_rtl_1|auto_generated|ram_block1a0, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~25\, INST_GPR|r_REGISTER~25, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[6]\, INST_GPR|o_GPR_ALU_data_B[6], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~19\, INST_ALU|r_ALU_Result~19, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~14\, INST_ALU|r_ALU_Result[5]~14, cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[6]~2\, INST_B_imm_multiplexer|o_DATA[6]~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[22]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[22]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[22]\, INST_GPR|r_REGISTER_rtl_1_bypass[22], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[21]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[21]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[21]\, INST_GPR|r_REGISTER_rtl_1_bypass[21], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~26\, INST_GPR|r_REGISTER~26, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[5]\, INST_GPR|o_GPR_ALU_data_B[5], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[5]~3\, INST_B_imm_multiplexer|o_DATA[5]~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[20]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[20]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[20]\, INST_GPR|r_REGISTER_rtl_1_bypass[20], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[19]\, INST_GPR|r_REGISTER_rtl_1_bypass[19], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~27\, INST_GPR|r_REGISTER~27, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[4]\, INST_GPR|o_GPR_ALU_data_B[4], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[4]~4\, INST_B_imm_multiplexer|o_DATA[4]~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[17]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[17]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[17]\, INST_GPR|r_REGISTER_rtl_1_bypass[17], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[18]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[18]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[18]\, INST_GPR|r_REGISTER_rtl_1_bypass[18], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~28\, INST_GPR|r_REGISTER~28, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[3]\, INST_GPR|o_GPR_ALU_data_B[3], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[3]~5\, INST_B_imm_multiplexer|o_DATA[3]~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[16]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[16]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[16]\, INST_GPR|r_REGISTER_rtl_1_bypass[16], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[15]\, INST_GPR|r_REGISTER_rtl_1_bypass[15], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~29\, INST_GPR|r_REGISTER~29, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[2]\, INST_GPR|o_GPR_ALU_data_B[2], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[2]~6\, INST_B_imm_multiplexer|o_DATA[2]~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[14]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[14]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[14]\, INST_GPR|r_REGISTER_rtl_1_bypass[14], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[13]\, INST_GPR|r_REGISTER_rtl_1_bypass[13], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~32\, INST_GPR|r_REGISTER~32, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[1]\, INST_GPR|o_GPR_ALU_data_B[1], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[1]~7\, INST_B_imm_multiplexer|o_DATA[1]~7, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[11]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[11]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[11]\, INST_GPR|r_REGISTER_rtl_1_bypass[11], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[12]~feeder\, INST_GPR|r_REGISTER_rtl_1_bypass[12]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[12]\, INST_GPR|r_REGISTER_rtl_1_bypass[12], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~18\, INST_GPR|r_REGISTER~18, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[0]\, INST_GPR|o_GPR_ALU_data_B[0], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[0]~0\, INST_B_imm_multiplexer|o_DATA[0]~0, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[12]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[12]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[12]\, INST_GPR|r_REGISTER_rtl_0_bypass[12], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[11]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[11]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[11]\, INST_GPR|r_REGISTER_rtl_0_bypass[11], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~23\, INST_GPR|r_REGISTER~23, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[0]\, INST_GPR|o_GPR_ALU_data_A[0], cpu_core, 1
instance = comp, \INST_ALU|LessThan0~1\, INST_ALU|LessThan0~1, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~3\, INST_ALU|LessThan0~3, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~5\, INST_ALU|LessThan0~5, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~7\, INST_ALU|LessThan0~7, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~9\, INST_ALU|LessThan0~9, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~11\, INST_ALU|LessThan0~11, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~13\, INST_ALU|LessThan0~13, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~14\, INST_ALU|LessThan0~14, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~13\, INST_ALU|r_ALU_Result[5]~13, cpu_core, 1
instance = comp, \INST_ALU|Mux1~5\, INST_ALU|Mux1~5, cpu_core, 1
instance = comp, \INST_ALU|Mux1~6\, INST_ALU|Mux1~6, cpu_core, 1
instance = comp, \INST_ALU|Mux9~0\, INST_ALU|Mux9~0, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~13\, INST_ALU|ShiftRight0~13, cpu_core, 1
instance = comp, \INST_ALU|Equal2~2\, INST_ALU|Equal2~2, cpu_core, 1
instance = comp, \INST_ALU|Equal2~5\, INST_ALU|Equal2~5, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~21\, INST_ALU|r_ALU_Result[5]~21, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~18\, INST_ALU|r_ALU_Result~18, cpu_core, 1
instance = comp, \INST_ALU|Mux1~0\, INST_ALU|Mux1~0, cpu_core, 1
instance = comp, \INST_ALU|Mux1~1\, INST_ALU|Mux1~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_carry\, INST_instruction_decoder|o_carry, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~8\, INST_ALU|r_ALU_Result[5]~8, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~20\, INST_ALU|r_ALU_Result[5]~20, cpu_core, 1
instance = comp, \INST_ALU|Add1~0\, INST_ALU|Add1~0, cpu_core, 1
instance = comp, \INST_ALU|Add1~2\, INST_ALU|Add1~2, cpu_core, 1
instance = comp, \INST_ALU|Add1~4\, INST_ALU|Add1~4, cpu_core, 1
instance = comp, \INST_ALU|Add1~6\, INST_ALU|Add1~6, cpu_core, 1
instance = comp, \INST_ALU|Add1~8\, INST_ALU|Add1~8, cpu_core, 1
instance = comp, \INST_ALU|Add1~10\, INST_ALU|Add1~10, cpu_core, 1
instance = comp, \INST_ALU|Add1~12\, INST_ALU|Add1~12, cpu_core, 1
instance = comp, \INST_ALU|Add0~26\, INST_ALU|Add0~26, cpu_core, 1
instance = comp, \INST_ALU|Add0~25\, INST_ALU|Add0~25, cpu_core, 1
instance = comp, \INST_ALU|Add0~22\, INST_ALU|Add0~22, cpu_core, 1
instance = comp, \INST_ALU|Add0~21\, INST_ALU|Add0~21, cpu_core, 1
instance = comp, \INST_ALU|Add0~18\, INST_ALU|Add0~18, cpu_core, 1
instance = comp, \INST_ALU|Add0~17\, INST_ALU|Add0~17, cpu_core, 1
instance = comp, \INST_ALU|Add0~14\, INST_ALU|Add0~14, cpu_core, 1
instance = comp, \INST_ALU|Add0~13\, INST_ALU|Add0~13, cpu_core, 1
instance = comp, \INST_ALU|Add0~10\, INST_ALU|Add0~10, cpu_core, 1
instance = comp, \INST_ALU|Add0~9\, INST_ALU|Add0~9, cpu_core, 1
instance = comp, \INST_ALU|Add0~5\, INST_ALU|Add0~5, cpu_core, 1
instance = comp, \INST_ALU|Add0~6\, INST_ALU|Add0~6, cpu_core, 1
instance = comp, \INST_ALU|Add1~14\, INST_ALU|Add1~14, cpu_core, 1
instance = comp, \INST_ALU|Add1~16\, INST_ALU|Add1~16, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~0\, INST_ALU|tmp[8]~0, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~1\, INST_ALU|ShiftLeft1~1, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~1\, INST_ALU|tmp[8]~1, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~11\, INST_ALU|ShiftLeft0~11, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~0\, INST_ALU|ShiftLeft1~0, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~12\, INST_ALU|ShiftLeft0~12, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~2\, INST_ALU|tmp[8]~2, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~3\, INST_ALU|tmp[8]~3, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~4\, INST_ALU|tmp[8]~4, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]\, INST_ALU|tmp[8], cpu_core, 1
instance = comp, \INST_ALU|Mux9~1\, INST_ALU|Mux9~1, cpu_core, 1
instance = comp, \INST_ALU|Mux9~2\, INST_ALU|Mux9~2, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_carry_flag\, INST_ALU|r_ALU_carry_flag, cpu_core, 1
instance = comp, \INST_ALU|Add0~33\, INST_ALU|Add0~33, cpu_core, 1
instance = comp, \INST_ALU|Add0~34\, INST_ALU|Add0~34, cpu_core, 1
instance = comp, \INST_ALU|Add0~0\, INST_ALU|Add0~0, cpu_core, 1
instance = comp, \INST_ALU|Add0~2\, INST_ALU|Add0~2, cpu_core, 1
instance = comp, \INST_ALU|Add0~3\, INST_ALU|Add0~3, cpu_core, 1
instance = comp, \INST_ALU|Add0~7\, INST_ALU|Add0~7, cpu_core, 1
instance = comp, \INST_ALU|Add0~11\, INST_ALU|Add0~11, cpu_core, 1
instance = comp, \INST_ALU|Add0~15\, INST_ALU|Add0~15, cpu_core, 1
instance = comp, \INST_ALU|Add0~19\, INST_ALU|Add0~19, cpu_core, 1
instance = comp, \INST_ALU|Add0~23\, INST_ALU|Add0~23, cpu_core, 1
instance = comp, \INST_ALU|Add0~27\, INST_ALU|Add0~27, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~10\, INST_ALU|r_ALU_Result[5]~10, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~12\, INST_ALU|r_ALU_Result[5]~12, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~6\, INST_ALU|ShiftLeft0~6, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~7\, INST_ALU|ShiftLeft0~7, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~11\, INST_ALU|r_ALU_Result[5]~11, cpu_core, 1
instance = comp, \INST_ALU|Mux1~2\, INST_ALU|Mux1~2, cpu_core, 1
instance = comp, \INST_ALU|Mux1~3\, INST_ALU|Mux1~3, cpu_core, 1
instance = comp, \INST_ALU|Mux1~4\, INST_ALU|Mux1~4, cpu_core, 1
instance = comp, \INST_ALU|Mux1~7\, INST_ALU|Mux1~7, cpu_core, 1
instance = comp, \INST_ALU|Mux1~8\, INST_ALU|Mux1~8, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~16\, INST_ALU|r_ALU_Result[5]~16, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~17\, INST_ALU|r_ALU_Result[5]~17, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[6]\, INST_ALU|r_ALU_Result[6], cpu_core, 1
instance = comp, \INST_data_bus|Mux6~0\, INST_data_bus|Mux6~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[6]\, INST_data_bus|o_REGISTER[6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~31\, INST_GPR|r_REGISTER~31, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[5]\, INST_GPR|o_GPR_ALU_data_A[5], cpu_core, 1
instance = comp, \INST_ALU|LessThan1~1\, INST_ALU|LessThan1~1, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~3\, INST_ALU|LessThan1~3, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~5\, INST_ALU|LessThan1~5, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~7\, INST_ALU|LessThan1~7, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~9\, INST_ALU|LessThan1~9, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~11\, INST_ALU|LessThan1~11, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~13\, INST_ALU|LessThan1~13, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~14\, INST_ALU|LessThan1~14, cpu_core, 1
instance = comp, \INST_ALU|Mux2~5\, INST_ALU|Mux2~5, cpu_core, 1
instance = comp, \INST_ALU|Mux2~6\, INST_ALU|Mux2~6, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~0\, INST_ALU|ShiftRight0~0, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~7\, INST_ALU|ShiftRight0~7, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~9\, INST_ALU|r_ALU_Result~9, cpu_core, 1
instance = comp, \INST_ALU|Mux2~0\, INST_ALU|Mux2~0, cpu_core, 1
instance = comp, \INST_ALU|Mux2~1\, INST_ALU|Mux2~1, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~9\, INST_ALU|ShiftLeft0~9, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~14\, INST_ALU|ShiftLeft0~14, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~4\, INST_ALU|ShiftLeft0~4, cpu_core, 1
instance = comp, \INST_ALU|Mux2~2\, INST_ALU|Mux2~2, cpu_core, 1
instance = comp, \INST_ALU|Mux2~3\, INST_ALU|Mux2~3, cpu_core, 1
instance = comp, \INST_ALU|Mux2~4\, INST_ALU|Mux2~4, cpu_core, 1
instance = comp, \INST_ALU|Mux2~7\, INST_ALU|Mux2~7, cpu_core, 1
instance = comp, \INST_ALU|Mux2~8\, INST_ALU|Mux2~8, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]\, INST_ALU|r_ALU_Result[5], cpu_core, 1
instance = comp, \INST_data_bus|Mux5~0\, INST_data_bus|Mux5~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[5]\, INST_data_bus|o_REGISTER[5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~34\, INST_GPR|r_REGISTER~34, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[4]\, INST_GPR|o_GPR_ALU_data_A[4], cpu_core, 1
instance = comp, \INST_ALU|Mux3~11\, INST_ALU|Mux3~11, cpu_core, 1
instance = comp, \INST_ALU|Mux3~13\, INST_ALU|Mux3~13, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~7\, INST_ALU|r_ALU_Result~7, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~1\, INST_ALU|ShiftRight0~1, cpu_core, 1
instance = comp, \INST_ALU|Equal2~3\, INST_ALU|Equal2~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~18\, INST_ALU|ShiftRight0~18, cpu_core, 1
instance = comp, \INST_ALU|Mux3~2\, INST_ALU|Mux3~2, cpu_core, 1
instance = comp, \INST_ALU|Mux3~3\, INST_ALU|Mux3~3, cpu_core, 1
instance = comp, \INST_ALU|Equal1~0\, INST_ALU|Equal1~0, cpu_core, 1
instance = comp, \INST_ALU|Mux3~4\, INST_ALU|Mux3~4, cpu_core, 1
instance = comp, \INST_ALU|Mux3~5\, INST_ALU|Mux3~5, cpu_core, 1
instance = comp, \INST_ALU|Mux3~6\, INST_ALU|Mux3~6, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~2\, INST_ALU|ShiftLeft0~2, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~13\, INST_ALU|ShiftLeft0~13, cpu_core, 1
instance = comp, \INST_ALU|Mux3~8\, INST_ALU|Mux3~8, cpu_core, 1
instance = comp, \INST_ALU|Mux3~7\, INST_ALU|Mux3~7, cpu_core, 1
instance = comp, \INST_ALU|Mux3~9\, INST_ALU|Mux3~9, cpu_core, 1
instance = comp, \INST_ALU|Mux3~10\, INST_ALU|Mux3~10, cpu_core, 1
instance = comp, \INST_ALU|Mux3~12\, INST_ALU|Mux3~12, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[4]\, INST_ALU|r_ALU_Result[4], cpu_core, 1
instance = comp, \i_MC_GPIO_data[4]~input\, i_MC_GPIO_data[4]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[4]~input\, i_MC_I2C_data[4]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4\, INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[38]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[38]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[38]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[38], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[4]\, INST_data_bus|o_MEMORY[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[4]\, INST_MEMORY_CONTROL|o_MC_RAM_data[4], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[37]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[37]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[37]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[37], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a12\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a12, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~41\, INST_DATA_RAM|MEMORY~41, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~42\, INST_DATA_RAM|MEMORY~42, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[4]\, INST_DATA_RAM|o_RAM_MC_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[4]\, INST_MEMORY_CONTROL|o_MC_MUX_data[4], cpu_core, 1
instance = comp, \INST_data_bus|Mux4~0\, INST_data_bus|Mux4~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[4]\, INST_data_bus|o_REGISTER[4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~36\, INST_GPR|r_REGISTER~36, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[3]\, INST_GPR|o_GPR_ALU_data_A[3], cpu_core, 1
instance = comp, \INST_ALU|Mux4~10\, INST_ALU|Mux4~10, cpu_core, 1
instance = comp, \INST_ALU|Mux4~12\, INST_ALU|Mux4~12, cpu_core, 1
instance = comp, \INST_ALU|Equal2~4\, INST_ALU|Equal2~4, cpu_core, 1
instance = comp, \INST_ALU|Mux4~2\, INST_ALU|Mux4~2, cpu_core, 1
instance = comp, \INST_ALU|Mux4~3\, INST_ALU|Mux4~3, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~6\, INST_ALU|r_ALU_Result~6, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~15\, INST_ALU|ShiftRight0~15, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~11\, INST_ALU|ShiftRight0~11, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~16\, INST_ALU|ShiftRight0~16, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~17\, INST_ALU|ShiftRight0~17, cpu_core, 1
instance = comp, \INST_ALU|Mux4~4\, INST_ALU|Mux4~4, cpu_core, 1
instance = comp, \INST_ALU|Mux4~5\, INST_ALU|Mux4~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~8\, INST_ALU|ShiftLeft0~8, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~10\, INST_ALU|ShiftLeft0~10, cpu_core, 1
instance = comp, \INST_ALU|Mux4~6\, INST_ALU|Mux4~6, cpu_core, 1
instance = comp, \INST_ALU|Mux4~7\, INST_ALU|Mux4~7, cpu_core, 1
instance = comp, \INST_ALU|Mux4~8\, INST_ALU|Mux4~8, cpu_core, 1
instance = comp, \INST_ALU|Mux4~9\, INST_ALU|Mux4~9, cpu_core, 1
instance = comp, \INST_ALU|Mux4~11\, INST_ALU|Mux4~11, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[3]\, INST_ALU|r_ALU_Result[3], cpu_core, 1
instance = comp, \INST_data_bus|Mux3~0\, INST_data_bus|Mux3~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[3]\, INST_data_bus|o_REGISTER[3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~35\, INST_GPR|r_REGISTER~35, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[2]\, INST_GPR|o_GPR_ALU_data_A[2], cpu_core, 1
instance = comp, \INST_ALU|Mux5~10\, INST_ALU|Mux5~10, cpu_core, 1
instance = comp, \INST_ALU|Mux5~12\, INST_ALU|Mux5~12, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~5\, INST_ALU|r_ALU_Result~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~8\, INST_ALU|ShiftRight0~8, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~12\, INST_ALU|ShiftRight0~12, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~14\, INST_ALU|ShiftRight0~14, cpu_core, 1
instance = comp, \INST_ALU|Mux5~2\, INST_ALU|Mux5~2, cpu_core, 1
instance = comp, \INST_ALU|Mux5~3\, INST_ALU|Mux5~3, cpu_core, 1
instance = comp, \INST_ALU|Mux5~4\, INST_ALU|Mux5~4, cpu_core, 1
instance = comp, \INST_ALU|Mux5~5\, INST_ALU|Mux5~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~15\, INST_ALU|ShiftLeft0~15, cpu_core, 1
instance = comp, \INST_ALU|Mux5~6\, INST_ALU|Mux5~6, cpu_core, 1
instance = comp, \INST_ALU|Mux5~7\, INST_ALU|Mux5~7, cpu_core, 1
instance = comp, \INST_ALU|Mux5~8\, INST_ALU|Mux5~8, cpu_core, 1
instance = comp, \INST_ALU|Mux5~9\, INST_ALU|Mux5~9, cpu_core, 1
instance = comp, \INST_ALU|Mux5~11\, INST_ALU|Mux5~11, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[2]\, INST_ALU|r_ALU_Result[2], cpu_core, 1
instance = comp, \i_MC_GPIO_data[2]~input\, i_MC_GPIO_data[2]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[2]~input\, i_MC_I2C_data[2]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2\, INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2, cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[2]\, INST_data_bus|o_MEMORY[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[2]\, INST_MEMORY_CONTROL|o_MC_RAM_data[2], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[33]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[33]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[33]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[33], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[34], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a10\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a10, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~37\, INST_DATA_RAM|MEMORY~37, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~38\, INST_DATA_RAM|MEMORY~38, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[2]\, INST_DATA_RAM|o_RAM_MC_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[2]\, INST_MEMORY_CONTROL|o_MC_MUX_data[2], cpu_core, 1
instance = comp, \INST_data_bus|Mux2~0\, INST_data_bus|Mux2~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[2]\, INST_data_bus|o_REGISTER[2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~37\, INST_GPR|r_REGISTER~37, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[1]\, INST_GPR|o_GPR_ALU_data_A[1], cpu_core, 1
instance = comp, \INST_ALU|Mux6~10\, INST_ALU|Mux6~10, cpu_core, 1
instance = comp, \INST_ALU|Mux6~12\, INST_ALU|Mux6~12, cpu_core, 1
instance = comp, \INST_ALU|Mux6~2\, INST_ALU|Mux6~2, cpu_core, 1
instance = comp, \INST_ALU|Mux6~3\, INST_ALU|Mux6~3, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~4\, INST_ALU|r_ALU_Result~4, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~4\, INST_ALU|ShiftRight0~4, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~9\, INST_ALU|ShiftRight0~9, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~10\, INST_ALU|ShiftRight0~10, cpu_core, 1
instance = comp, \INST_ALU|Mux6~4\, INST_ALU|Mux6~4, cpu_core, 1
instance = comp, \INST_ALU|Mux6~5\, INST_ALU|Mux6~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~5\, INST_ALU|ShiftLeft0~5, cpu_core, 1
instance = comp, \INST_ALU|Mux6~7\, INST_ALU|Mux6~7, cpu_core, 1
instance = comp, \INST_ALU|Mux6~6\, INST_ALU|Mux6~6, cpu_core, 1
instance = comp, \INST_ALU|Mux6~8\, INST_ALU|Mux6~8, cpu_core, 1
instance = comp, \INST_ALU|Mux6~9\, INST_ALU|Mux6~9, cpu_core, 1
instance = comp, \INST_ALU|Mux6~11\, INST_ALU|Mux6~11, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[1]\, INST_ALU|r_ALU_Result[1], cpu_core, 1
instance = comp, \INST_data_bus|Mux1~0\, INST_data_bus|Mux1~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[1]\, INST_data_bus|o_REGISTER[1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[25]~feeder\, INST_GPR|r_REGISTER_rtl_0_bypass[25]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_0_bypass[25]\, INST_GPR|r_REGISTER_rtl_0_bypass[25], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~30\, INST_GPR|r_REGISTER~30, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[7]\, INST_GPR|o_GPR_ALU_data_A[7], cpu_core, 1
instance = comp, \INST_ALU|Equal0~1\, INST_ALU|Equal0~1, cpu_core, 1
instance = comp, \INST_ALU|Equal0~2\, INST_ALU|Equal0~2, cpu_core, 1
instance = comp, \INST_ALU|Equal0~0\, INST_ALU|Equal0~0, cpu_core, 1
instance = comp, \INST_ALU|Equal0~3\, INST_ALU|Equal0~3, cpu_core, 1
instance = comp, \INST_ALU|Mux0~2\, INST_ALU|Mux0~2, cpu_core, 1
instance = comp, \INST_ALU|Mux0~3\, INST_ALU|Mux0~3, cpu_core, 1
instance = comp, \INST_ALU|Mux0~12\, INST_ALU|Mux0~12, cpu_core, 1
instance = comp, \INST_ALU|Mux0~14\, INST_ALU|Mux0~14, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~19\, INST_ALU|ShiftRight0~19, cpu_core, 1
instance = comp, \INST_ALU|Mux0~4\, INST_ALU|Mux0~4, cpu_core, 1
instance = comp, \INST_ALU|Mux0~5\, INST_ALU|Mux0~5, cpu_core, 1
instance = comp, \INST_ALU|Mux0~8\, INST_ALU|Mux0~8, cpu_core, 1
instance = comp, \INST_ALU|Mux0~6\, INST_ALU|Mux0~6, cpu_core, 1
instance = comp, \INST_ALU|Mux0~7\, INST_ALU|Mux0~7, cpu_core, 1
instance = comp, \INST_ALU|Mux0~9\, INST_ALU|Mux0~9, cpu_core, 1
instance = comp, \INST_ALU|Mux0~10\, INST_ALU|Mux0~10, cpu_core, 1
instance = comp, \INST_ALU|Add0~29\, INST_ALU|Add0~29, cpu_core, 1
instance = comp, \INST_ALU|Add0~30\, INST_ALU|Add0~30, cpu_core, 1
instance = comp, \INST_ALU|Add0~31\, INST_ALU|Add0~31, cpu_core, 1
instance = comp, \INST_ALU|Mux0~15\, INST_ALU|Mux0~15, cpu_core, 1
instance = comp, \INST_ALU|Mux0~16\, INST_ALU|Mux0~16, cpu_core, 1
instance = comp, \INST_ALU|Mux0~11\, INST_ALU|Mux0~11, cpu_core, 1
instance = comp, \INST_ALU|Mux0~13\, INST_ALU|Mux0~13, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[7]\, INST_ALU|r_ALU_Result[7], cpu_core, 1
instance = comp, \INST_data_bus|Mux7~0\, INST_data_bus|Mux7~0, cpu_core, 1
instance = comp, \INST_data_bus|o_REGISTER[7]\, INST_data_bus|o_REGISTER[7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER_rtl_1_bypass[25]\, INST_GPR|r_REGISTER_rtl_1_bypass[25], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~24\, INST_GPR|r_REGISTER~24, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[7]\, INST_GPR|o_GPR_ALU_data_B[7], cpu_core, 1
instance = comp, \INST_ALU|Equal0~4\, INST_ALU|Equal0~4, cpu_core, 1
instance = comp, \INST_ALU|Mux10~1\, INST_ALU|Mux10~1, cpu_core, 1
instance = comp, \INST_ALU|Mux10~0\, INST_ALU|Mux10~0, cpu_core, 1
instance = comp, \INST_ALU|Mux10~2\, INST_ALU|Mux10~2, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_overflow_flag\, INST_ALU|r_ALU_overflow_flag, cpu_core, 1
instance = comp, \INST_branch_control|Mux10~0\, INST_branch_control|Mux10~0, cpu_core, 1
instance = comp, \INST_ALU|Equal3~1\, INST_ALU|Equal3~1, cpu_core, 1
instance = comp, \INST_ALU|Equal3~0\, INST_ALU|Equal3~0, cpu_core, 1
instance = comp, \INST_ALU|Equal3~2\, INST_ALU|Equal3~2, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_zero_flag\, INST_ALU|r_ALU_zero_flag, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Signed\, INST_instruction_decoder|o_Signed, cpu_core, 1
instance = comp, \INST_ALU|Mux11~0\, INST_ALU|Mux11~0, cpu_core, 1
instance = comp, \INST_ALU|Mux11~1\, INST_ALU|Mux11~1, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_negative_flag\, INST_ALU|r_ALU_negative_flag, cpu_core, 1
instance = comp, \INST_branch_control|Mux10~1\, INST_branch_control|Mux10~1, cpu_core, 1
instance = comp, \INST_branch_control|Mux10~2\, INST_branch_control|Mux10~2, cpu_core, 1
instance = comp, \INST_branch_control|o_PC_LOAD\, INST_branch_control|o_PC_LOAD, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~3\, INST_branch_control|r_PC_ADDRESS~3, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[1]\, INST_branch_control|r_PC_ADDRESS[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[1]~feeder\, INST_instruction_decoder|o_Address_PROG[1]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[1]\, INST_instruction_decoder|o_Address_PROG[1], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~2\, INST_branch_control|o_ADDRESS~2, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[1]\, INST_branch_control|o_ADDRESS[1], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~2\, INST_Program_counter|r_PROG_COUNT~2, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[1]\, INST_Program_counter|r_PROG_COUNT[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[29]\, INST_InstrucReg|r_register[29], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux7~0\, INST_instruction_decoder|Mux7~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux7~1\, INST_instruction_decoder|Mux7~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BRANCH_CONTROL[2]\, INST_instruction_decoder|o_BRANCH_CONTROL[2], cpu_core, 1
instance = comp, \INST_branch_control|Mux11~0\, INST_branch_control|Mux11~0, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_PC_set~0\, INST_control_unit|r_INTERRUPT_PC_set~0, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_PC_set~1\, INST_control_unit|r_INTERRUPT_PC_set~1, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_PC_set\, INST_control_unit|r_INTERRUPT_PC_set, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_enable~2\, INST_branch_control|r_INTERRUPT_enable~2, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_enable\, INST_branch_control|r_INTERRUPT_enable, cpu_core, 1
instance = comp, \INST_branch_control|process_0~0\, INST_branch_control|process_0~0, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~0\, INST_branch_control|r_PC_ADDRESS~0, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[0]\, INST_branch_control|r_PC_ADDRESS[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[0]~feeder\, INST_instruction_decoder|o_Address_PROG[0]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[0]\, INST_instruction_decoder|o_Address_PROG[0], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~0\, INST_branch_control|o_ADDRESS~0, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[0]\, INST_branch_control|o_ADDRESS[0], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~0\, INST_Program_counter|r_PROG_COUNT~0, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[0]\, INST_Program_counter|r_PROG_COUNT[0], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[30]\, INST_InstrucReg|r_register[30], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[2]\, INST_instruction_decoder|o_OPCODE[2], cpu_core, 1
instance = comp, \INST_ALU|Mux7~10\, INST_ALU|Mux7~10, cpu_core, 1
instance = comp, \INST_ALU|Mux7~12\, INST_ALU|Mux7~12, cpu_core, 1
instance = comp, \INST_ALU|Mux7~4\, INST_ALU|Mux7~4, cpu_core, 1
instance = comp, \INST_ALU|Mux7~5\, INST_ALU|Mux7~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~3\, INST_ALU|ShiftLeft0~3, cpu_core, 1
instance = comp, \INST_ALU|Mux7~7\, INST_ALU|Mux7~7, cpu_core, 1
instance = comp, \INST_ALU|Mux7~6\, INST_ALU|Mux7~6, cpu_core, 1
instance = comp, \INST_ALU|Mux7~8\, INST_ALU|Mux7~8, cpu_core, 1
instance = comp, \INST_ALU|Mux7~9\, INST_ALU|Mux7~9, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~3\, INST_ALU|ShiftRight0~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~5\, INST_ALU|ShiftRight0~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~2\, INST_ALU|ShiftRight0~2, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~6\, INST_ALU|ShiftRight0~6, cpu_core, 1
instance = comp, \INST_ALU|Mux7~2\, INST_ALU|Mux7~2, cpu_core, 1
instance = comp, \INST_ALU|Mux7~3\, INST_ALU|Mux7~3, cpu_core, 1
instance = comp, \INST_ALU|Mux7~11\, INST_ALU|Mux7~11, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[0]\, INST_ALU|r_ALU_Result[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~0\, INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[1]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_address[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[1]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[2]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_address[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[2]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable\, INST_MEMORY_CONTROL|o_MC_GPIO_write_enable, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~2\, INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~0\, INST_MEMORY_CONTROL|o_MC_I2C_address[3]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[0]\, INST_MEMORY_CONTROL|o_MC_I2C_address[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[1]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_address[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[1]\, INST_MEMORY_CONTROL|o_MC_I2C_address[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[2]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_address[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[2]\, INST_MEMORY_CONTROL|o_MC_I2C_address[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[3]\, INST_MEMORY_CONTROL|o_MC_I2C_address[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2c_write_enable~feeder\, INST_MEMORY_CONTROL|o_MC_I2c_write_enable~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2c_write_enable\, INST_MEMORY_CONTROL|o_MC_I2c_write_enable, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~2\, INST_MEMORY_CONTROL|o_MC_I2C_data[7]~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[0]\, INST_MEMORY_CONTROL|o_MC_I2C_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[1]\, INST_MEMORY_CONTROL|o_MC_I2C_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[2]\, INST_MEMORY_CONTROL|o_MC_I2C_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[3]\, INST_MEMORY_CONTROL|o_MC_I2C_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[4]\, INST_MEMORY_CONTROL|o_MC_I2C_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[5]\, INST_MEMORY_CONTROL|o_MC_I2C_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[6]\, INST_MEMORY_CONTROL|o_MC_I2C_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[7]\, INST_MEMORY_CONTROL|o_MC_I2C_data[7], cpu_core, 1
