<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r300.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r300.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;drm/drmP.h&gt;</span>
<span class="cp">#include &lt;drm/drm.h&gt;</span>
<span class="cp">#include &lt;drm/drm_crtc_helper.h&gt;</span>
<span class="cp">#include &quot;radeon_reg.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;r100_track.h&quot;</span>
<span class="cp">#include &quot;r300d.h&quot;</span>
<span class="cp">#include &quot;rv350d.h&quot;</span>
<span class="cp">#include &quot;r300_reg_safe.h&quot;</span>

<span class="cm">/* This files gather functions specifics to: r300,r350,rv350,rv370,rv380</span>
<span class="cm"> *</span>
<span class="cm"> * GPU Errata:</span>
<span class="cm"> * - HOST_PATH_CNTL: r300 family seems to dislike write to HOST_PATH_CNTL</span>
<span class="cm"> *   using MMIO to flush host path read cache, this lead to HARDLOCKUP.</span>
<span class="cm"> *   However, scheduling such write to the ring seems harmless, i suspect</span>
<span class="cm"> *   the CP read collide with the flush somehow, or maybe the MC, hard to</span>
<span class="cm"> *   tell. (Jerome Glisse)</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * rv370,rv380 PCIE GART</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">rv370_debugfs_pcie_gart_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">rv370_pcie_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Workaround HW bug do flush 2 times */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">);</span>
		<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RADEON_PCIE_TX_GART_INVALIDATE_TLB</span><span class="p">);</span>
		<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">);</span>
		<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#define R300_PTE_WRITEABLE (1 &lt;&lt; 2)</span>
<span class="cp">#define R300_PTE_READABLE  (1 &lt;&lt; 3)</span>

<span class="kt">int</span> <span class="nf">rv370_pcie_gart_set_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">i</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">lower_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
	       <span class="p">((</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">R300_PTE_WRITEABLE</span> <span class="o">|</span> <span class="n">R300_PTE_READABLE</span><span class="p">;</span>
	<span class="cm">/* on x86 we want this to be CPU endian, on powerpc</span>
<span class="cm">	 * on powerpc without HW swappers, it&#39;ll get swapped on way</span>
<span class="cm">	 * into VRAM - so no need for cpu_to_le32 on VRAM tables */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ptr</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv370_pcie_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;RV370 PCIE GART already initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize common gart structure */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rv370_debugfs_pcie_gart_info_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for PCIE gart !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">tlb_flush</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rv370_pcie_gart_tlb_flush</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">set_page</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rv370_pcie_gart_set_page</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">radeon_gart_table_vram_alloc</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv370_pcie_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">table_addr</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* discard memory request outside of configured range */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD</span><span class="p">;</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_START_LO</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_GPU_PAGE_MASK</span><span class="p">;</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_END_LO</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_START_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_END_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">table_addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">;</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_BASE</span><span class="p">,</span> <span class="n">table_addr</span><span class="p">);</span>
	<span class="cm">/* FIXME: setup default page */</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_DISCARD_RD_ADDR_LO</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_DISCARD_RD_ADDR_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Clear error */</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_ERROR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_PCIE_TX_GART_EN</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD</span><span class="p">;</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">rv370_pcie_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv370_pcie_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_START_LO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_END_LO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_START_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_END_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD</span><span class="p">;</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_PCIE_TX_GART_EN</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv370_pcie_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv370_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_fence_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>

	<span class="cm">/* Who ever call radeon_fence_emit should call ring_lock and ask</span>
<span class="cm">	 * for enough space (today caller are ib schedule and buffer move) */</span>
	<span class="cm">/* Write SC register so SC &amp; US assert idle */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RE_SCISSORS_TL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RE_SCISSORS_BR</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Flush 3D cache */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_RB3D_DC_FLUSH</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_ZC_FLUSH</span><span class="p">);</span>
	<span class="cm">/* Wait until IDLE &amp; CLEAN */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span> <span class="o">|</span>
				 <span class="n">RADEON_WAIT_2D_IDLECLEAN</span> <span class="o">|</span>
				 <span class="n">RADEON_WAIT_DMA_GUI_IDLE</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">|</span>
				<span class="n">RADEON_HDP_READ_BUFFER_INVALIDATE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">hdp_cntl</span><span class="p">);</span>
	<span class="cm">/* Emit fence sequence &amp; fire IRQ */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">fence_drv</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">].</span><span class="n">scratch_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">fence</span><span class="o">-&gt;</span><span class="n">seq</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RADEON_SW_INT_FIRE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_ring_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">gb_tile_config</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Sub pixel 1/12 so we can have 4K rendering according to doc */</span>
	<span class="n">gb_tile_config</span> <span class="o">=</span> <span class="p">(</span><span class="n">R300_ENABLE_TILING</span> <span class="o">|</span> <span class="n">R300_TILE_SIZE_16</span><span class="p">);</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_gb_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_R300</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_R420_3P</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_R420</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="nl">default:</span>
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_RV350</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_ISYNC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">RADEON_ISYNC_ANY2D_IDLE3D</span> <span class="o">|</span>
			  <span class="n">RADEON_ISYNC_ANY3D_IDLE2D</span> <span class="o">|</span>
			  <span class="n">RADEON_ISYNC_WAIT_IDLEGUI</span> <span class="o">|</span>
			  <span class="n">RADEON_ISYNC_CPSCRATCH_IDLEGUI</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GB_TILE_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gb_tile_config</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">RADEON_WAIT_2D_IDLECLEAN</span> <span class="o">|</span>
			  <span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_DST_PIPE_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_PIPE_AUTO_CONFIG</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GB_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GB_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_RB3D_DC_FLUSH</span> <span class="o">|</span> <span class="n">R300_RB3D_DC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_ZC_FLUSH</span> <span class="o">|</span> <span class="n">R300_ZC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">RADEON_WAIT_2D_IDLECLEAN</span> <span class="o">|</span>
			  <span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GB_AA_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_RB3D_DC_FLUSH</span> <span class="o">|</span> <span class="n">R300_RB3D_DC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_ZC_FLUSH</span> <span class="o">|</span> <span class="n">R300_ZC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GB_MSPOS0</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="p">((</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_X0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_Y0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_X1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_Y1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_X2_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_Y2_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MSBD0_Y_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MSBD0_X_SHIFT</span><span class="p">)));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GB_MSPOS1</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="p">((</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_X3_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_Y3_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_X4_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_Y4_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_X5_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MS_Y5_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MSBD1_SHIFT</span><span class="p">)));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GA_ENHANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_GA_DEADLOCK_CNTL</span> <span class="o">|</span> <span class="n">R300_GA_FASTSYNC_CNTL</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GA_POLY_MODE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">R300_FRONT_PTYPE_TRIANGE</span> <span class="o">|</span> <span class="n">R300_BACK_PTYPE_TRIANGE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_GA_ROUND_MODE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">R300_GEOMETRY_ROUND_NEAREST</span> <span class="o">|</span>
			  <span class="n">R300_COLOR_ROUND_NEAREST</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_errata</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CFG_ATI_REV_ID_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">RADEON_CFG_ATI_REV_A11</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">|=</span> <span class="n">CHIP_ERRATA_R300_CG</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r300_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MC_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">R300_MC_IDLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">gb_tile_config</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span> <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="mh">0x4144</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span> <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="mh">0x4148</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* r300,r350 */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_gb_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* rv350,rv370,rv380,r300 AD, r350 AH */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_gb_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_z_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">gb_tile_config</span> <span class="o">=</span> <span class="p">(</span><span class="n">R300_ENABLE_TILING</span> <span class="o">|</span> <span class="n">R300_TILE_SIZE_16</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_gb_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_R300</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_R420_3P</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_R420</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">gb_tile_config</span> <span class="o">|=</span> <span class="n">R300_PIPE_COUNT_RV350</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_GB_TILE_CONFIG</span><span class="p">,</span> <span class="n">gb_tile_config</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r100_gui_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait GUI idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_DST_PIPE_CONFIG</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_DST_PIPE_CONFIG</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">R300_PIPE_AUTO_CONFIG</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_RB2D_DSTCACHE_MODE</span><span class="p">,</span>
	       <span class="n">R300_DC_AUTOFLUSH_ENABLE</span> <span class="o">|</span>
	       <span class="n">R300_DC_DC_DISABLE_IGNORE_PE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r100_gui_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait GUI idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r300_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait MC idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;radeon: %d quad pipes, %d Z pipes initialized.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_gb_pipes</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_z_pipes</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r300_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">r100_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">G_000E40_GUI_ACTIVE</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r100_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* stop CP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RADEON_RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/* save PCI state */</span>
	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="cm">/* disable bus mastering */</span>
	<span class="n">r100_bm_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_VAP</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">S_0000F0_SOFT_RESET_GA</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* resetting the CP seems to be problematic sometimes it end up</span>
<span class="cm">	 * hard locking the computer, but it&#39;s necessary for successful</span>
<span class="cm">	 * reset more test &amp; playing is needed on R3XX/R4XX to find a</span>
<span class="cm">	 * reliable (if any solution)</span>
<span class="cm">	 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_CP</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* restore PCI &amp; busmastering */</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">r100_enable_bm</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Check if GPU is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">G_000E40_GA_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">||</span> <span class="n">G_000E40_VAP_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to reset GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset succeed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">r100_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * r300,r350,rv350,rv380 VRAM info</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r300_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* DDR for all card after R300 &amp; IGP */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">R300_MEM_NUM_CHANNELS_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>: <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r100_vram_init_sizes</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_NB_TOM</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">))</span>
		<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv370_set_pcie_lanes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lanes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">link_width_cntl</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* FIXME wait for idle */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">lanes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">12</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
	<span class="nl">default:</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_MASK</span><span class="p">)</span> <span class="o">==</span>
	    <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_MASK</span> <span class="o">|</span>
			     <span class="n">RADEON_PCIE_LC_RECONFIG_NOW</span> <span class="o">|</span>
			     <span class="n">RADEON_PCIE_LC_RECONFIG_LATER</span> <span class="o">|</span>
			     <span class="n">RADEON_PCIE_LC_SHORT_RECONFIG_EN</span><span class="p">);</span>
	<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="n">WREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">|</span>
						     <span class="n">RADEON_PCIE_LC_RECONFIG_NOW</span><span class="p">));</span>

	<span class="cm">/* wait for lane set to complete */</span>
	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv370_get_pcie_lanes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link_width_cntl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* FIXME wait for idle */</span>

	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X0</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X1</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X2</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X4</span>:
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X8</span>:
		<span class="k">return</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X16</span>:
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv370_debugfs_pcie_gart_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_CNTL</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_CNTL 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_BASE</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_BASE 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_START_LO</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_START_LO 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_START_HI</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_START_HI 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_END_LO</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_END_LO 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_END_HI</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_END_HI 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PCIE</span><span class="p">(</span><span class="n">RADEON_PCIE_TX_GART_ERROR</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;PCIE_TX_GART_ERROR 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">rv370_pcie_gart_info_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;rv370_pcie_gart_info&quot;</span><span class="p">,</span> <span class="n">rv370_debugfs_pcie_gart_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv370_debugfs_pcie_gart_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rv370_pcie_gart_info_list</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r300_packet0_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">*</span><span class="n">reloc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">tile_flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idx_value</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">track</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span><span class="p">;</span>
	<span class="n">idx_value</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AVIVO_D1MODE_VLINE_START_END</span>:
	<span class="k">case</span> <span class="n">RADEON_CRTC_GUI_TRIG_VLINE</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse_vline</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_DST_PITCH_OFFSET</span>:
	<span class="k">case</span> <span class="n">RADEON_SRC_PITCH_OFFSET</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_reloc_pitch_offset</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_RB3D_COLOROFFSET0</span>:
	<span class="k">case</span> <span class="n">R300_RB3D_COLOROFFSET1</span>:
	<span class="k">case</span> <span class="n">R300_RB3D_COLOROFFSET2</span>:
	<span class="k">case</span> <span class="n">R300_RB3D_COLOROFFSET3</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">R300_RB3D_COLOROFFSET0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_ZB_DEPTHOFFSET</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">4</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">8</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">12</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">16</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">20</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">24</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">28</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">32</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">36</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">40</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">44</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">48</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">52</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">56</span>:
	<span class="k">case</span> <span class="n">R300_TX_OFFSET_0</span><span class="o">+</span><span class="mi">60</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">R300_TX_OFFSET_0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">cs_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_CS_KEEP_TILING_FLAGS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* keep the 1st 5 bits */</span>
				  <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">31</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_TXO_MACRO_TILE</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_TXO_MICRO_TILE</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO_SQUARE</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_TXO_MICRO_TILE_SQUARE</span><span class="p">;</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">tile_flags</span><span class="p">;</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* Tracked registers */</span>
	<span class="k">case</span> <span class="mh">0x2084</span>:
		<span class="cm">/* VAP_VF_CNTL */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x20B4</span>:
		<span class="cm">/* VAP_VTX_SIZE */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x7F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x2134</span>:
		<span class="cm">/* VAP_VF_MAX_VTX_INDX */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">max_indx</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x00FFFFFFUL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x2088</span>:
		<span class="cm">/* VAP_ALT_NUM_VERTICES - only valid on r500 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_RV515</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_alt_nverts</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x43E4</span>:
		<span class="cm">/* SC_SCISSOR1 */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1FFF</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span> <span class="o">-=</span> <span class="mi">1440</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4E00</span>:
		<span class="cm">/* RB3D_CCTL */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="cm">/* CMASK_ENABLE */</span>
		    <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">cmask_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid RB3D_CCTL: Cannot enable CMASK.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_cb</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4E38</span>:
	<span class="k">case</span> <span class="mh">0x4E3C</span>:
	<span class="k">case</span> <span class="mh">0x4E40</span>:
	<span class="k">case</span> <span class="mh">0x4E44</span>:
		<span class="cm">/* RB3D_COLORPITCH0 */</span>
		<span class="cm">/* RB3D_COLORPITCH1 */</span>
		<span class="cm">/* RB3D_COLORPITCH2 */</span>
		<span class="cm">/* RB3D_COLORPITCH3 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">cs_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_CS_KEEP_TILING_FLAGS</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_COLOR_TILE_ENABLE</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_COLOR_MICROTILE_ENABLE</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO_SQUARE</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_COLOR_MICROTILE_SQUARE_ENABLE</span><span class="p">;</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">tile_flags</span><span class="p">;</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="mh">0x4E38</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x3FFE</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">9</span>:
		<span class="k">case</span> <span class="mi">11</span>:
		<span class="k">case</span> <span class="mi">12</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">case</span> <span class="mi">13</span>:
		<span class="k">case</span> <span class="mi">15</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid color buffer format (%d)!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">));</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Pass through. */</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">10</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid color buffer format (%d) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">));</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4F00</span>:
		<span class="cm">/* ZB_CNTL */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">z_enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">z_enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4F10</span>:
		<span class="cm">/* ZB_FORMAT */</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid z buffer format (%d) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">));</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4F24</span>:
		<span class="cm">/* ZB_DEPTHPITCH */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">cs_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_CS_KEEP_TILING_FLAGS</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_DEPTHMACROTILE_ENABLE</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_DEPTHMICROTILE_TILED</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO_SQUARE</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">R300_DEPTHMICROTILE_TILED_SQUARE</span><span class="p">;</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">tile_flags</span><span class="p">;</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x3FFC</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4104</span>:
		<span class="cm">/* TX_ENABLE */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bool</span> <span class="n">enabled</span><span class="p">;</span>

			<span class="n">enabled</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">));</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="n">enabled</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x44C0</span>:
	<span class="k">case</span> <span class="mh">0x44C4</span>:
	<span class="k">case</span> <span class="mh">0x44C8</span>:
	<span class="k">case</span> <span class="mh">0x44CC</span>:
	<span class="k">case</span> <span class="mh">0x44D0</span>:
	<span class="k">case</span> <span class="mh">0x44D4</span>:
	<span class="k">case</span> <span class="mh">0x44D8</span>:
	<span class="k">case</span> <span class="mh">0x44DC</span>:
	<span class="k">case</span> <span class="mh">0x44E0</span>:
	<span class="k">case</span> <span class="mh">0x44E4</span>:
	<span class="k">case</span> <span class="mh">0x44E8</span>:
	<span class="k">case</span> <span class="mh">0x44EC</span>:
	<span class="k">case</span> <span class="mh">0x44F0</span>:
	<span class="k">case</span> <span class="mh">0x44F4</span>:
	<span class="k">case</span> <span class="mh">0x44F8</span>:
	<span class="k">case</span> <span class="mh">0x44FC</span>:
		<span class="cm">/* TX_FORMAT1_[0-15] */</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="mh">0x44C0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tex_coord_type</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_X8</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Y4X4</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Z3Y3X2</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_X16</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_FL_I16</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Y8X8</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Z5Y6X5</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Z6Y5X5</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_W4Z4Y4X4</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_W1Z5Y5X5</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_D3DMFT_CxV8U8</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_B8G8_B8G8</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_G8R8_G8B8</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Y16X16</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_FL_I16A16</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Z11Y11X10</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_Z10Y11X11</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_W8Z8Y8X8</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_W2Z10Y10X10</span>:
		<span class="k">case</span> <span class="mh">0x17</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_FL_I32</span>:
		<span class="k">case</span> <span class="mh">0x1e</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_W16Z16Y16X16</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_FL_R16G16B16A16</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_FL_I32A32</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_FL_R32G32B32A32</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_DXT1</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_DXT1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_ATI2N</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_R420</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid texture format %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">));</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* The same rules apply as for DXT3/5. */</span>
			<span class="cm">/* Pass through. */</span>
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_DXT3</span>:
		<span class="k">case</span> <span class="n">R300_TX_FORMAT_DXT5</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_DXT35</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid texture format %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">));</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4400</span>:
	<span class="k">case</span> <span class="mh">0x4404</span>:
	<span class="k">case</span> <span class="mh">0x4408</span>:
	<span class="k">case</span> <span class="mh">0x440C</span>:
	<span class="k">case</span> <span class="mh">0x4410</span>:
	<span class="k">case</span> <span class="mh">0x4414</span>:
	<span class="k">case</span> <span class="mh">0x4418</span>:
	<span class="k">case</span> <span class="mh">0x441C</span>:
	<span class="k">case</span> <span class="mh">0x4420</span>:
	<span class="k">case</span> <span class="mh">0x4424</span>:
	<span class="k">case</span> <span class="mh">0x4428</span>:
	<span class="k">case</span> <span class="mh">0x442C</span>:
	<span class="k">case</span> <span class="mh">0x4430</span>:
	<span class="k">case</span> <span class="mh">0x4434</span>:
	<span class="k">case</span> <span class="mh">0x4438</span>:
	<span class="k">case</span> <span class="mh">0x443C</span>:
		<span class="cm">/* TX_FILTER0_[0-15] */</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="mh">0x4400</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">roundup_w</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">roundup_h</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4500</span>:
	<span class="k">case</span> <span class="mh">0x4504</span>:
	<span class="k">case</span> <span class="mh">0x4508</span>:
	<span class="k">case</span> <span class="mh">0x450C</span>:
	<span class="k">case</span> <span class="mh">0x4510</span>:
	<span class="k">case</span> <span class="mh">0x4514</span>:
	<span class="k">case</span> <span class="mh">0x4518</span>:
	<span class="k">case</span> <span class="mh">0x451C</span>:
	<span class="k">case</span> <span class="mh">0x4520</span>:
	<span class="k">case</span> <span class="mh">0x4524</span>:
	<span class="k">case</span> <span class="mh">0x4528</span>:
	<span class="k">case</span> <span class="mh">0x452C</span>:
	<span class="k">case</span> <span class="mh">0x4530</span>:
	<span class="k">case</span> <span class="mh">0x4534</span>:
	<span class="k">case</span> <span class="mh">0x4538</span>:
	<span class="k">case</span> <span class="mh">0x453C</span>:
		<span class="cm">/* TX_FORMAT2_[0-15] */</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="mh">0x4500</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x3FFF</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">width_11</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">height_11</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

			<span class="cm">/* ATI1N */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/* The same rules apply as for DXT1. */</span>
				<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span>
					<span class="n">R100_TRACK_COMP_DXT1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Forbidden bit TXFORMAT_MSB</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4480</span>:
	<span class="k">case</span> <span class="mh">0x4484</span>:
	<span class="k">case</span> <span class="mh">0x4488</span>:
	<span class="k">case</span> <span class="mh">0x448C</span>:
	<span class="k">case</span> <span class="mh">0x4490</span>:
	<span class="k">case</span> <span class="mh">0x4494</span>:
	<span class="k">case</span> <span class="mh">0x4498</span>:
	<span class="k">case</span> <span class="mh">0x449C</span>:
	<span class="k">case</span> <span class="mh">0x44A0</span>:
	<span class="k">case</span> <span class="mh">0x44A4</span>:
	<span class="k">case</span> <span class="mh">0x44A8</span>:
	<span class="k">case</span> <span class="mh">0x44AC</span>:
	<span class="k">case</span> <span class="mh">0x44B0</span>:
	<span class="k">case</span> <span class="mh">0x44B4</span>:
	<span class="k">case</span> <span class="mh">0x44B8</span>:
	<span class="k">case</span> <span class="mh">0x44BC</span>:
		<span class="cm">/* TX_FORMAT0_[0-15] */</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="mh">0x4480</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x7FF</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7FF</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">num_levels</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">use_pitch</span> <span class="o">=</span> <span class="o">!!</span><span class="n">tmp</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">txdepth</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_ZB_ZPASS_ADDR</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4e0c</span>:
		<span class="cm">/* RB3D_COLOR_CHANNEL_MASK */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">color_channel_mask</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x43a4</span>:
		<span class="cm">/* SC_HYPERZ_EN */</span>
		<span class="cm">/* r300c emits this register - we need to disable hyperz for it</span>
<span class="cm">		 * without complaining */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hyperz_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
				<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4f1c</span>:
		<span class="cm">/* ZB_BW_CNTL */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_cb_clear</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">));</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hyperz_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">R300_HIZ_ENABLE</span> <span class="o">|</span>
					 <span class="n">R300_RD_COMP_ENABLE</span> <span class="o">|</span>
					 <span class="n">R300_WR_COMP_ENABLE</span> <span class="o">|</span>
					 <span class="n">R300_FAST_FILL_ENABLE</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4e04</span>:
		<span class="cm">/* RB3D_BLENDCNTL */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">blend_read_enable</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_RB3D_AARESOLVE_OFFSET</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_RB3D_AARESOLVE_PITCH</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x3FFE</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_RB3D_AARESOLVE_CTL</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aaresolve</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4f30</span>: <span class="cm">/* ZB_MASK_OFFSET */</span>
	<span class="k">case</span> <span class="mh">0x4f34</span>: <span class="cm">/* ZB_ZMASK_PITCH */</span>
	<span class="k">case</span> <span class="mh">0x4f44</span>: <span class="cm">/* ZB_HIZ_OFFSET */</span>
	<span class="k">case</span> <span class="mh">0x4f54</span>: <span class="cm">/* ZB_HIZ_PITCH */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hyperz_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4028</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hyperz_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="cm">/* GB_Z_PEQ_CONFIG */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV350</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4be8</span>:
		<span class="cm">/* valid register only on RV530 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV530</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* fallthrough do not move */</span>
	<span class="nl">default:</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">fail:</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Forbidden register 0x%04X in cs at %d (val=%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">reg</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">idx_value</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r300_packet3_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">*</span><span class="n">reloc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">track</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span><span class="p">;</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_LOAD_VBPNTR</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_packet3_load_vbpntr</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_INDX_BUFFER</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for packet3 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check_pkt3_indx_buffer</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* Draw packet */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_IMMD</span>:
		<span class="cm">/* Number of dwords is vtx_size * (num_vertices - 1)</span>
<span class="cm">		 * PRIM_WALK must be equal to 3 vertex data in embedded</span>
<span class="cm">		 * in cmd stream */</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;PRIM_WALK must be 3 for IMMD draw</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_IMMD_2</span>:
		<span class="cm">/* Number of dwords is vtx_size * (num_vertices - 1)</span>
<span class="cm">		 * PRIM_WALK must be equal to 3 vertex data in embedded</span>
<span class="cm">		 * in cmd stream */</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;PRIM_WALK must be 3 for IMMD draw</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_VBUF</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_VBUF_2</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_INDX</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_INDX_2</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_CLEAR_HIZ</span>:
	<span class="k">case</span> <span class="n">PACKET3_3D_CLEAR_ZMASK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hyperz_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_CLEAR_CMASK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">cmask_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_NOP</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Packet3 opcode %x not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r300_cs_parse</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="n">pkt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">track</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">track</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">track</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">r100_cs_track_clear</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span> <span class="o">=</span> <span class="n">track</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+=</span> <span class="n">pkt</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PACKET_TYPE0</span>:
			<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_parse_packet0</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">,</span>
						  <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm</span><span class="p">,</span>
						  <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm_size</span><span class="p">,</span>
						  <span class="o">&amp;</span><span class="n">r300_packet0_check</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PACKET_TYPE2</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PACKET_TYPE3</span>:
			<span class="n">r</span> <span class="o">=</span> <span class="n">r300_packet3_check</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown packet type %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="p">.</span><span class="n">type</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">chunks</span><span class="p">[</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunk_ib_idx</span><span class="p">].</span><span class="n">length_dw</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_set_reg_safe</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm</span> <span class="o">=</span> <span class="n">r300_reg_safe_bm</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">r300_reg_safe_bm</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">r100_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_debugfs_mc_info_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to create r100_mc debugfs file.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Stops all mc clients */</span>
	<span class="n">r100_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00014C_MC_AGP_LOCATION</span><span class="p">,</span>
			<span class="n">S_00014C_MC_AGP_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_00014C_MC_AGP_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000170_AGP_BASE</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00015C_AGP_BASE_2</span><span class="p">,</span>
			<span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00014C_MC_AGP_LOCATION</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000170_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00015C_AGP_BASE_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Wait for mc idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r300_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Failed to wait MC idle before programming MC.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Program MC, should be a 32bits limited address space */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000148_MC_FB_LOCATION</span><span class="p">,</span>
		<span class="n">S_000148_MC_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">S_000148_MC_FB_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">r100_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_clock_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_dynclks</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">radeon_dynclks</span><span class="p">)</span>
		<span class="n">radeon_legacy_set_clock_gating</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* We need to force on some of the block */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R_00000D_SCLK_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_00000D_FORCE_CP</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_00000D_FORCE_VIP</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV350</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV380</span><span class="p">))</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_00000D_FORCE_VAP</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R_00000D_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r300_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* set common regs */</span>
	<span class="n">r100_set_common_regs</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* program mc */</span>
	<span class="n">r300_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock */</span>
	<span class="n">r300_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GPU configuration (# pipes, ...) */</span>
	<span class="n">r300_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GART (initialize after TTM so we can allocate</span>
<span class="cm">	 * memory through TTM but finalize after TTM) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">rv370_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV350</span><span class="p">)</span>
		<span class="n">r100_enable_bm</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_pci_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r100_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="cm">/* 1M ring buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r300_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Make sur GART are not working */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">rv370_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
		<span class="n">r100_pci_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock before doing reset */</span>
	<span class="n">r300_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* post */</span>
	<span class="n">radeon_combios_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* Resume clock after posting */</span>
	<span class="n">r300_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r300_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r300_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_cp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">rv370_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
		<span class="n">r100_pci_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r300_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">rv370_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
		<span class="n">r100_pci_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r300_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Disable VGA */</span>
	<span class="n">r100_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">radeon_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* TODO: disable VGA need to use VGA request */</span>
	<span class="cm">/* restore some register to sane defaults */</span>
	<span class="n">r100_restore_sanity</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* BIOS*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting combios for RS400/RS480 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_combios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* check if cards are posted or not */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_boot_test_post_card</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="cm">/* Set asic errata */</span>
	<span class="n">r300_errata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* initialize AGP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_agp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* initialize memory controller */</span>
	<span class="n">r300_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">rv370_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_pci_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r300_set_reg_safe</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r300_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Somethings want wront with the accel init stop accel */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
			<span class="n">rv370_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
			<span class="n">r100_pci_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
