INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/doguk/Desktop/udemy fpga vhdl/Mealy_FSM/Mealy_FSM.srcs/sim_1/new/mealy_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mealy_tb'
