<stg><name>dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult></name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:1  %w_index30 = phi i8 [ 0, %entry ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="w_index30"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:2  %in_index_0_i_i29 = phi i32 [ 0, %entry ], [ %select_ln148, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="in_index_0_i_i29"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:3  %zext_ln133 = zext i8 %w_index30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:4  %outidx_addr = getelementptr [144 x i2]* @outidx, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="outidx_addr"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i2* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:6  %trunc_ln139 = trunc i32 %in_index_0_i_i29 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop_begin:7  %w_index = add i8 1, %w_index30

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0">
<![CDATA[
ReuseLoop_begin:8  switch i6 %trunc_ln139, label %case35.i.i [
    i6 0, label %case0.i.i
    i6 1, label %case1.i.i
    i6 2, label %case2.i.i
    i6 3, label %case3.i.i
    i6 4, label %case4.i.i
    i6 5, label %case5.i.i
    i6 6, label %case6.i.i
    i6 7, label %case7.i.i
    i6 8, label %case8.i.i
    i6 9, label %case9.i.i
    i6 10, label %case10.i.i
    i6 11, label %case11.i.i
    i6 12, label %case12.i.i
    i6 13, label %case13.i.i
    i6 14, label %case14.i.i
    i6 15, label %case15.i.i
    i6 16, label %case16.i.i
    i6 17, label %case17.i.i
    i6 18, label %case18.i.i
    i6 19, label %case19.i.i
    i6 20, label %case20.i.i
    i6 21, label %case21.i.i
    i6 22, label %case22.i.i
    i6 23, label %case23.i.i
    i6 24, label %case24.i.i
    i6 25, label %case25.i.i
    i6 26, label %case26.i.i
    i6 27, label %case27.i.i
    i6 28, label %case28.i.i
    i6 29, label %case29.i.i
    i6 30, label %case30.i.i
    i6 31, label %case31.i.i
    i6 -32, label %case32.i.i
    i6 -31, label %case33.i.i
    i6 -30, label %case34.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
case34.i.i:0  %kernel_data_V_1_34_load = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
case34.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
case33.i.i:0  %kernel_data_V_1_33_load = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
case33.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
case32.i.i:0  %kernel_data_V_1_32_load = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
case32.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
case31.i.i:0  %kernel_data_V_1_31_load = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
case31.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
case30.i.i:0  %kernel_data_V_1_30_load = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
case30.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
case29.i.i:0  %kernel_data_V_1_29_load = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
case29.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
case28.i.i:0  %kernel_data_V_1_28_load = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
case28.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16">
<![CDATA[
case27.i.i:0  %kernel_data_V_1_27_load = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
case27.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
case26.i.i:0  %kernel_data_V_1_26_load = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
case26.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
case25.i.i:0  %kernel_data_V_1_25_load = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
case25.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
case24.i.i:0  %kernel_data_V_1_24_load = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
case24.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
case23.i.i:0  %kernel_data_V_1_23_load = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
case23.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
case22.i.i:0  %kernel_data_V_1_22_load = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
case22.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
case21.i.i:0  %kernel_data_V_1_21_load = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
case21.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16">
<![CDATA[
case20.i.i:0  %kernel_data_V_1_20_load = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
case20.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
case19.i.i:0  %kernel_data_V_1_19_load = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
case19.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
case18.i.i:0  %kernel_data_V_1_18_load = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
case18.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
case17.i.i:0  %kernel_data_V_1_17_load = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
case17.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
case16.i.i:0  %kernel_data_V_1_16_load = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
case16.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
case15.i.i:0  %kernel_data_V_1_15_load = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
case15.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
case14.i.i:0  %kernel_data_V_1_14_load = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
case14.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
case13.i.i:0  %kernel_data_V_1_13_load = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
case13.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
case12.i.i:0  %kernel_data_V_1_12_load = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
case12.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
case11.i.i:0  %kernel_data_V_1_11_load = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
case11.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
case10.i.i:0  %kernel_data_V_1_10_load = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
case10.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
case9.i.i:0  %kernel_data_V_1_9_load = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
case9.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
case8.i.i:0  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
case8.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
case7.i.i:0  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
case7.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
case6.i.i:0  %kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
case6.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
case5.i.i:0  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
case5.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
case4.i.i:0  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
case4.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
case3.i.i:0  %kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
case3.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
case2.i.i:0  %kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
case2.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
case1.i.i:0  %kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
case1.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
case0.i.i:0  %kernel_data_V_1_0_load = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
case0.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-2"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-3"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-4"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-5"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-6"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-9"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-10"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-11"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-12"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-13"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-14"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-15"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-16"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-17"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-18"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-19"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-20"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-21"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-22"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-23"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-24"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-25"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-26"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-27"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-28"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
case35.i.i:0  %kernel_data_V_1_35_load = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-2"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-3"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-4"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-5"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-6"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-9"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-10"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-11"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-12"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-13"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-14"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-15"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-16"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-17"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-18"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-19"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-20"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-21"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-22"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-23"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-24"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-25"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-26"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-27"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-28"/>
</and_exp><and_exp><literal name="trunc_ln139" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
case35.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:1  %w6_V_addr = getelementptr [144 x i6]* @w6_V, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="w6_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="8">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:2  %w6_V_load = load i6* %w6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w6_V_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:8  %in_index = add nsw i32 %in_index_0_i_i29, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:9  %icmp_ln148 = icmp sgt i32 %in_index, 35

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:10  %select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop_end:12  %icmp_ln129 = icmp eq i8 %w_index30, -113

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:9  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i2* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0" op_36_bw="16" op_37_bw="0" op_38_bw="16" op_39_bw="0" op_40_bw="16" op_41_bw="0" op_42_bw="16" op_43_bw="0" op_44_bw="16" op_45_bw="0" op_46_bw="16" op_47_bw="0" op_48_bw="16" op_49_bw="0" op_50_bw="16" op_51_bw="0" op_52_bw="16" op_53_bw="0" op_54_bw="16" op_55_bw="0" op_56_bw="16" op_57_bw="0" op_58_bw="16" op_59_bw="0" op_60_bw="16" op_61_bw="0" op_62_bw="16" op_63_bw="0" op_64_bw="16" op_65_bw="0" op_66_bw="16" op_67_bw="0" op_68_bw="16" op_69_bw="0" op_70_bw="16" op_71_bw="0">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:0  %UnifiedRetVal_i_i = phi i16 [ %kernel_data_V_1_0_load, %case0.i.i ], [ %kernel_data_V_1_1_load, %case1.i.i ], [ %kernel_data_V_1_2_load, %case2.i.i ], [ %kernel_data_V_1_3_load, %case3.i.i ], [ %kernel_data_V_1_4_load, %case4.i.i ], [ %kernel_data_V_1_5_load, %case5.i.i ], [ %kernel_data_V_1_6_load, %case6.i.i ], [ %kernel_data_V_1_7_load, %case7.i.i ], [ %kernel_data_V_1_8_load, %case8.i.i ], [ %kernel_data_V_1_9_load, %case9.i.i ], [ %kernel_data_V_1_10_load, %case10.i.i ], [ %kernel_data_V_1_11_load, %case11.i.i ], [ %kernel_data_V_1_12_load, %case12.i.i ], [ %kernel_data_V_1_13_load, %case13.i.i ], [ %kernel_data_V_1_14_load, %case14.i.i ], [ %kernel_data_V_1_15_load, %case15.i.i ], [ %kernel_data_V_1_16_load, %case16.i.i ], [ %kernel_data_V_1_17_load, %case17.i.i ], [ %kernel_data_V_1_18_load, %case18.i.i ], [ %kernel_data_V_1_19_load, %case19.i.i ], [ %kernel_data_V_1_20_load, %case20.i.i ], [ %kernel_data_V_1_21_load, %case21.i.i ], [ %kernel_data_V_1_22_load, %case22.i.i ], [ %kernel_data_V_1_23_load, %case23.i.i ], [ %kernel_data_V_1_24_load, %case24.i.i ], [ %kernel_data_V_1_25_load, %case25.i.i ], [ %kernel_data_V_1_26_load, %case26.i.i ], [ %kernel_data_V_1_27_load, %case27.i.i ], [ %kernel_data_V_1_28_load, %case28.i.i ], [ %kernel_data_V_1_29_load, %case29.i.i ], [ %kernel_data_V_1_30_load, %case30.i.i ], [ %kernel_data_V_1_31_load, %case31.i.i ], [ %kernel_data_V_1_32_load, %case32.i.i ], [ %kernel_data_V_1_33_load, %case33.i.i ], [ %kernel_data_V_1_34_load, %case34.i.i ], [ %kernel_data_V_1_35_load, %case35.i.i ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="8">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:2  %w6_V_load = load i6* %w6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w6_V_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="16">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:3  %sext_ln728_13 = sext i16 %UnifiedRetVal_i_i to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="21" op_0_bw="6">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:4  %sext_ln728_14 = sext i6 %w6_V_load to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:5  %mul_ln728 = mul i21 %sext_ln728_14, %sext_ln728_13

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %entry ], [ false, %ReuseLoop_end ], [ true, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:3  %p_Val2_19_0_i28 = phi i32 [ -2048, %entry ], [ %p_Val2_19_01_i, %ReuseLoop_end ], [ -2048, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_i28"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:4  %p_Val2_19_1_i26 = phi i32 [ 2048, %entry ], [ %p_Val2_19_13_i, %ReuseLoop_end ], [ 2048, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_i26"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:5  %p_Val2_19_2_i24 = phi i32 [ -6144, %entry ], [ %p_Val2_19_25_i, %ReuseLoop_end ], [ -6144, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_2_i24"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:6  %p_Val2_19_3_i22 = phi i32 [ 0, %entry ], [ %p_Val2_19_37_i, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_3_i22"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:7  %acc_0_V_020 = phi i32 [ -2048, %entry ], [ %acc_0_V_1, %ReuseLoop_end ], [ -2048, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="acc_0_V_020"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:8  %acc_1_V_019 = phi i32 [ 2048, %entry ], [ %acc_1_V_1, %ReuseLoop_end ], [ 2048, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="acc_1_V_019"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:9  %acc_2_V_018 = phi i32 [ -6144, %entry ], [ %acc_2_V_1, %ReuseLoop_end ], [ -6144, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="acc_2_V_018"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:10  %acc_3_V_017 = phi i32 [ 0, %entry ], [ %acc_3_V_1, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" ]

]]></Node>
<StgValue><ssdm name="acc_3_V_017"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:11  br i1 %do_init, label %rewind_init, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:0  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="21" op_2_bw="1">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:6  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i21.i1(i21 %mul_ln728, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="22">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:7  %sext_ln728 = sext i22 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:8  %tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %acc_0_V_020, i32 %acc_1_V_019, i32 %acc_2_V_018, i32 %acc_3_V_017, i2 %out_index)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:9  %acc_0_V = add i32 %sext_ln728, %tmp

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:10  switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_3_V_1 = phi i32 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_2_V_1 = phi i32 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_1_V_1 = phi i32 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_0_V_1 = phi i32 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:4  %p_Val2_19_37_i = phi i32 [ %acc_0_V, %branch3.i ], [ %p_Val2_19_3_i22, %branch2.i ], [ %p_Val2_19_3_i22, %branch1.i ], [ %p_Val2_19_3_i22, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_37_i"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:5  %p_Val2_19_25_i = phi i32 [ %p_Val2_19_2_i24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %p_Val2_19_2_i24, %branch1.i ], [ %p_Val2_19_2_i24, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_25_i"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:6  %p_Val2_19_13_i = phi i32 [ %p_Val2_19_1_i26, %branch3.i ], [ %p_Val2_19_1_i26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %p_Val2_19_1_i26, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_13_i"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
ReuseLoop_end:7  %p_Val2_19_01_i = phi i32 [ %p_Val2_19_0_i28, %branch3.i ], [ %p_Val2_19_0_i28, %branch2.i ], [ %p_Val2_19_0_i28, %branch1.i ], [ %acc_0_V, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_19_01_i"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str32, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:13  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:14  br i1 %icmp_ln129, label %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:0  %res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_19_01_i, i32 6, i32 21)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:1  %res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_19_13_i, i32 6, i32 21)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:2  %res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_19_25_i, i32 6, i32 21)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:3  %res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_19_37_i, i32 6, i32 21)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:4  %mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:5  %mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %res_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:6  %mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %res_2_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:7  %mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %res_3_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit:8  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)

]]></Node>
<StgValue><ssdm name="return_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
