<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › omap-wakeupgen.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>omap-wakeupgen.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP WakeupGen Source file</span>
<span class="cm"> *</span>
<span class="cm"> * OMAP WakeupGen is the interrupt controller extension used along</span>
<span class="cm"> * with ARM GIC to wake the CPU out from low power states on</span>
<span class="cm"> * external interrupts. It is responsible for generating wakeup</span>
<span class="cm"> * event from the incoming interrupts and enable bits. It is</span>
<span class="cm"> * implemented in MPU always ON power domain. During normal operation,</span>
<span class="cm"> * WakeupGen delivers external interrupts directly to the GIC.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011 Texas Instruments, Inc.</span>
<span class="cm"> *	Santosh Shilimkar &lt;santosh.shilimkar@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>
<span class="cp">#include &lt;linux/notifier.h&gt;</span>
<span class="cp">#include &lt;linux/cpu_pm.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>

<span class="cp">#include &lt;mach/omap-wakeupgen.h&gt;</span>
<span class="cp">#include &lt;mach/omap-secure.h&gt;</span>

<span class="cp">#include &quot;omap4-sar-layout.h&quot;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define NR_REG_BANKS		4</span>
<span class="cp">#define MAX_IRQS		128</span>
<span class="cp">#define WKG_MASK_ALL		0x00000000</span>
<span class="cp">#define WKG_UNMASK_ALL		0xffffffff</span>
<span class="cp">#define CPU_ENA_OFFSET		0x400</span>
<span class="cp">#define CPU0_ID			0x0</span>
<span class="cp">#define CPU1_ID			0x1</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">wakeupgen_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sar_base</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">wakeupgen_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_target_cpu</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * Static helper functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">wakeupgen_readl</span><span class="p">(</span><span class="n">u8</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_WKG_ENB_A_0</span> <span class="o">+</span>
				<span class="p">(</span><span class="n">cpu</span> <span class="o">*</span> <span class="n">CPU_ENA_OFFSET</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">wakeupgen_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_WKG_ENB_A_0</span> <span class="o">+</span>
				<span class="p">(</span><span class="n">cpu</span> <span class="o">*</span> <span class="n">CPU_ENA_OFFSET</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sar_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">+</span> <span class="p">(</span><span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">_wakeupgen_get_irq_info</span><span class="p">(</span><span class="n">u32</span> <span class="n">irq</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">bit_posn</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">reg_index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">spi_irq</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * PPIs and SGIs are not supported.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">OMAP44XX_IRQ_GIC_START</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Subtract the GIC offset.</span>
<span class="cm">	 */</span>
	<span class="n">spi_irq</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">-</span> <span class="n">OMAP44XX_IRQ_GIC_START</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi_irq</span> <span class="o">&gt;</span> <span class="n">MAX_IRQS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;omap wakeupGen: Invalid IRQ%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Each WakeupGen register controls 32 interrupt.</span>
<span class="cm">	 * i.e. 1 bit per SPI IRQ</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">reg_index</span> <span class="o">=</span> <span class="n">spi_irq</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
	<span class="o">*</span><span class="n">bit_posn</span> <span class="o">=</span> <span class="n">spi_irq</span> <span class="o">%=</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_wakeupgen_clear</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">bit_number</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">_wakeupgen_get_irq_info</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bit_number</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">wakeupgen_readl</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">bit_number</span><span class="p">);</span>
	<span class="n">wakeupgen_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_wakeupgen_set</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">bit_number</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">_wakeupgen_get_irq_info</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bit_number</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">wakeupgen_readl</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">bit_number</span><span class="p">);</span>
	<span class="n">wakeupgen_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Architecture specific Mask extension</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">wakeupgen_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wakeupgen_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">_wakeupgen_clear</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_target_cpu</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">]);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wakeupgen_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Architecture specific Unmask extension</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">wakeupgen_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wakeupgen_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">_wakeupgen_set</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_target_cpu</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">]);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wakeupgen_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_HOTPLUG_CPU</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="n">u32</span> <span class="p">[</span><span class="n">NR_REG_BANKS</span><span class="p">],</span> <span class="n">irqmasks</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_wakeupgen_save_masks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_REG_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">irqmasks</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">wakeupgen_readl</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_wakeupgen_restore_masks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_REG_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">wakeupgen_writel</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">irqmasks</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)[</span><span class="n">i</span><span class="p">],</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_wakeupgen_set_all</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_REG_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">wakeupgen_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Mask or unmask all interrupts on given CPU.</span>
<span class="cm"> *	0 = Mask all interrupts on the &#39;cpu&#39;</span>
<span class="cm"> *	1 = Unmask all interrupts on the &#39;cpu&#39;</span>
<span class="cm"> * Ensure that the initial mask is maintained. This is faster than</span>
<span class="cm"> * iterating through GIC registers to arrive at the correct masks.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">wakeupgen_irqmask_all</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wakeupgen_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">set</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_wakeupgen_save_masks</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="n">_wakeupgen_set_all</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">WKG_MASK_ALL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">_wakeupgen_set_all</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">WKG_UNMASK_ALL</span><span class="p">);</span>
		<span class="n">_wakeupgen_restore_masks</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wakeupgen_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_CPU_PM</span>
<span class="cm">/*</span>
<span class="cm"> * Save WakeupGen interrupt context in SAR BANK3. Restore is done by</span>
<span class="cm"> * ROM code. WakeupGen IP is integrated along with GIC to manage the</span>
<span class="cm"> * interrupt wakeups from CPU low power states. It manages</span>
<span class="cm"> * masking/unmasking of Shared peripheral interrupts(SPI). So the</span>
<span class="cm"> * interrupt enable/disable control should be in sync and consistent</span>
<span class="cm"> * at WakeupGen and GIC so that interrupts are not lost.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">irq_save_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">omap_rev</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP4430_REV_ES1_0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sar_base</span><span class="p">)</span>
		<span class="n">sar_base</span> <span class="o">=</span> <span class="n">omap4_get_sar_ram_base</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_REG_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Save the CPUx interrupt mask for IRQ 0 to 127 */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">wakeupgen_readl</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">sar_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">WAKEUPGENENB_OFFSET_CPU0</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">wakeupgen_readl</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">sar_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">WAKEUPGENENB_OFFSET_CPU1</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Disable the secure interrupts for CPUx. The restore</span>
<span class="cm">		 * code blindly restores secure and non-secure interrupt</span>
<span class="cm">		 * masks from SAR RAM. Secure interrupts are not suppose</span>
<span class="cm">		 * to be enabled from HLOS. So overwrite the SAR location</span>
<span class="cm">		 * so that the secure interrupt remains disabled.</span>
<span class="cm">		 */</span>
		<span class="n">sar_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">WAKEUPGENENB_SECURE_OFFSET_CPU0</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">sar_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">WAKEUPGENENB_SECURE_OFFSET_CPU1</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Save AuxBoot* registers */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_AUX_CORE_BOOT_0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">AUXCOREBOOT0_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_AUX_CORE_BOOT_0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">AUXCOREBOOT1_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Save SyncReq generation logic */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_AUX_CORE_BOOT_0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">AUXCOREBOOT0_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_AUX_CORE_BOOT_0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">AUXCOREBOOT1_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Save SyncReq generation logic */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_PTMSYNCREQ_MASK</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">PTMSYNCREQ_MASK_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">wakeupgen_base</span> <span class="o">+</span> <span class="n">OMAP_PTMSYNCREQ_EN</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">PTMSYNCREQ_EN_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Set the Backup Bit Mask status */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">sar_base</span> <span class="o">+</span> <span class="n">SAR_BACKUP_STATUS_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SAR_BACKUP_STATUS_WAKEUPGEN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">SAR_BACKUP_STATUS_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clear WakeupGen SAR backup status.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">irq_sar_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">sar_base</span> <span class="o">+</span> <span class="n">SAR_BACKUP_STATUS_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SAR_BACKUP_STATUS_WAKEUPGEN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sar_base</span> <span class="o">+</span> <span class="n">SAR_BACKUP_STATUS_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Save GIC and Wakeupgen interrupt context using secure API</span>
<span class="cm"> * for HS/EMU devices.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">irq_save_secure_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">omap_secure_dispatcher</span><span class="p">(</span><span class="n">OMAP4_HAL_SAVEGIC_INDEX</span><span class="p">,</span>
				<span class="n">FLAG_START_CRITICAL</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="n">API_HAL_RET_VALUE_OK</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;GIC and Wakeupgen context save failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_HOTPLUG_CPU</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">irq_cpu_hotplug_notify</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">action</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">hcpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">hcpu</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">action</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_ONLINE</span>:
		<span class="n">wakeupgen_irqmask_all</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_DEAD</span>:
		<span class="n">wakeupgen_irqmask_all</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">__refdata</span> <span class="n">irq_hotplug_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">irq_cpu_hotplug_notify</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">irq_hotplug_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_hotcpu_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_hotplug_notifier</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">irq_hotplug_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_CPU_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">irq_notifier</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cmd</span><span class="p">,</span>	<span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_CLUSTER_PM_ENTER</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP2_DEVICE_TYPE_GP</span><span class="p">)</span>
			<span class="n">irq_save_context</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="n">irq_save_secure_context</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_CLUSTER_PM_EXIT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP2_DEVICE_TYPE_GP</span><span class="p">)</span>
			<span class="n">irq_sar_clear</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">irq_notifier_block</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">irq_notifier</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">irq_pm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cpu_pm_register_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_notifier_block</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">irq_pm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Initialise the wakeupgen module.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap_wakeupgen_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">boot_cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* Not supported on OMAP4 ES1.0 silicon */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap_rev</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP4430_REV_ES1_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;WakeupGen: Not supported on OMAP4430 ES1.0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Static mapping, never released */</span>
	<span class="n">wakeupgen_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">OMAP44XX_WKUPGEN_BASE</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">wakeupgen_base</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* Clear all IRQ bitmasks at wakeupGen level */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_REG_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wakeupgen_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">CPU0_ID</span><span class="p">);</span>
		<span class="n">wakeupgen_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">CPU1_ID</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Override GIC architecture specific functions to add</span>
<span class="cm">	 * OMAP WakeupGen interrupt controller along with GIC</span>
<span class="cm">	 */</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">wakeupgen_mask</span><span class="p">;</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">wakeupgen_unmask</span><span class="p">;</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQCHIP_MASK_ON_SUSPEND</span> <span class="o">|</span> <span class="n">IRQCHIP_SKIP_SET_WAKE</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * FIXME: Add support to set_smp_affinity() once the core</span>
<span class="cm">	 * GIC code has necessary hooks in place.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Associate all the IRQs to boot CPU like GIC init does. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_target_cpu</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">boot_cpu</span><span class="p">;</span>

	<span class="n">irq_hotplug_init</span><span class="p">();</span>
	<span class="n">irq_pm_init</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
