{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 24 15:51:59 2015 " "Info: Processing started: Thu Sep 24 15:51:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SM_TESTER -c sm_tester --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SM_TESTER -c sm_tester --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "clkgen:inst6\|altpll:altpll_component\|_clk0 25.0 MHz 440.14 MHz " "Warning: PLL \"clkgen:inst6\|altpll:altpll_component\|_clk0\" input frequency requirement of 25.0 MHz overrides default required fmax of 440.14 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SIM:inst2\|CLOCK " "Info: Detected ripple clock \"SIM:inst2\|CLOCK\" as buffer" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 26 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIM:inst2\|CLOCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SIM:inst2\|CLOCK_SIM " "Info: Detected ripple clock \"SIM:inst2\|CLOCK_SIM\" as buffer" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIM:inst2\|CLOCK_SIM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 register SIM:inst2\|TEST_ADDRESS\[3\] memory SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|ram_block1a0~porta_address_reg3 15.88 ns " "Info: Slack time is 15.88 ns for clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" between source register \"SIM:inst2\|TEST_ADDRESS\[3\]\" and destination memory \"SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|ram_block1a0~porta_address_reg3\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "121.36 MHz 8.24 ns " "Info: Fmax is 121.36 MHz (period= 8.24 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.338 ns + Largest register memory " "Info: + Largest register to memory requirement is 17.338 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:inst6\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.642 ns " "Info: - Launch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:inst6\|altpll:altpll_component\|_clk0 40.000 ns 17.642 ns inverted 50 " "Info: Clock period of Source clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is 40.000 ns with inverted offset of 17.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.377 ns + Largest " "Info: + Largest clock skew is -2.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 destination 2.701 ns + Shortest memory " "Info: + Shortest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to destination memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.701 ns SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X52_Y23 5 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_voo1.tdf" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.47 % ) " "Info: Total cell delay = 0.661 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 75.53 % ) " "Info: Total interconnect delay = 2.040 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 source 5.078 ns - Longest register " "Info: - Longest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to source register is 5.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns SIM:inst2\|CLOCK_SIM 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2\|CLOCK_SIM'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 3.545 ns SIM:inst2\|CLOCK_SIM~clkctrl 4 COMB CLKCTRL_G4 127 " "Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2\|CLOCK_SIM~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.078 ns SIM:inst2\|TEST_ADDRESS\[3\] 5 REG LCFF_X51_Y23_N27 3 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.078 ns; Loc. = LCFF_X51_Y23_N27; Fanout = 3; REG Node = 'SIM:inst2\|TEST_ADDRESS\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[3] } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.07 % ) " "Info: Total cell delay = 1.324 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.754 ns ( 73.93 % ) " "Info: Total interconnect delay = 3.754 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_ADDRESS[3] {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_ADDRESS[3] {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_voo1.tdf" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_ADDRESS[3] {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.458 ns - Longest register memory " "Info: - Longest register to memory delay is 1.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SIM:inst2\|TEST_ADDRESS\[3\] 1 REG LCFF_X51_Y23_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y23_N27; Fanout = 3; REG Node = 'SIM:inst2\|TEST_ADDRESS\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM:inst2|TEST_ADDRESS[3] } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.142 ns) 1.458 ns SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X52_Y23 5 " "Info: 2: + IC(1.316 ns) + CELL(0.142 ns) = 1.458 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { SIM:inst2|TEST_ADDRESS[3] SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_voo1.tdf" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 9.74 % ) " "Info: Total cell delay = 0.142 ns ( 9.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 90.26 % ) " "Info: Total interconnect delay = 1.316 ns ( 90.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { SIM:inst2|TEST_ADDRESS[3] SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.458 ns" { SIM:inst2|TEST_ADDRESS[3] {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.316ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_ADDRESS[3] {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { SIM:inst2|TEST_ADDRESS[3] SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.458 ns" { SIM:inst2|TEST_ADDRESS[3] {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.316ns } { 0.000ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 memory SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|q_a\[2\] register SIM:inst2\|X0_LAST -1.507 ns " "Info: Minimum slack time is -1.507 ns for clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" between source memory \"SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|q_a\[2\]\" and destination register \"SIM:inst2\|X0_LAST\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.962 ns + Shortest memory register " "Info: + Shortest memory to register delay is 0.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|q_a\[2\] 1 MEM M4K_X52_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|q_a\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_voo1.tdf" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.149 ns) 0.878 ns SIM:inst2\|X0_LAST~feeder 2 COMB LCCOMB_X53_Y23_N0 1 " "Info: 2: + IC(0.641 ns) + CELL(0.149 ns) = 0.878 ns; Loc. = LCCOMB_X53_Y23_N0; Fanout = 1; COMB Node = 'SIM:inst2\|X0_LAST~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] SIM:inst2|X0_LAST~feeder } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.962 ns SIM:inst2\|X0_LAST 3 REG LCFF_X53_Y23_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.962 ns; Loc. = LCFF_X53_Y23_N1; Fanout = 4; REG Node = 'SIM:inst2\|X0_LAST'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SIM:inst2|X0_LAST~feeder SIM:inst2|X0_LAST } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.321 ns ( 33.37 % ) " "Info: Total cell delay = 0.321 ns ( 33.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.641 ns ( 66.63 % ) " "Info: Total interconnect delay = 0.641 ns ( 66.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] SIM:inst2|X0_LAST~feeder SIM:inst2|X0_LAST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.962 ns" { SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] {} SIM:inst2|X0_LAST~feeder {} SIM:inst2|X0_LAST {} } { 0.000ns 0.641ns 0.000ns } { 0.088ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.469 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 2.469 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:inst6\|altpll:altpll_component\|_clk0 40.000 ns 17.642 ns inverted 50 " "Info: Clock period of Destination clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is 40.000 ns with inverted offset of 17.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.642 ns " "Info: - Launch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:inst6\|altpll:altpll_component\|_clk0 40.000 ns 17.642 ns inverted 50 " "Info: Clock period of Source clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is 40.000 ns with inverted offset of 17.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.412 ns + Smallest " "Info: + Smallest clock skew is 2.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 destination 5.087 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to destination register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns SIM:inst2\|CLOCK_SIM 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2\|CLOCK_SIM'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 3.545 ns SIM:inst2\|CLOCK_SIM~clkctrl 4 COMB CLKCTRL_G4 127 " "Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2\|CLOCK_SIM~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.087 ns SIM:inst2\|X0_LAST 5 REG LCFF_X53_Y23_N1 4 " "Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 5.087 ns; Loc. = LCFF_X53_Y23_N1; Fanout = 4; REG Node = 'SIM:inst2\|X0_LAST'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|X0_LAST } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.03 % ) " "Info: Total cell delay = 1.324 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.763 ns ( 73.97 % ) " "Info: Total interconnect delay = 3.763 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|X0_LAST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|X0_LAST {} } { 0.000ns 1.091ns 1.035ns 0.632ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 source 2.675 ns - Shortest memory " "Info: - Shortest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to source memory is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.635 ns) 2.675 ns SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|q_a\[2\] 3 MEM M4K_X52_Y23 1 " "Info: 3: + IC(0.949 ns) + CELL(0.635 ns) = 2.675 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SIM:inst2\|altsyncram:vectors\|altsyncram_voo1:auto_generated\|q_a\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_voo1.tdf" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.74 % ) " "Info: Total cell delay = 0.635 ns ( 23.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 76.26 % ) " "Info: Total interconnect delay = 2.040 ns ( 76.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|X0_LAST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|X0_LAST {} } { 0.000ns 1.091ns 1.035ns 0.632ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_voo1.tdf" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|X0_LAST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|X0_LAST {} } { 0.000ns 1.091ns 1.035ns 0.632ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] SIM:inst2|X0_LAST~feeder SIM:inst2|X0_LAST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.962 ns" { SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] {} SIM:inst2|X0_LAST~feeder {} SIM:inst2|X0_LAST {} } { 0.000ns 0.641ns 0.000ns } { 0.088ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|X0_LAST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|X0_LAST {} } { 0.000ns 1.091ns 1.035ns 0.632ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "clkgen:inst6\|altpll:altpll_component\|_clk0 18 " "Warning: Can't achieve minimum setup and hold requirement clkgen:inst6\|altpll:altpll_component\|_clk0 along 18 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SIM:inst2\|TEST_ADDRESS\[0\] KEY\[1\] CLOCK_50 6.106 ns register " "Info: tsu for register \"SIM:inst2\|TEST_ADDRESS\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 6.106 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.862 ns + Longest pin register " "Info: + Longest pin to register delay is 8.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'KEY\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "sm_tester.bdf" "" { Schematic "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf" { { 424 -128 40 440 "KEY\[0\]" "" } { 440 -128 40 456 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.378 ns) 6.447 ns SIM:inst2\|DBUFFER\[6\]\[4\]~0 2 COMB LCCOMB_X56_Y23_N24 3 " "Info: 2: + IC(5.227 ns) + CELL(0.378 ns) = 6.447 ns; Loc. = LCCOMB_X56_Y23_N24; Fanout = 3; COMB Node = 'SIM:inst2\|DBUFFER\[6\]\[4\]~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.605 ns" { KEY[1] SIM:inst2|DBUFFER[6][4]~0 } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.398 ns) 7.536 ns SIM:inst2\|TEST_ADDRESS\[4\]~7 3 COMB LCCOMB_X55_Y23_N20 5 " "Info: 3: + IC(0.691 ns) + CELL(0.398 ns) = 7.536 ns; Loc. = LCCOMB_X55_Y23_N20; Fanout = 5; COMB Node = 'SIM:inst2\|TEST_ADDRESS\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { SIM:inst2|DBUFFER[6][4]~0 SIM:inst2|TEST_ADDRESS[4]~7 } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.660 ns) 8.862 ns SIM:inst2\|TEST_ADDRESS\[0\] 4 REG LCFF_X51_Y23_N21 3 " "Info: 4: + IC(0.666 ns) + CELL(0.660 ns) = 8.862 ns; Loc. = LCFF_X51_Y23_N21; Fanout = 3; REG Node = 'SIM:inst2\|TEST_ADDRESS\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { SIM:inst2|TEST_ADDRESS[4]~7 SIM:inst2|TEST_ADDRESS[0] } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 25.71 % ) " "Info: Total cell delay = 2.278 ns ( 25.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 74.29 % ) " "Info: Total interconnect delay = 6.584 ns ( 74.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.862 ns" { KEY[1] SIM:inst2|DBUFFER[6][4]~0 SIM:inst2|TEST_ADDRESS[4]~7 SIM:inst2|TEST_ADDRESS[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.862 ns" { KEY[1] {} KEY[1]~combout {} SIM:inst2|DBUFFER[6][4]~0 {} SIM:inst2|TEST_ADDRESS[4]~7 {} SIM:inst2|TEST_ADDRESS[0] {} } { 0.000ns 0.000ns 5.227ns 0.691ns 0.666ns } { 0.000ns 0.842ns 0.378ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 clkgen:inst6\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "sm_tester.bdf" "" { Schematic "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf" { { 64 -144 24 80 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 destination 5.078 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to destination register is 5.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns SIM:inst2\|CLOCK_SIM 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2\|CLOCK_SIM'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 3.545 ns SIM:inst2\|CLOCK_SIM~clkctrl 4 COMB CLKCTRL_G4 127 " "Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2\|CLOCK_SIM~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.078 ns SIM:inst2\|TEST_ADDRESS\[0\] 5 REG LCFF_X51_Y23_N21 3 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.078 ns; Loc. = LCFF_X51_Y23_N21; Fanout = 3; REG Node = 'SIM:inst2\|TEST_ADDRESS\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[0] } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.07 % ) " "Info: Total cell delay = 1.324 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.754 ns ( 73.93 % ) " "Info: Total interconnect delay = 3.754 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_ADDRESS[0] {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.862 ns" { KEY[1] SIM:inst2|DBUFFER[6][4]~0 SIM:inst2|TEST_ADDRESS[4]~7 SIM:inst2|TEST_ADDRESS[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.862 ns" { KEY[1] {} KEY[1]~combout {} SIM:inst2|DBUFFER[6][4]~0 {} SIM:inst2|TEST_ADDRESS[4]~7 {} SIM:inst2|TEST_ADDRESS[0] {} } { 0.000ns 0.000ns 5.227ns 0.691ns 0.666ns } { 0.000ns 0.842ns 0.378ns 0.398ns 0.660ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_ADDRESS[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_ADDRESS[0] {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] SIM:inst2\|TEST_FAILED 8.947 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through register \"SIM:inst2\|TEST_FAILED\" is 8.947 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 clkgen:inst6\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "sm_tester.bdf" "" { Schematic "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf" { { 64 -144 24 80 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 source 5.078 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to source register is 5.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns SIM:inst2\|CLOCK_SIM 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2\|CLOCK_SIM'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 3.545 ns SIM:inst2\|CLOCK_SIM~clkctrl 4 COMB CLKCTRL_G4 127 " "Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2\|CLOCK_SIM~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.078 ns SIM:inst2\|TEST_FAILED 5 REG LCFF_X51_Y23_N7 5 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.078 ns; Loc. = LCFF_X51_Y23_N7; Fanout = 5; REG Node = 'SIM:inst2\|TEST_FAILED'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_FAILED } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.07 % ) " "Info: Total cell delay = 1.324 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.754 ns ( 73.93 % ) " "Info: Total interconnect delay = 3.754 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_FAILED } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_FAILED {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.977 ns + Longest register pin " "Info: + Longest register to pin delay is 5.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SIM:inst2\|TEST_FAILED 1 REG LCFF_X51_Y23_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y23_N7; Fanout = 5; REG Node = 'SIM:inst2\|TEST_FAILED'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM:inst2|TEST_FAILED } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(2.818 ns) 5.977 ns LEDR\[0\] 2 PIN PIN_AE23 0 " "Info: 2: + IC(3.159 ns) + CELL(2.818 ns) = 5.977 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { SIM:inst2|TEST_FAILED LEDR[0] } "NODE_NAME" } } { "sm_tester.bdf" "" { Schematic "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf" { { 552 272 448 568 "LEDR\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 47.15 % ) " "Info: Total cell delay = 2.818 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.159 ns ( 52.85 % ) " "Info: Total interconnect delay = 3.159 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { SIM:inst2|TEST_FAILED LEDR[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { SIM:inst2|TEST_FAILED {} LEDR[0] {} } { 0.000ns 3.159ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|TEST_FAILED } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|TEST_FAILED {} } { 0.000ns 1.091ns 1.035ns 0.632ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { SIM:inst2|TEST_FAILED LEDR[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { SIM:inst2|TEST_FAILED {} LEDR[0] {} } { 0.000ns 3.159ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SIM:inst2\|state.WAITING0 KEY\[1\] CLOCK_50 -3.304 ns register " "Info: th for register \"SIM:inst2\|state.WAITING0\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is -3.304 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 clkgen:inst6\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "sm_tester.bdf" "" { Schematic "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf" { { 64 -144 24 80 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:inst6\|altpll:altpll_component\|_clk0 destination 5.090 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:inst6\|altpll:altpll_component\|_clk0\" to destination register is 5.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns SIM:inst2\|CLOCK_SIM 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2\|CLOCK_SIM'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 3.545 ns SIM:inst2\|CLOCK_SIM~clkctrl 4 COMB CLKCTRL_G4 127 " "Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2\|CLOCK_SIM~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 5.090 ns SIM:inst2\|state.WAITING0 5 REG LCFF_X56_Y23_N27 17 " "Info: 5: + IC(1.008 ns) + CELL(0.537 ns) = 5.090 ns; Loc. = LCFF_X56_Y23_N27; Fanout = 17; REG Node = 'SIM:inst2\|state.WAITING0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|state.WAITING0 } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.01 % ) " "Info: Total cell delay = 1.324 ns ( 26.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 73.99 % ) " "Info: Total interconnect delay = 3.766 ns ( 73.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|state.WAITING0 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|state.WAITING0 {} } { 0.000ns 1.091ns 1.035ns 0.632ns 1.008ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.302 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'KEY\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "sm_tester.bdf" "" { Schematic "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf" { { 424 -128 40 440 "KEY\[0\]" "" } { 440 -128 40 456 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.150 ns) 6.218 ns SIM:inst2\|state.WAITING0~0 2 COMB LCCOMB_X56_Y23_N26 1 " "Info: 2: + IC(5.226 ns) + CELL(0.150 ns) = 6.218 ns; Loc. = LCCOMB_X56_Y23_N26; Fanout = 1; COMB Node = 'SIM:inst2\|state.WAITING0~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { KEY[1] SIM:inst2|state.WAITING0~0 } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.302 ns SIM:inst2\|state.WAITING0 3 REG LCFF_X56_Y23_N27 17 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.302 ns; Loc. = LCFF_X56_Y23_N27; Fanout = 17; REG Node = 'SIM:inst2\|state.WAITING0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SIM:inst2|state.WAITING0~0 SIM:inst2|state.WAITING0 } "NODE_NAME" } } { "sim.vhd" "" { Text "//prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.07 % ) " "Info: Total cell delay = 1.076 ns ( 17.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 82.93 % ) " "Info: Total interconnect delay = 5.226 ns ( 82.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.302 ns" { KEY[1] SIM:inst2|state.WAITING0~0 SIM:inst2|state.WAITING0 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.302 ns" { KEY[1] {} KEY[1]~combout {} SIM:inst2|state.WAITING0~0 {} SIM:inst2|state.WAITING0 {} } { 0.000ns 0.000ns 5.226ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { clkgen:inst6|altpll:altpll_component|_clk0 clkgen:inst6|altpll:altpll_component|_clk0~clkctrl SIM:inst2|CLOCK_SIM SIM:inst2|CLOCK_SIM~clkctrl SIM:inst2|state.WAITING0 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { clkgen:inst6|altpll:altpll_component|_clk0 {} clkgen:inst6|altpll:altpll_component|_clk0~clkctrl {} SIM:inst2|CLOCK_SIM {} SIM:inst2|CLOCK_SIM~clkctrl {} SIM:inst2|state.WAITING0 {} } { 0.000ns 1.091ns 1.035ns 0.632ns 1.008ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.302 ns" { KEY[1] SIM:inst2|state.WAITING0~0 SIM:inst2|state.WAITING0 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.302 ns" { KEY[1] {} KEY[1]~combout {} SIM:inst2|state.WAITING0~0 {} SIM:inst2|state.WAITING0 {} } { 0.000ns 0.000ns 5.226ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 24 15:52:00 2015 " "Info: Processing ended: Thu Sep 24 15:52:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
