// Automatically generated from mcusdk/MIMXRT1052.h by make-mcuconst.py

{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC1), (mp_obj_t)&mpz_400c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC2), (mp_obj_t)&mpz_400c8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_ETC), (mp_obj_t)&mpz_403b0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ1), (mp_obj_t)&mpz_4007c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ2), (mp_obj_t)&mpz_4017c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ3), (mp_obj_t)&mpz_4027c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ4), (mp_obj_t)&mpz_4037c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AOI1), (mp_obj_t)&mpz_403b4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AOI2), (mp_obj_t)&mpz_403b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_BEE), (mp_obj_t)&mpz_403ec000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CAN1), (mp_obj_t)&mpz_401d0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CAN2), (mp_obj_t)&mpz_401d4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CCM), (mp_obj_t)&mpz_400fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CCM_ANALOG), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP1), (mp_obj_t)&mpz_40094000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP2), (mp_obj_t)&mpz_40094008 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP3), (mp_obj_t)&mpz_40094010 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP4), (mp_obj_t)&mpz_40094018 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CSI), (mp_obj_t)&mpz_402bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CSU), (mp_obj_t)&mpz_400dc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DCDC), (mp_obj_t)&mpz_40080000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DCP), (mp_obj_t)&mpz_402fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA0), (mp_obj_t)&mpz_400e8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMAMUX), (mp_obj_t)&mpz_400ec000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC1), (mp_obj_t)&mpz_403c8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC2), (mp_obj_t)&mpz_403cc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC3), (mp_obj_t)&mpz_403d0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC4), (mp_obj_t)&mpz_403d4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENET), (mp_obj_t)&mpz_402d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_EWM), (mp_obj_t)&mpz_400b4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXIO1), (mp_obj_t)&mpz_401ac000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXIO2), (mp_obj_t)&mpz_401b0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXRAM), (mp_obj_t)&mpz_400b0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXSPI), (mp_obj_t)&mpz_402a8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPC), (mp_obj_t)&mpz_400f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO1), (mp_obj_t)&mpz_401b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO2), (mp_obj_t)&mpz_401bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO3), (mp_obj_t)&mpz_401c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO4), (mp_obj_t)&mpz_401c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO5), (mp_obj_t)&mpz_400c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPT1), (mp_obj_t)&mpz_401ec000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPT2), (mp_obj_t)&mpz_401f0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SAI1), (mp_obj_t)&mpz_40384000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SAI2), (mp_obj_t)&mpz_40388000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SAI3), (mp_obj_t)&mpz_4038c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC), (mp_obj_t)&mpz_401f8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC_GPR), (mp_obj_t)&mpz_400ac000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC_SNVS), (mp_obj_t)&mpz_400a8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC_SNVS_GPR), (mp_obj_t)&mpz_400a4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_KPP), (mp_obj_t)&mpz_401fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LCDIF), (mp_obj_t)&mpz_402b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C1), (mp_obj_t)&mpz_403f0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C2), (mp_obj_t)&mpz_403f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C3), (mp_obj_t)&mpz_403f8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C4), (mp_obj_t)&mpz_403fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI1), (mp_obj_t)&mpz_40394000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI2), (mp_obj_t)&mpz_40398000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI3), (mp_obj_t)&mpz_4039c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI4), (mp_obj_t)&mpz_403a0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART1), (mp_obj_t)&mpz_40184000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART2), (mp_obj_t)&mpz_40188000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART3), (mp_obj_t)&mpz_4018c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART4), (mp_obj_t)&mpz_40190000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART5), (mp_obj_t)&mpz_40194000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART6), (mp_obj_t)&mpz_40198000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART7), (mp_obj_t)&mpz_4019c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART8), (mp_obj_t)&mpz_401a0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_OCOTP), (mp_obj_t)&mpz_401f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PGC), (mp_obj_t)&mpz_400f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PIT), (mp_obj_t)&mpz_40084000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PMU), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM1), (mp_obj_t)&mpz_403dc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM2), (mp_obj_t)&mpz_403e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM3), (mp_obj_t)&mpz_403e4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM4), (mp_obj_t)&mpz_403e8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PXP), (mp_obj_t)&mpz_402b4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ROMC), (mp_obj_t)&mpz_40180000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTWDOG), (mp_obj_t)&mpz_400bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SEMC), (mp_obj_t)&mpz_402f0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SNVS), (mp_obj_t)&mpz_400d4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPDIF), (mp_obj_t)&mpz_40380000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SRC), (mp_obj_t)&mpz_400f8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TEMPMON), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR1), (mp_obj_t)&mpz_401dc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR2), (mp_obj_t)&mpz_401e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR3), (mp_obj_t)&mpz_401e4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR4), (mp_obj_t)&mpz_401e8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TRNG), (mp_obj_t)&mpz_400cc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TSC), (mp_obj_t)&mpz_400e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB1), (mp_obj_t)&mpz_402e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB2), (mp_obj_t)&mpz_402e0200 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBNC1), (mp_obj_t)&mpz_402e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBNC2), (mp_obj_t)&mpz_402e0004 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBPHY1), (mp_obj_t)&mpz_400d9000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBPHY2), (mp_obj_t)&mpz_400da000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB_ANALOG), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USDHC1), (mp_obj_t)&mpz_402c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USDHC2), (mp_obj_t)&mpz_402c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_WDOG1), (mp_obj_t)&mpz_400b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_WDOG2), (mp_obj_t)&mpz_400d0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XBARA1), (mp_obj_t)&mpz_403bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XBARB2), (mp_obj_t)&mpz_403c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XBARB3), (mp_obj_t)&mpz_403c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XTALOSC24M), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC0), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC1), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC2), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC3), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC4), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC5), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC6), MP_OBJ_NEW_SMALL_INT(0x18) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC7), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HS), MP_OBJ_NEW_SMALL_INT(0x20) }, // 32-bits, Status register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R0), MP_OBJ_NEW_SMALL_INT(0x24) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R1), MP_OBJ_NEW_SMALL_INT(0x28) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R2), MP_OBJ_NEW_SMALL_INT(0x2c) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R3), MP_OBJ_NEW_SMALL_INT(0x30) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R4), MP_OBJ_NEW_SMALL_INT(0x34) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R5), MP_OBJ_NEW_SMALL_INT(0x38) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R6), MP_OBJ_NEW_SMALL_INT(0x3c) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R7), MP_OBJ_NEW_SMALL_INT(0x40) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CFG), MP_OBJ_NEW_SMALL_INT(0x44) }, // 32-bits, Configuration registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_GC), MP_OBJ_NEW_SMALL_INT(0x48) }, // 32-bits, General control registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_GS), MP_OBJ_NEW_SMALL_INT(0x4c) }, // 32-bits, General status registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CV), MP_OBJ_NEW_SMALL_INT(0x50) }, // 32-bits, Compare value registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_OFS), MP_OBJ_NEW_SMALL_INT(0x54) }, // 32-bits, Offset correction value registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CAL), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, Calibration value registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DR), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, GPIO data registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_GDIR), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, GPIO direction registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PSR), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, GPIO pad status registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_ICR1), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, GPIO interrupt configuration register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_ICR2), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, GPIO interrupt configuration register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_IMR), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, GPIO interrupt mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_ISR), MP_OBJ_NEW_SMALL_INT(0x18) }, // 32-bits, GPIO interrupt status registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_EDGE_SEL), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 32-bits, GPIO edge select registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_COMP1), MP_OBJ_NEW_SMALL_INT(0x0) }, // 16-bits, Timer Channel Compare Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_COMP2), MP_OBJ_NEW_SMALL_INT(0x2) }, // 16-bits, Timer Channel Compare Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_CAPT), MP_OBJ_NEW_SMALL_INT(0x4) }, // 16-bits, Timer Channel Capture Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_LOAD), MP_OBJ_NEW_SMALL_INT(0x6) }, // 16-bits, Timer Channel Load Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_HOLD), MP_OBJ_NEW_SMALL_INT(0x8) }, // 16-bits, Timer Channel Hold Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_CNTR), MP_OBJ_NEW_SMALL_INT(0xa) }, // 16-bits, Timer Channel Counter Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_CTRL), MP_OBJ_NEW_SMALL_INT(0xc) }, // 16-bits, Timer Channel Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_SCTRL), MP_OBJ_NEW_SMALL_INT(0xe) }, // 16-bits, Timer Channel Status and Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_CMPLD1), MP_OBJ_NEW_SMALL_INT(0x10) }, // 16-bits, Timer Channel Comparator Load Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_CMPLD2), MP_OBJ_NEW_SMALL_INT(0x12) }, // 16-bits, Timer Channel Comparator Load Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_CSCTRL), MP_OBJ_NEW_SMALL_INT(0x14) }, // 16-bits, Timer Channel Comparator Status and Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_FILT), MP_OBJ_NEW_SMALL_INT(0x16) }, // 16-bits, Timer Channel Input Filter Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_DMA), MP_OBJ_NEW_SMALL_INT(0x18) }, // 16-bits, Timer Channel DMA Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR_ENBL), MP_OBJ_NEW_SMALL_INT(0x1e) }, // 16-bits, Timer Channel Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CNT), MP_OBJ_NEW_SMALL_INT(0x0) }, // 16-bits, Counter Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_INIT), MP_OBJ_NEW_SMALL_INT(0x2) }, // 16-bits, Initial Count Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CTRL2), MP_OBJ_NEW_SMALL_INT(0x4) }, // 16-bits, Control 2 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CTRL), MP_OBJ_NEW_SMALL_INT(0x6) }, // 16-bits, Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_VAL0), MP_OBJ_NEW_SMALL_INT(0xa) }, // 16-bits, Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FRACVAL1), MP_OBJ_NEW_SMALL_INT(0xc) }, // 16-bits, Fractional Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_VAL1), MP_OBJ_NEW_SMALL_INT(0xe) }, // 16-bits, Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FRACVAL2), MP_OBJ_NEW_SMALL_INT(0x10) }, // 16-bits, Fractional Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_VAL2), MP_OBJ_NEW_SMALL_INT(0x12) }, // 16-bits, Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FRACVAL3), MP_OBJ_NEW_SMALL_INT(0x14) }, // 16-bits, Fractional Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_VAL3), MP_OBJ_NEW_SMALL_INT(0x16) }, // 16-bits, Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FRACVAL4), MP_OBJ_NEW_SMALL_INT(0x18) }, // 16-bits, Fractional Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_VAL4), MP_OBJ_NEW_SMALL_INT(0x1a) }, // 16-bits, Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FRACVAL5), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 16-bits, Fractional Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_VAL5), MP_OBJ_NEW_SMALL_INT(0x1e) }, // 16-bits, Value Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FRCTRL), MP_OBJ_NEW_SMALL_INT(0x20) }, // 16-bits, Fractional Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_OCTRL), MP_OBJ_NEW_SMALL_INT(0x22) }, // 16-bits, Output Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_STS), MP_OBJ_NEW_SMALL_INT(0x24) }, // 16-bits, Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_INTEN), MP_OBJ_NEW_SMALL_INT(0x26) }, // 16-bits, Interrupt Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_DMAEN), MP_OBJ_NEW_SMALL_INT(0x28) }, // 16-bits, DMA Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_TCTRL), MP_OBJ_NEW_SMALL_INT(0x2a) }, // 16-bits, Output Trigger Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_DISMAP0), MP_OBJ_NEW_SMALL_INT(0x2c) }, // 16-bits, Fault Disable Mapping Register 0..Fault Disable Mapping Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_DISMAP1), MP_OBJ_NEW_SMALL_INT(0x2e) }, // 16-bits, Fault Disable Mapping Register 0..Fault Disable Mapping Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_DTCNT0), MP_OBJ_NEW_SMALL_INT(0x30) }, // 16-bits, Deadtime Count Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_DTCNT1), MP_OBJ_NEW_SMALL_INT(0x32) }, // 16-bits, Deadtime Count Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CAPTCTRLA), MP_OBJ_NEW_SMALL_INT(0x34) }, // 16-bits, Capture Control A Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CAPTCOMPA), MP_OBJ_NEW_SMALL_INT(0x36) }, // 16-bits, Capture Compare A Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CAPTCTRLB), MP_OBJ_NEW_SMALL_INT(0x38) }, // 16-bits, Capture Control B Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CAPTCOMPB), MP_OBJ_NEW_SMALL_INT(0x3a) }, // 16-bits, Capture Compare B Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CAPTCTRLX), MP_OBJ_NEW_SMALL_INT(0x3c) }, // 16-bits, Capture Control X Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CAPTCOMPX), MP_OBJ_NEW_SMALL_INT(0x3e) }, // 16-bits, Capture Compare X Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL0), MP_OBJ_NEW_SMALL_INT(0x40) }, // 16-bits, Capture Value 0 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL0CYC), MP_OBJ_NEW_SMALL_INT(0x42) }, // 16-bits, Capture Value 0 Cycle Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL1), MP_OBJ_NEW_SMALL_INT(0x44) }, // 16-bits, Capture Value 1 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL1CYC), MP_OBJ_NEW_SMALL_INT(0x46) }, // 16-bits, Capture Value 1 Cycle Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL2), MP_OBJ_NEW_SMALL_INT(0x48) }, // 16-bits, Capture Value 2 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL2CYC), MP_OBJ_NEW_SMALL_INT(0x4a) }, // 16-bits, Capture Value 2 Cycle Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL3), MP_OBJ_NEW_SMALL_INT(0x4c) }, // 16-bits, Capture Value 3 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL3CYC), MP_OBJ_NEW_SMALL_INT(0x4e) }, // 16-bits, Capture Value 3 Cycle Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL4), MP_OBJ_NEW_SMALL_INT(0x50) }, // 16-bits, Capture Value 4 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL4CYC), MP_OBJ_NEW_SMALL_INT(0x52) }, // 16-bits, Capture Value 4 Cycle Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL5), MP_OBJ_NEW_SMALL_INT(0x54) }, // 16-bits, Capture Value 5 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_CVAL5CYC), MP_OBJ_NEW_SMALL_INT(0x56) }, // 16-bits, Capture Value 5 Cycle Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_OUTEN), MP_OBJ_NEW_SMALL_INT(0x180) }, // 16-bits, Output Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_MASK), MP_OBJ_NEW_SMALL_INT(0x182) }, // 16-bits, Mask Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_SWCOUT), MP_OBJ_NEW_SMALL_INT(0x184) }, // 16-bits, Software Controlled Output Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_DTSRCSEL), MP_OBJ_NEW_SMALL_INT(0x186) }, // 16-bits, PWM Source Select Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_MCTRL), MP_OBJ_NEW_SMALL_INT(0x188) }, // 16-bits, Master Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_MCTRL2), MP_OBJ_NEW_SMALL_INT(0x18a) }, // 16-bits, Master Control 2 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FCTRL), MP_OBJ_NEW_SMALL_INT(0x18c) }, // 16-bits, Fault Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FSTS), MP_OBJ_NEW_SMALL_INT(0x18e) }, // 16-bits, Fault Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FFILT), MP_OBJ_NEW_SMALL_INT(0x190) }, // 16-bits, Fault Filter Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FTST), MP_OBJ_NEW_SMALL_INT(0x192) }, // 16-bits, Fault Test Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM_FCTRL2), MP_OBJ_NEW_SMALL_INT(0x194) }, // 16-bits, Fault Control 2 Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_VERID), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, Version ID Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_PARAM), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Parameter Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_CR), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_SR), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_IER), MP_OBJ_NEW_SMALL_INT(0x18) }, // 32-bits, Interrupt Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_DER), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 32-bits, DMA Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_CFGR0), MP_OBJ_NEW_SMALL_INT(0x20) }, // 32-bits, Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_CFGR1), MP_OBJ_NEW_SMALL_INT(0x24) }, // 32-bits, Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_DMR0), MP_OBJ_NEW_SMALL_INT(0x30) }, // 32-bits, Data Match Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_DMR1), MP_OBJ_NEW_SMALL_INT(0x34) }, // 32-bits, Data Match Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_CCR), MP_OBJ_NEW_SMALL_INT(0x40) }, // 32-bits, Clock Configuration Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_FCR), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, FIFO Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_FSR), MP_OBJ_NEW_SMALL_INT(0x5c) }, // 32-bits, FIFO Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_TCR), MP_OBJ_NEW_SMALL_INT(0x60) }, // 32-bits, Transmit Command Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_TDR), MP_OBJ_NEW_SMALL_INT(0x64) }, // 32-bits, Transmit Data Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_RSR), MP_OBJ_NEW_SMALL_INT(0x70) }, // 32-bits, Receive Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI_RDR), MP_OBJ_NEW_SMALL_INT(0x74) }, // 32-bits, Receive Data Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_VERID), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, Version ID Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_PARAM), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Parameter Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCR), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, Master Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MSR), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, Master Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MIER), MP_OBJ_NEW_SMALL_INT(0x18) }, // 32-bits, Master Interrupt Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MDER), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 32-bits, Master DMA Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCFGR0), MP_OBJ_NEW_SMALL_INT(0x20) }, // 32-bits, Master Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCFGR1), MP_OBJ_NEW_SMALL_INT(0x24) }, // 32-bits, Master Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCFGR2), MP_OBJ_NEW_SMALL_INT(0x28) }, // 32-bits, Master Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCFGR3), MP_OBJ_NEW_SMALL_INT(0x2c) }, // 32-bits, Master Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MDMR), MP_OBJ_NEW_SMALL_INT(0x40) }, // 32-bits, Master Data Match Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCCR0), MP_OBJ_NEW_SMALL_INT(0x48) }, // 32-bits, Master Clock Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MCCR1), MP_OBJ_NEW_SMALL_INT(0x50) }, // 32-bits, Master Clock Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MFCR), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, Master FIFO Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MFSR), MP_OBJ_NEW_SMALL_INT(0x5c) }, // 32-bits, Master FIFO Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MTDR), MP_OBJ_NEW_SMALL_INT(0x60) }, // 32-bits, Master Transmit Data Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_MRDR), MP_OBJ_NEW_SMALL_INT(0x70) }, // 32-bits, Master Receive Data Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SCR), MP_OBJ_NEW_SMALL_INT(0x110) }, // 32-bits, Slave Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SSR), MP_OBJ_NEW_SMALL_INT(0x114) }, // 32-bits, Slave Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SIER), MP_OBJ_NEW_SMALL_INT(0x118) }, // 32-bits, Slave Interrupt Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SDER), MP_OBJ_NEW_SMALL_INT(0x11c) }, // 32-bits, Slave DMA Enable Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SCFGR1), MP_OBJ_NEW_SMALL_INT(0x124) }, // 32-bits, Slave Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SCFGR2), MP_OBJ_NEW_SMALL_INT(0x128) }, // 32-bits, Slave Configuration Register 
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SAMR), MP_OBJ_NEW_SMALL_INT(0x140) }, // 32-bits, Slave Address Match Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SASR), MP_OBJ_NEW_SMALL_INT(0x150) }, // 32-bits, Slave Address Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_STAR), MP_OBJ_NEW_SMALL_INT(0x154) }, // 32-bits, Slave Transmit ACK Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_STDR), MP_OBJ_NEW_SMALL_INT(0x160) }, // 32-bits, Slave Transmit Data Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C_SRDR), MP_OBJ_NEW_SMALL_INT(0x170) }, // 32-bits, Slave Receive Data Registe

