{"vcs1":{"timestamp_begin":1746603711.125583209, "rt":0.60, "ut":0.11, "st":0.03}}
{"vcselab":{"timestamp_begin":1746603711.765524759, "rt":0.51, "ut":0.14, "st":0.03}}
{"link":{"timestamp_begin":1746603712.362605199, "rt":0.26, "ut":0.06, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746603710.982840614}
{"VCS_COMP_START_TIME": 1746603710.982840614}
{"VCS_COMP_END_TIME": 1746603712.699748882}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263964}}
{"vcselab": {"peak_mem": 140132}}
