{"vcs1":{"timestamp_begin":1681510219.746508860, "rt":0.55, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681510220.327151944, "rt":1.04, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681510221.396946052, "rt":0.85, "ut":0.06, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681510219.444015822}
{"VCS_COMP_START_TIME": 1681510219.444015822}
{"VCS_COMP_END_TIME": 1681510222.869079221}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222624}}
