Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/ece385sp24/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L microblaze_v11_0_10 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_intc_v4_1_17 -L blk_mem_gen_v8_4_5 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L axi_gpio_v2_0_29 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tetris_game_tb_behav xil_defaultlib.tetris_game_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Color_Mapper_sv_1314097467
Compiling module xil_defaultlib.generate_blocks
Compiling module xil_defaultlib.wait_clock
Compiling module xil_defaultlib.check_move
Compiling module xil_defaultlib.tetris_game
Compiling module xil_defaultlib.tetris_game_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tetris_game_tb_behav
