// Seed: 265264015
module module_0;
  wire id_1, id_2;
  wire id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input tri id_4,
    input tri1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input tri1 id_8,
    input wor id_9,
    input tri id_10,
    output tri1 id_11,
    input uwire id_12,
    output wor id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri1 id_16
);
  wire id_18;
  module_0();
  wire id_19;
  reg  id_20 = 1;
  id_21(
      1
  ); id_22 :
  assert property (@* 1'b0) @(posedge 1) id_22 <= id_20;
endmodule
