m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_datapath
Ebranchcomp
Z0 w1610742104
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_comparation
Z5 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd
Z6 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd
l0
L5
V4>Bd^m`aMJjOJ@h85PT<82
!s100 adU<9OEMNKCe7nV3k>30K1
Z7 OV;C;10.5b;63
32
Z8 !s110 1610742110
!i10b 1
Z9 !s108 1610742110.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd|
Z11 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehaviour
R1
R2
R3
Z14 DEx4 work 10 branchcomp 0 22 4>Bd^m`aMJjOJ@h85PT<82
l16
L14
VBEgO`gVibfHzg]`[`Ec5_2
!s100 BDMHzLZ@OoeVA^VLea_:k1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etest_comp
Z15 w1610741143
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z18 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_comparation/test_comp.vhd
Z19 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_comparation/test_comp.vhd
l0
L6
V`P?lR]i6FVUHW;2M]C=HL1
!s100 dMTH_;J6OlfoZJk6YTkfR1
R7
32
Z20 !s110 1610741366
!i10b 1
Z21 !s108 1610741365.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_comparation/test_comp.vhd|
Z23 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_comparation/test_comp.vhd|
!i113 1
R12
R13
Abehavior
R16
R17
R2
R3
DEx4 work 9 test_comp 0 22 `P?lR]i6FVUHW;2M]C=HL1
l24
L10
VPg4:mI:TjmG9kWOKOk5U=2
!s100 P@A3lk1^:ohKfmD9KD`gZ0
R7
32
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
