begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2011 Semihalf.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * From: FreeBSD: src/sys/arm/mv/kirkwood/sheevaplug.c,v 1.2 2010/06/13 13:28:53  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/armreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvwin.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvvar.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<machine/fdt.h>
end_include

begin_define
define|#
directive|define
name|CPU_FREQ_FIELD
parameter_list|(
name|sar
parameter_list|)
value|(((0x01& (sar>> 52))<< 3) | \ 				    (0x07& (sar>> 21)))
end_define

begin_define
define|#
directive|define
name|FAB_FREQ_FIELD
parameter_list|(
name|sar
parameter_list|)
value|(((0x01& (sar>> 51))<< 4) | \ 				    (0x0F& (sar>> 24)))
end_define

begin_function_decl
specifier|static
name|uint32_t
name|count_l2clk
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|armadaxp_l2_init
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|armadaxp_init_coher_fabric
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|platform_get_ncpus
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_define
define|#
directive|define
name|ARMADAXP_L2_BASE
value|(MV_BASE + 0x8000)
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_CTRL
value|0x100
end_define

begin_define
define|#
directive|define
name|L2_ENABLE
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_AUX_CTRL
value|0x104
end_define

begin_define
define|#
directive|define
name|L2_WBWT_MODE_MASK
value|(3<< 0)
end_define

begin_define
define|#
directive|define
name|L2_WBWT_MODE_PAGE
value|0
end_define

begin_define
define|#
directive|define
name|L2_WBWT_MODE_WB
value|1
end_define

begin_define
define|#
directive|define
name|L2_WBWT_MODE_WT
value|2
end_define

begin_define
define|#
directive|define
name|L2_REP_STRAT_MASK
value|(3<< 27)
end_define

begin_define
define|#
directive|define
name|L2_REP_STRAT_LSFR
value|(1<< 27)
end_define

begin_define
define|#
directive|define
name|L2_REP_STRAT_SEMIPLRU
value|(3<< 27)
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_CNTR_CTRL
value|0x200
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_CNTR_CONF
parameter_list|(
name|x
parameter_list|)
value|(0x204 + (x) * 0xc)
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_CNTR2_VAL_LOW
value|(0x208 + (x) * 0xc)
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_CNTR2_VAL_HI
value|(0x20c + (x) * 0xc)
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_INT_CAUSE
value|0x220
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_SYNC_BARRIER
value|0x700
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_INV_WAY
value|0x778
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_CLEAN_WAY
value|0x7BC
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_FLUSH_PHYS
value|0x7F0
end_define

begin_define
define|#
directive|define
name|ARMADAXP_L2_FLUSH_WAY
value|0x7FC
end_define

begin_define
define|#
directive|define
name|MV_COHERENCY_FABRIC_BASE
value|(MV_MBUS_BRIDGE_BASE + 0x200)
end_define

begin_define
define|#
directive|define
name|COHER_FABRIC_CTRL
value|0x00
end_define

begin_define
define|#
directive|define
name|COHER_FABRIC_CONF
value|0x04
end_define

begin_define
define|#
directive|define
name|COHER_FABRIC_CFU
value|0x28
end_define

begin_define
define|#
directive|define
name|COHER_FABRIC_CIB_CTRL
value|0x80
end_define

begin_struct
struct|struct
name|vco_freq_ratio
block|{
name|uint8_t
name|vco_cpu
decl_stmt|;
comment|/* VCO to CLK0(CPU) clock ratio */
name|uint8_t
name|vco_l2c
decl_stmt|;
comment|/* VCO to NB(L2 cache) clock ratio */
name|uint8_t
name|vco_hcl
decl_stmt|;
comment|/* VCO to HCLK(DDR controller) clock ratio */
name|uint8_t
name|vco_ddr
decl_stmt|;
comment|/* VCO to DR(DDR memory) clock ratio */
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|vco_freq_ratio
name|freq_conf_table
index|[]
init|=
block|{
comment|/*00*/
block|{
literal|1
block|,
literal|1
block|,
literal|4
block|,
literal|2
block|}
block|,
comment|/*01*/
block|{
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|}
block|,
comment|/*02*/
block|{
literal|2
block|,
literal|2
block|,
literal|6
block|,
literal|3
block|}
block|,
comment|/*03*/
block|{
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|}
block|,
comment|/*04*/
block|{
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|}
block|,
comment|/*05*/
block|{
literal|1
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|}
block|,
comment|/*06*/
block|{
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|}
block|,
comment|/*07*/
block|{
literal|2
block|,
literal|3
block|,
literal|6
block|,
literal|6
block|}
block|,
comment|/*08*/
block|{
literal|2
block|,
literal|3
block|,
literal|5
block|,
literal|5
block|}
block|,
comment|/*09*/
block|{
literal|1
block|,
literal|2
block|,
literal|6
block|,
literal|3
block|}
block|,
comment|/*10*/
block|{
literal|2
block|,
literal|4
block|,
literal|10
block|,
literal|5
block|}
block|,
comment|/*11*/
block|{
literal|1
block|,
literal|3
block|,
literal|6
block|,
literal|6
block|}
block|,
comment|/*12*/
block|{
literal|1
block|,
literal|2
block|,
literal|5
block|,
literal|5
block|}
block|,
comment|/*13*/
block|{
literal|1
block|,
literal|3
block|,
literal|6
block|,
literal|3
block|}
block|,
comment|/*14*/
block|{
literal|1
block|,
literal|2
block|,
literal|5
block|,
literal|5
block|}
block|,
comment|/*15*/
block|{
literal|2
block|,
literal|2
block|,
literal|5
block|,
literal|5
block|}
block|,
comment|/*16*/
block|{
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|}
block|,
comment|/*17*/
block|{
literal|2
block|,
literal|5
block|,
literal|10
block|,
literal|10
block|}
block|,
comment|/*18*/
block|{
literal|1
block|,
literal|3
block|,
literal|8
block|,
literal|4
block|}
block|,
comment|/*19*/
block|{
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|1
block|}
block|,
comment|/*20*/
block|{
literal|2
block|,
literal|3
block|,
literal|6
block|,
literal|3
block|}
block|,
comment|/*21*/
block|{
literal|1
block|,
literal|2
block|,
literal|8
block|,
literal|4
block|}
block|,
comment|/*22*/
block|{
literal|2
block|,
literal|5
block|,
literal|10
block|,
literal|5
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint16_t
name|cpu_clock_table
index|[]
init|=
block|{
literal|1000
block|,
literal|1066
block|,
literal|1200
block|,
literal|1333
block|,
literal|1500
block|,
literal|1666
block|,
literal|1800
block|,
literal|2000
block|,
literal|600
block|,
literal|667
block|,
literal|800
block|,
literal|1600
block|,
literal|2133
block|,
literal|2200
block|,
literal|2400
block|}
decl_stmt|;
end_decl_stmt

begin_function
name|uint32_t
name|get_tclk
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|cputype
decl_stmt|;
name|cputype
operator|=
name|cpu_ident
argument_list|()
expr_stmt|;
name|cputype
operator|&=
name|CPU_ID_CPU_MASK
expr_stmt|;
if|if
condition|(
name|cputype
operator|==
name|CPU_ID_MV88SV584X_V7
condition|)
return|return
operator|(
name|TCLK_250MHZ
operator|)
return|;
else|else
return|return
operator|(
name|TCLK_200MHZ
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|count_l2clk
parameter_list|(
name|void
parameter_list|)
block|{
name|uint64_t
name|sar_reg
decl_stmt|;
name|uint32_t
name|freq_vco
decl_stmt|,
name|freq_l2clk
decl_stmt|;
name|uint8_t
name|sar_cpu_freq
decl_stmt|,
name|sar_fab_freq
decl_stmt|,
name|array_size
decl_stmt|;
comment|/* Get value of the SAR register and process it */
name|sar_reg
operator|=
name|get_sar_value
argument_list|()
expr_stmt|;
name|sar_cpu_freq
operator|=
name|CPU_FREQ_FIELD
argument_list|(
name|sar_reg
argument_list|)
expr_stmt|;
name|sar_fab_freq
operator|=
name|FAB_FREQ_FIELD
argument_list|(
name|sar_reg
argument_list|)
expr_stmt|;
comment|/* Check if CPU frequency field has correct value */
name|array_size
operator|=
sizeof|sizeof
argument_list|(
name|cpu_clock_table
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|cpu_clock_table
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|sar_cpu_freq
operator|>=
name|array_size
condition|)
name|panic
argument_list|(
literal|"Reserved value in cpu frequency configuration field: "
literal|"%d"
argument_list|,
name|sar_cpu_freq
argument_list|)
expr_stmt|;
comment|/* Check if fabric frequency field has correct value */
name|array_size
operator|=
sizeof|sizeof
argument_list|(
name|freq_conf_table
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|freq_conf_table
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|sar_fab_freq
operator|>=
name|array_size
condition|)
name|panic
argument_list|(
literal|"Reserved value in fabric frequency configuration field: "
literal|"%d"
argument_list|,
name|sar_fab_freq
argument_list|)
expr_stmt|;
comment|/* Get CPU clock frequency */
name|freq_vco
operator|=
name|cpu_clock_table
index|[
name|sar_cpu_freq
index|]
operator|*
name|freq_conf_table
index|[
name|sar_fab_freq
index|]
operator|.
name|vco_cpu
expr_stmt|;
comment|/* Get L2CLK clock frequency */
name|freq_l2clk
operator|=
name|freq_vco
operator|/
name|freq_conf_table
index|[
name|sar_fab_freq
index|]
operator|.
name|vco_l2c
expr_stmt|;
comment|/* Round L2CLK value to integer MHz */
if|if
condition|(
operator|(
operator|(
name|freq_vco
operator|%
name|freq_conf_table
index|[
name|sar_fab_freq
index|]
operator|.
name|vco_l2c
operator|)
operator|*
literal|10
operator|/
name|freq_conf_table
index|[
name|sar_fab_freq
index|]
operator|.
name|vco_l2c
operator|)
operator|>=
literal|5
condition|)
name|freq_l2clk
operator|++
expr_stmt|;
return|return
operator|(
name|freq_l2clk
operator|*
literal|1000000
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|get_l2clk
parameter_list|(
name|void
parameter_list|)
block|{
specifier|static
name|uint32_t
name|l2clk_freq
init|=
literal|0
decl_stmt|;
comment|/* If get_l2clk is called first time get L2CLK value from register */
if|if
condition|(
name|l2clk_freq
operator|==
literal|0
condition|)
name|l2clk_freq
operator|=
name|count_l2clk
argument_list|()
expr_stmt|;
return|return
operator|(
name|l2clk_freq
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|read_coher_fabric
parameter_list|(
name|uint32_t
name|reg
parameter_list|)
block|{
return|return
operator|(
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|MV_COHERENCY_FABRIC_BASE
argument_list|,
name|reg
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|write_coher_fabric
parameter_list|(
name|uint32_t
name|reg
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|MV_COHERENCY_FABRIC_BASE
argument_list|,
name|reg
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|platform_get_ncpus
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
operator|!
name|defined
argument_list|(
name|SMP
argument_list|)
return|return
operator|(
literal|1
operator|)
return|;
else|#
directive|else
return|return
operator|(
operator|(
name|read_coher_fabric
argument_list|(
name|COHER_FABRIC_CONF
argument_list|)
operator|&
literal|0xf
operator|)
operator|+
literal|1
operator|)
return|;
endif|#
directive|endif
block|}
end_function

begin_function
name|void
name|armadaxp_init_coher_fabric
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|cpus
decl_stmt|,
name|mask
decl_stmt|;
name|cpus
operator|=
name|platform_get_ncpus
argument_list|()
expr_stmt|;
name|mask
operator|=
operator|(
literal|1
operator|<<
name|cpus
operator|)
operator|-
literal|1
expr_stmt|;
name|val
operator|=
name|read_coher_fabric
argument_list|(
name|COHER_FABRIC_CTRL
argument_list|)
expr_stmt|;
name|val
operator||=
operator|(
name|mask
operator|<<
literal|24
operator|)
expr_stmt|;
name|write_coher_fabric
argument_list|(
name|COHER_FABRIC_CTRL
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|val
operator|=
name|read_coher_fabric
argument_list|(
name|COHER_FABRIC_CONF
argument_list|)
expr_stmt|;
name|val
operator||=
operator|(
name|mask
operator|<<
literal|24
operator|)
expr_stmt|;
name|val
operator||=
operator|(
literal|1
operator|<<
literal|15
operator|)
expr_stmt|;
name|write_coher_fabric
argument_list|(
name|COHER_FABRIC_CONF
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_define
define|#
directive|define
name|ALL_WAYS
value|0xffffffff
end_define

begin_comment
comment|/* L2 cache configuration registers */
end_comment

begin_function
specifier|static
name|uint32_t
name|read_l2_cache
parameter_list|(
name|uint32_t
name|reg
parameter_list|)
block|{
return|return
operator|(
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|ARMADAXP_L2_BASE
argument_list|,
name|reg
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|write_l2_cache
parameter_list|(
name|uint32_t
name|reg
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|ARMADAXP_L2_BASE
argument_list|,
name|reg
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|armadaxp_l2_idcache_inv_all
parameter_list|(
name|void
parameter_list|)
block|{
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_INV_WAY
argument_list|,
name|ALL_WAYS
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|armadaxp_l2_init
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int32_t
name|reg
decl_stmt|;
comment|/* Set L2 policy */
name|reg
operator|=
name|read_l2_cache
argument_list|(
name|ARMADAXP_L2_AUX_CTRL
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|L2_WBWT_MODE_MASK
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|L2_REP_STRAT_MASK
operator|)
expr_stmt|;
name|reg
operator||=
name|L2_REP_STRAT_SEMIPLRU
expr_stmt|;
name|reg
operator||=
name|L2_WBWT_MODE_WT
expr_stmt|;
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_AUX_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Invalidate l2 cache */
name|armadaxp_l2_idcache_inv_all
argument_list|()
expr_stmt|;
comment|/* Clear pending L2 interrupts */
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_INT_CAUSE
argument_list|,
literal|0x1ff
argument_list|)
expr_stmt|;
comment|/* Enable l2 cache */
name|reg
operator|=
name|read_l2_cache
argument_list|(
name|ARMADAXP_L2_CTRL
argument_list|)
expr_stmt|;
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_CTRL
argument_list|,
name|reg
operator||
name|L2_ENABLE
argument_list|)
expr_stmt|;
comment|/* 	 * For debug purposes 	 * Configure and enable counter 	 */
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_CNTR_CONF
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|0xf0000
operator||
operator|(
literal|4
operator|<<
literal|2
operator|)
argument_list|)
expr_stmt|;
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_CNTR_CONF
argument_list|(
literal|1
argument_list|)
argument_list|,
literal|0xf0000
operator||
operator|(
literal|2
operator|<<
literal|2
operator|)
argument_list|)
expr_stmt|;
name|write_l2_cache
argument_list|(
name|ARMADAXP_L2_CNTR_CTRL
argument_list|,
literal|0x303
argument_list|)
expr_stmt|;
comment|/* 	 * Enable Cache maintenance operation propagation in coherency fabric 	 * Change point of coherency and point of unification to DRAM. 	 */
name|reg
operator|=
name|read_coher_fabric
argument_list|(
name|COHER_FABRIC_CFU
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|1
operator|<<
literal|17
operator|)
operator||
operator|(
literal|1
operator|<<
literal|18
operator|)
expr_stmt|;
name|write_coher_fabric
argument_list|(
name|COHER_FABRIC_CFU
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Coherent IO Bridge initialization */
name|reg
operator|=
name|read_coher_fabric
argument_list|(
name|COHER_FABRIC_CIB_CTRL
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
literal|7
operator|<<
literal|16
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|7
operator|<<
literal|16
operator|)
expr_stmt|;
name|write_coher_fabric
argument_list|(
name|COHER_FABRIC_CIB_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

