{
  "vec_a_32": {
    "addr": 0,
    "size": 32
  },
  "vec_b_32": {
    "addr": 32,
    "size": 32
  },
  "add_out_32": {
    "addr": 64,
    "size": 32
  },
  "mul_out_32": {
    "addr": 96,
    "size": 32
  },
  "mlp_x": {
    "addr": 128,
    "size": 32
  },
  "mlp_w": {
    "addr": 160,
    "size": 32
  },
  "mlp_bias": {
    "addr": 192,
    "size": 32
  },
  "mlp_out": {
    "addr": 224,
    "size": 32
  },
  "zero": {
    "addr": 256,
    "size": 1
  },
  "vec_a_64": {
    "addr": 257,
    "size": 64
  },
  "vec_b_64": {
    "addr": 321,
    "size": 64
  },
  "add_out_64": {
    "addr": 385,
    "size": 64
  }
}