// Seed: 333567766
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    input tri id_6,
    output tri1 id_7,
    output wand id_8
);
  assign id_3 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wand id_6,
    output tri id_7,
    input supply0 id_8,
    output logic id_9,
    input wor id_10,
    input tri id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input wand id_15,
    output tri0 id_16,
    output wand id_17,
    output wire id_18
);
  wire id_20;
  wire id_21;
  assign id_16 = 1 >= id_1;
  wire id_22;
  wire id_23;
  wire id_24;
  always @(1) begin
    id_9 <= 1;
  end
  xnor (
      id_5,
      id_28,
      id_25,
      id_27,
      id_14,
      id_21,
      id_1,
      id_22,
      id_24,
      id_26,
      id_6,
      id_4,
      id_3,
      id_11,
      id_8,
      id_13,
      id_2,
      id_15,
      id_20,
      id_23,
      id_10,
      id_12
  );
  wire id_25, id_26, id_27, id_28;
  module_0(
      id_8, id_13, id_16, id_18, id_5, id_13, id_3, id_17, id_5
  );
  wire id_29 = 1;
endmodule
