Analysis & Synthesis report for Accumulator_top
Wed Oct 25 14:07:20 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Accumulator_top|Accumulator:U1|state2
 10. State Machine - |Accumulator_top|Accumulator:U1|state1
 11. Registers Protected by Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component
 16. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated
 17. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_eg6:rdptr_g1p
 18. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_aub:wrptr_g1p
 19. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|altsyncram_m961:fifo_ram
 20. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:rdaclr
 21. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 22. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12
 23. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:wraclr
 24. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 25. Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15
 26. Parameter Settings for User Entity Instance: ButtonDebounce:U0
 27. Parameter Settings for User Entity Instance: PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component
 29. altpll Parameter Settings by Entity Instance
 30. dcfifo Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "Accumulator:U1|FIFO:FIFO_inst"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 25 14:07:20 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; Accumulator_top                                ;
; Top-level Entity Name              ; Accumulator_top                                ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 268                                            ;
;     Total combinational functions  ; 232                                            ;
;     Dedicated logic registers      ; 143                                            ;
; Total registers                    ; 143                                            ;
; Total pins                         ; 71                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 80                                             ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Accumulator_top    ; Accumulator_top    ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; ButtonDebounce.vhd               ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/ButtonDebounce.vhd        ;         ;
; PLL_Clocks.vhd                   ; yes             ; User Wizard-Generated File   ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/PLL_Clocks.vhd            ;         ;
; FIFO.vhd                         ; yes             ; User Wizard-Generated File   ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/FIFO.vhd                  ;         ;
; Accumulator_top.vhd              ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd       ;         ;
; Accumulator.vhd                  ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator.vhd           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                               ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;         ;
; db/pll_clocks_altpll.v           ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/pll_clocks_altpll.v    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf                                                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_graycounter.inc                                                        ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fefifo.inc                                                             ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                                           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                              ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                      ;         ;
; db/dcfifo_gji1.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf        ;         ;
; db/a_graycounter_eg6.tdf         ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/a_graycounter_eg6.tdf  ;         ;
; db/a_graycounter_aub.tdf         ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/a_graycounter_aub.tdf  ;         ;
; db/altsyncram_m961.tdf           ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/altsyncram_m961.tdf    ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dffpipe_3dc.tdf        ;         ;
; db/alt_synch_pipe_rnl.tdf        ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/alt_synch_pipe_rnl.tdf ;         ;
; db/dffpipe_cd9.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dffpipe_cd9.tdf        ;         ;
; db/alt_synch_pipe_snl.tdf        ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/alt_synch_pipe_snl.tdf ;         ;
; db/dffpipe_dd9.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dffpipe_dd9.tdf        ;         ;
; db/cmpr_0h5.tdf                  ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/cmpr_0h5.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 268                                                                                                  ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 232                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 125                                                                                                  ;
;     -- 3 input functions                    ; 40                                                                                                   ;
;     -- <=2 input functions                  ; 67                                                                                                   ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 158                                                                                                  ;
;     -- arithmetic mode                      ; 74                                                                                                   ;
;                                             ;                                                                                                      ;
; Total registers                             ; 143                                                                                                  ;
;     -- Dedicated logic registers            ; 143                                                                                                  ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 71                                                                                                   ;
; Total memory bits                           ; 80                                                                                                   ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component|PLL_Clocks_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 154                                                                                                  ;
; Total fan-out                               ; 1431                                                                                                 ;
; Average fan-out                             ; 2.71                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Accumulator_top                             ; 232 (42)            ; 143 (0)                   ; 80          ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |Accumulator_top                                                                                                                                   ; Accumulator_top    ; work         ;
;    |Accumulator:U1|                          ; 162 (139)           ; 122 (80)                  ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1                                                                                                                    ; Accumulator        ; work         ;
;       |FIFO:FIFO_inst|                       ; 23 (0)              ; 42 (0)                    ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst                                                                                                     ; FIFO               ; work         ;
;          |dcfifo:dcfifo_component|           ; 23 (0)              ; 42 (0)                    ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_gji1:auto_generated|     ; 23 (5)              ; 42 (12)                   ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated                                                  ; dcfifo_gji1        ; work         ;
;                |a_graycounter_aub:wrptr_g1p| ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_aub:wrptr_g1p                      ; a_graycounter_aub  ; work         ;
;                |a_graycounter_eg6:rdptr_g1p| ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_eg6:rdptr_g1p                      ; a_graycounter_eg6  ; work         ;
;                |alt_synch_pipe_rnl:rs_dgwp|  ; 0 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                       ; alt_synch_pipe_rnl ; work         ;
;                   |dffpipe_cd9:dffpipe12|    ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12 ; dffpipe_cd9        ; work         ;
;                |alt_synch_pipe_snl:ws_dgrp|  ; 0 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp                       ; alt_synch_pipe_snl ; work         ;
;                   |dffpipe_dd9:dffpipe15|    ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15 ; dffpipe_dd9        ; work         ;
;                |altsyncram_m961:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|altsyncram_m961:fifo_ram                         ; altsyncram_m961    ; work         ;
;                |cmpr_0h5:rdempty_eq_comp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|cmpr_0h5:rdempty_eq_comp                         ; cmpr_0h5           ; work         ;
;                |cmpr_0h5:wrfull_eq_comp|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|cmpr_0h5:wrfull_eq_comp                          ; cmpr_0h5           ; work         ;
;                |dffpipe_3dc:rdaclr|          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_3dc:wraclr|          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;    |ButtonDebounce:U0|                       ; 28 (28)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|ButtonDebounce:U0                                                                                                                 ; ButtonDebounce     ; work         ;
;    |PLL_Clocks:PLL_Clocks_inst|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|PLL_Clocks:PLL_Clocks_inst                                                                                                        ; PLL_Clocks         ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component                                                                                ; altpll             ; work         ;
;          |PLL_Clocks_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Accumulator_top|PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component|PLL_Clocks_altpll:auto_generated                                               ; PLL_Clocks_altpll  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|altsyncram_m961:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80   ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Accumulator_top|Accumulator:U1|state2                                      ;
+-------------------+-----------------+-------------------+------------------+----------------+
; Name              ; state2.PRE_READ ; state2.UPDATE_ACC ; state2.READ_FIFO ; state2.WAITING ;
+-------------------+-----------------+-------------------+------------------+----------------+
; state2.WAITING    ; 0               ; 0                 ; 0                ; 0              ;
; state2.READ_FIFO  ; 0               ; 0                 ; 1                ; 1              ;
; state2.UPDATE_ACC ; 0               ; 1                 ; 0                ; 1              ;
; state2.PRE_READ   ; 1               ; 0                 ; 0                ; 1              ;
+-------------------+-----------------+-------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Accumulator_top|Accumulator:U1|state1                   ;
+-------------------+-------------------+-------------------+--------------+
; Name              ; state1.DRAIN_FIFO ; state1.WRITE_FIFO ; state1.IDDLE ;
+-------------------+-------------------+-------------------+--------------+
; state1.IDDLE      ; 0                 ; 0                 ; 0            ;
; state1.WRITE_FIFO ; 0                 ; 1                 ; 1            ;
; state1.DRAIN_FIFO ; 1                 ; 0                 ; 1            ;
+-------------------+-------------------+-------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                                                    ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 143   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_eg6:rdptr_g1p|counter5a0 ; 6       ;
; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_aub:wrptr_g1p|counter7a0 ; 5       ;
; ButtonDebounce:U0|sample[3]                                                                                             ; 3       ;
; ButtonDebounce:U0|sample[2]                                                                                             ; 3       ;
; ButtonDebounce:U0|sample[1]                                                                                             ; 3       ;
; ButtonDebounce:U0|sample[7]                                                                                             ; 3       ;
; ButtonDebounce:U0|sample[8]                                                                                             ; 3       ;
; ButtonDebounce:U0|sample[9]                                                                                             ; 2       ;
; Total number of inverted registers = 8                                                                                  ;         ;
+-------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Accumulator_top|Accumulator:U1|acc_buf[7]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Accumulator_top|ButtonDebounce:U0|count[0]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Accumulator_top|ButtonDebounce:U0|debounce_buf ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |Accumulator_top|Accumulator:U1|state1          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_eg6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_aub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|altsyncram_m961:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonDebounce:U0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; delay          ; 500   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_Clocks ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 4                            ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 10                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_Clocks_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                       ;
+-------------------------+-------------+------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH               ; 10          ; Signed Integer                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                    ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                    ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                    ;
; CBXI_PARAMETER          ; dcfifo_gji1 ; Untyped                                                    ;
+-------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                            ;
;     -- LPM_WIDTH           ; 10                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                   ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Accumulator:U1|FIFO:FIFO_inst"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 143                         ;
;     CLR               ; 32                          ;
;     ENA               ; 26                          ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 24                          ;
;     SCLR              ; 42                          ;
;     SLD               ; 1                           ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 239                         ;
;     arith             ; 74                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 24                          ;
;     normal            ; 165                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 125                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Oct 25 14:06:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Accumulator_top -c Accumulator_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file SEG7_LUT.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file buttondebounce.vhd
    Info (12022): Found design unit 1: ButtonDebounce-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/ButtonDebounce.vhd Line: 17
    Info (12023): Found entity 1: ButtonDebounce File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/ButtonDebounce.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll_clocks.vhd
    Info (12022): Found design unit 1: pll_clocks-SYN File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/PLL_Clocks.vhd Line: 53
    Info (12023): Found entity 1: PLL_Clocks File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/PLL_Clocks.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/FIFO.vhd Line: 59
    Info (12023): Found entity 1: FIFO File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file accumulator_top.vhd
    Info (12022): Found design unit 1: Accumulator_top-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 15
    Info (12023): Found entity 1: Accumulator_top File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file accumulator.vhd
    Info (12022): Found design unit 1: Accumulator-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator.vhd Line: 20
    Info (12023): Found entity 1: Accumulator File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator.vhd Line: 5
Info (12127): Elaborating entity "Accumulator_top" for the top level hierarchy
Info (12128): Elaborating entity "ButtonDebounce" for hierarchy "ButtonDebounce:U0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 43
Info (12128): Elaborating entity "PLL_Clocks" for hierarchy "PLL_Clocks:PLL_Clocks_inst" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/PLL_Clocks.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/PLL_Clocks.vhd Line: 142
Info (12133): Instantiated megafunction "PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/PLL_Clocks.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "4"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_Clocks"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clocks_altpll.v
    Info (12023): Found entity 1: PLL_Clocks_altpll File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/pll_clocks_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_Clocks_altpll" for hierarchy "PLL_Clocks:PLL_Clocks_inst|altpll:altpll_component|PLL_Clocks_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "Accumulator" using architecture "A:rtl" for hierarchy "Accumulator:U1" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 63
Warning (10036): Verilog HDL or VHDL warning at Accumulator.vhd(33): object "wrfull" assigned a value but never read File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator.vhd Line: 33
Info (12128): Elaborating entity "FIFO" for hierarchy "Accumulator:U1|FIFO:FIFO_inst" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator.vhd Line: 44
Info (12128): Elaborating entity "dcfifo" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/FIFO.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/FIFO.vhd Line: 101
Info (12133): Instantiated megafunction "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/FIFO.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_gji1.tdf
    Info (12023): Found entity 1: dcfifo_gji1 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_gji1" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eg6.tdf
    Info (12023): Found entity 1: a_graycounter_eg6 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/a_graycounter_eg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_eg6" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_eg6:rdptr_g1p" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_aub.tdf
    Info (12023): Found entity 1: a_graycounter_aub File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/a_graycounter_aub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_aub" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|a_graycounter_aub:wrptr_g1p" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m961.tdf
    Info (12023): Found entity 1: altsyncram_m961 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/altsyncram_m961.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m961" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|altsyncram_m961:fifo_ram" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|dffpipe_3dc:rdaclr" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf
    Info (12023): Found entity 1: cmpr_0h5 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/cmpr_0h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_0h5" for hierarchy "Accumulator:U1|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_gji1:auto_generated|cmpr_0h5:rdempty_eq_comp" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/dcfifo_gji1.tdf Line: 65
Info (13000): Registers with preset signals will power-up high File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/db/a_graycounter_eg6.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 10
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 10
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 10
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 10
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 10
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 6 - FIFO/Accumulator_top.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 268 logic cells
    Info (21064): Implemented 10 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Wed Oct 25 14:07:20 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:41


