// Seed: 3502383093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output tri0 id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = -1;
  parameter id_14 = "";
  wire \id_15 ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout reg id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_5,
      id_1
  );
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_6 <= 1 == -1;
endmodule
