INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.ip_user_files/bd/FND_IP_test/basys3_SoC/basys3_SoC.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/FND_4digit_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND_4digit_cntr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.ip_user_files/bd/FND_IP_test/ipshared/284c/src/exam01_combinational_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2_gate
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-311] analyzing module half_adder_behaviaral
INFO: [VRFC 10-311] analyzing module full_adder_structure
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module full_4bit_s
INFO: [VRFC 10-311] analyzing module full_4bit
INFO: [VRFC 10-311] analyzing module fadd_sub_4bit_s
INFO: [VRFC 10-311] analyzing module fadd_sub_4bit_d
INFO: [VRFC 10-311] analyzing module comparator_s
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module decoder_2_4_b
INFO: [VRFC 10-311] analyzing module decoder_2_4_d
INFO: [VRFC 10-311] analyzing module decoder_2_4_en_d
INFO: [VRFC 10-311] analyzing module decoder_2_4_en_b
INFO: [VRFC 10-311] analyzing module decoder_2_4_en_b2
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module encoder_4_2
INFO: [VRFC 10-311] analyzing module mux_2_1_s
INFO: [VRFC 10-311] analyzing module mux_2_1_d
INFO: [VRFC 10-311] analyzing module mux_4_1_d
INFO: [VRFC 10-311] analyzing module mux_8_1_d
INFO: [VRFC 10-311] analyzing module demux_1_4
INFO: [VRFC 10-311] analyzing module mux_test_top
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.ip_user_files/bd/FND_IP_test/ipshared/284c/src/exam02_sequential_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-311] analyzing module Gated_SR_latch
INFO: [VRFC 10-311] analyzing module Gated_D_latch
INFO: [VRFC 10-311] analyzing module D_flip_flop_n
INFO: [VRFC 10-311] analyzing module D_flip_flop_p
INFO: [VRFC 10-311] analyzing module t_flip_flop_n
INFO: [VRFC 10-311] analyzing module t_flip_flop_p
INFO: [VRFC 10-311] analyzing module up_counter_async
INFO: [VRFC 10-311] analyzing module down_counter_async
INFO: [VRFC 10-311] analyzing module up_counter_sync
INFO: [VRFC 10-311] analyzing module down_counter_sync
INFO: [VRFC 10-311] analyzing module up_down_counter_sync
INFO: [VRFC 10-311] analyzing module up_counter_sync_BCD
INFO: [VRFC 10-311] analyzing module up_down_counter_sync_BCD
INFO: [VRFC 10-311] analyzing module ring_count_fnd
INFO: [VRFC 10-311] analyzing module up_down_counter_Nbit
INFO: [VRFC 10-311] analyzing module edge_detector_n
INFO: [VRFC 10-311] analyzing module edge_detector_p
INFO: [VRFC 10-311] analyzing module shift_register_SISO_b_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_s
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_h
INFO: [VRFC 10-311] analyzing module shift_register_PIPO
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module sram_8bit_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.ip_user_files/bd/FND_IP_test/ipshared/284c/hdl/myip_FND_cntr_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_FND_cntr_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.ip_user_files/bd/FND_IP_test/ipshared/284c/hdl/myip_FND_cntr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_FND_cntr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.ip_user_files/bd/FND_IP_test/ip/FND_IP_test_myip_FND_cntr_0_0/sim/FND_IP_test_myip_FND_cntr_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND_IP_test_myip_FND_cntr_0_0
