==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.19 seconds. Elapsed time: 8.2 seconds; current allocated memory: 690.164 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.97 seconds. CPU system time: 1.14 seconds. Elapsed time: 6.23 seconds; current allocated memory: 692.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,899 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,189 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,067 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,185 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,846 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,041 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,089 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,137 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,274 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,242 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,113 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,113 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,117 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,035 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'Store_Cols' (top.cpp:296:21) in function 'top_kernel' partially with a factor of 16 (top.cpp:239:0)
INFO: [HLS 214-359] Unrolling loop 'Calc_Scales' (top.cpp:287:18) in function 'top_kernel': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (top.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'Calc_Scales' (top.cpp:287:18) in function 'top_kernel' completely with a factor of 64 (top.cpp:239:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Calc_Scales' (top.cpp:287:18) in function 'top_kernel' has been removed because the loop is unrolled completely (top.cpp:239:0)
INFO: [HLS 214-188] Unrolling loop 'Row_Read' (top.cpp:267:19) in function 'top_kernel' partially with a factor of 16 (top.cpp:239:0)
INFO: [HLS 214-359] Unrolling loop 'Row_Norm' (top.cpp:277:19) in function 'top_kernel': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (top.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'Row_Norm' (top.cpp:277:19) in function 'top_kernel' completely with a factor of 64 (top.cpp:239:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Row_Norm' (top.cpp:277:19) in function 'top_kernel' has been removed because the loop is unrolled completely (top.cpp:239:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_253_1' (top.cpp:253:20) in function 'top_kernel': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (top.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_1' (top.cpp:253:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:239:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_253_1' (top.cpp:253:20) in function 'top_kernel' has been removed because the loop is unrolled completely (top.cpp:239:0)
INFO: [HLS 214-248] Applying array_partition to 'A_internal': Complete partitioning on dimension 2. (top.cpp:244:9)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Complete partitioning on dimension 1. (top.cpp:245:12)
INFO: [HLS 214-248] Applying array_partition to 'scale_factors': Complete partitioning on dimension 1. (top.cpp:246:12)
INFO: [HLS 214-248] Applying array_partition to 'row_buffer': Complete partitioning on dimension 1. (top.cpp:261:16)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_260_2'(top.cpp:260:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:260:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'Store_Rows'(top.cpp:295:17) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:295:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.13 seconds. CPU system time: 1.13 seconds. Elapsed time: 9.43 seconds; current allocated memory: 702.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 702.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 709.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 710.469 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 743.109 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_260_2'(top.cpp:260:23) and 'Row_Read'(top.cpp:267:19) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Store_Rows'(top.cpp:295:17) and 'Store_Cols'(top.cpp:296:21) in function 'top_kernel' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_260_2' (top.cpp:260:23) in function 'top_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Store_Rows' (top.cpp:295:17) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 757.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Row_Read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Read'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Row_Read' (loop 'Row_Read'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) and bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Row_Read' (loop 'Row_Read'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) and bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Row_Read' (loop 'Row_Read'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) and bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Row_Read' (loop 'Row_Read'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) and bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Row_Read' (loop 'Row_Read'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) and bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Row_Read' (loop 'Row_Read'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) and bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'Row_Read'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.79 seconds; current allocated memory: 761.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 761.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Store_Rows_Store_Cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Store_Rows_Store_Cols'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Store_Rows_Store_Cols' (loop 'Store_Rows_Store_Cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296) and bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Store_Rows_Store_Cols' (loop 'Store_Rows_Store_Cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296) and bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Store_Rows_Store_Cols' (loop 'Store_Rows_Store_Cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296) and bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Store_Rows_Store_Cols' (loop 'Store_Rows_Store_Cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296) and bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Store_Rows_Store_Cols' (loop 'Store_Rows_Store_Cols'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296) and bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_Store_Rows_Store_Cols' (loop 'Store_Rows_Store_Cols'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296) and bus write operation ('C_addr_write_ln296', top.cpp:296) on port 'C' (top.cpp:296).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'Store_Rows_Store_Cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 771.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 771.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 797.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.1 seconds. Elapsed time: 2 seconds; current allocated memory: 814.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Row_Read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Row_Read' pipeline 'Row_Read' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Row_Read/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Row_Read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 814.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Store_Rows_Store_Cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Store_Rows_Store_Cols' pipeline 'Store_Rows_Store_Cols' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_Store_Rows_Store_Cols/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_17s_24s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Store_Rows_Store_Cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 833.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_seq_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.65 seconds; current allocated memory: 876.918 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.02 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.66 seconds; current allocated memory: 940.508 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.78 seconds; current allocated memory: 976.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:44; Allocated memory: 302.871 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:37; Allocated memory: 23.859 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:30; Allocated memory: 16.539 MB.
