#pragma once
#define GLC_TEST 0x0
#define GLC_GLOBAL_RESET 0x4
#define GLC_SOFT_RESET 0x8
#define GLC_STALL 0xc
#define GLC_STREAM_START_PULSE 0x10
#define GLC_PC_START_PULSE 0x14
#define GLC_STRM_F2G_IER 0x18
#define GLC_STRM_G2F_IER 0x1c
#define GLC_PAR_CFG_G2F_IER 0x20
#define GLC_GLOBAL_IER 0x24
#define GLC_STRM_F2G_ISR 0x28
#define GLC_STRM_G2F_ISR 0x2c
#define GLC_PAR_CFG_G2F_ISR 0x30
#define GLC_GLOBAL_ISR 0x34
#define GLC_CGRA_CONFIG 0x38
#define GLC_CGRA_CONFIG_ADDR 0x38
#define GLC_CGRA_CONFIG_WR_DATA 0x3c
#define GLC_CGRA_CONFIG_WRITE 0x40
#define GLC_CGRA_CONFIG_READ 0x44
#define GLC_CGRA_CONFIG_RD_DATA 0x48
#define GLB_TILE0_TILE_CTRL 0x1000
#define GLB_TILE0_LATENCY 0x1004
#define GLB_TILE0_ST_DMA_HEADER_0 0x1008
#define GLB_TILE0_ST_DMA_HEADER_0_VALIDATE 0x1008
#define GLB_TILE0_ST_DMA_HEADER_0_START_ADDR 0x100c
#define GLB_TILE0_ST_DMA_HEADER_0_NUM_WORDS 0x1010
#define GLB_TILE0_ST_DMA_HEADER_1 0x1014
#define GLB_TILE0_ST_DMA_HEADER_1_VALIDATE 0x1014
#define GLB_TILE0_ST_DMA_HEADER_1_START_ADDR 0x1018
#define GLB_TILE0_ST_DMA_HEADER_1_NUM_WORDS 0x101c
#define GLB_TILE0_ST_DMA_HEADER_2 0x1020
#define GLB_TILE0_ST_DMA_HEADER_2_VALIDATE 0x1020
#define GLB_TILE0_ST_DMA_HEADER_2_START_ADDR 0x1024
#define GLB_TILE0_ST_DMA_HEADER_2_NUM_WORDS 0x1028
#define GLB_TILE0_ST_DMA_HEADER_3 0x102c
#define GLB_TILE0_ST_DMA_HEADER_3_VALIDATE 0x102c
#define GLB_TILE0_ST_DMA_HEADER_3_START_ADDR 0x1030
#define GLB_TILE0_ST_DMA_HEADER_3_NUM_WORDS 0x1034
#define GLB_TILE0_LD_DMA_HEADER_0 0x1038
#define GLB_TILE0_LD_DMA_HEADER_0_VALIDATE 0x1038
#define GLB_TILE0_LD_DMA_HEADER_0_START_ADDR 0x103c
#define GLB_TILE0_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1040
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_0 0x1044
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_1 0x1048
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_2 0x104c
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_3 0x1050
#define GLB_TILE0_LD_DMA_HEADER_1 0x1054
#define GLB_TILE0_LD_DMA_HEADER_1_VALIDATE 0x1054
#define GLB_TILE0_LD_DMA_HEADER_1_START_ADDR 0x1058
#define GLB_TILE0_LD_DMA_HEADER_1_ACTIVE_CTRL 0x105c
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_0 0x1060
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_1 0x1064
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_2 0x1068
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_3 0x106c
#define GLB_TILE0_LD_DMA_HEADER_2 0x1070
#define GLB_TILE0_LD_DMA_HEADER_2_VALIDATE 0x1070
#define GLB_TILE0_LD_DMA_HEADER_2_START_ADDR 0x1074
#define GLB_TILE0_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1078
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_0 0x107c
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_1 0x1080
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_2 0x1084
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_3 0x1088
#define GLB_TILE0_LD_DMA_HEADER_3 0x108c
#define GLB_TILE0_LD_DMA_HEADER_3_VALIDATE 0x108c
#define GLB_TILE0_LD_DMA_HEADER_3_START_ADDR 0x1090
#define GLB_TILE0_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1094
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_0 0x1098
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_1 0x109c
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_2 0x10a0
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_3 0x10a4
#define GLB_TILE0_PC_DMA_HEADER 0x10a8
#define GLB_TILE0_PC_DMA_HEADER_START_ADDR 0x10a8
#define GLB_TILE0_PC_DMA_HEADER_NUM_CFG 0x10ac
#define GLB_TILE1_TILE_CTRL 0x1100
#define GLB_TILE1_LATENCY 0x1104
#define GLB_TILE1_ST_DMA_HEADER_0 0x1108
#define GLB_TILE1_ST_DMA_HEADER_0_VALIDATE 0x1108
#define GLB_TILE1_ST_DMA_HEADER_0_START_ADDR 0x110c
#define GLB_TILE1_ST_DMA_HEADER_0_NUM_WORDS 0x1110
#define GLB_TILE1_ST_DMA_HEADER_1 0x1114
#define GLB_TILE1_ST_DMA_HEADER_1_VALIDATE 0x1114
#define GLB_TILE1_ST_DMA_HEADER_1_START_ADDR 0x1118
#define GLB_TILE1_ST_DMA_HEADER_1_NUM_WORDS 0x111c
#define GLB_TILE1_ST_DMA_HEADER_2 0x1120
#define GLB_TILE1_ST_DMA_HEADER_2_VALIDATE 0x1120
#define GLB_TILE1_ST_DMA_HEADER_2_START_ADDR 0x1124
#define GLB_TILE1_ST_DMA_HEADER_2_NUM_WORDS 0x1128
#define GLB_TILE1_ST_DMA_HEADER_3 0x112c
#define GLB_TILE1_ST_DMA_HEADER_3_VALIDATE 0x112c
#define GLB_TILE1_ST_DMA_HEADER_3_START_ADDR 0x1130
#define GLB_TILE1_ST_DMA_HEADER_3_NUM_WORDS 0x1134
#define GLB_TILE1_LD_DMA_HEADER_0 0x1138
#define GLB_TILE1_LD_DMA_HEADER_0_VALIDATE 0x1138
#define GLB_TILE1_LD_DMA_HEADER_0_START_ADDR 0x113c
#define GLB_TILE1_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1140
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_0 0x1144
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_1 0x1148
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_2 0x114c
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_3 0x1150
#define GLB_TILE1_LD_DMA_HEADER_1 0x1154
#define GLB_TILE1_LD_DMA_HEADER_1_VALIDATE 0x1154
#define GLB_TILE1_LD_DMA_HEADER_1_START_ADDR 0x1158
#define GLB_TILE1_LD_DMA_HEADER_1_ACTIVE_CTRL 0x115c
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_0 0x1160
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_1 0x1164
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_2 0x1168
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_3 0x116c
#define GLB_TILE1_LD_DMA_HEADER_2 0x1170
#define GLB_TILE1_LD_DMA_HEADER_2_VALIDATE 0x1170
#define GLB_TILE1_LD_DMA_HEADER_2_START_ADDR 0x1174
#define GLB_TILE1_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1178
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_0 0x117c
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_1 0x1180
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_2 0x1184
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_3 0x1188
#define GLB_TILE1_LD_DMA_HEADER_3 0x118c
#define GLB_TILE1_LD_DMA_HEADER_3_VALIDATE 0x118c
#define GLB_TILE1_LD_DMA_HEADER_3_START_ADDR 0x1190
#define GLB_TILE1_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1194
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_0 0x1198
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_1 0x119c
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_2 0x11a0
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_3 0x11a4
#define GLB_TILE1_PC_DMA_HEADER 0x11a8
#define GLB_TILE1_PC_DMA_HEADER_START_ADDR 0x11a8
#define GLB_TILE1_PC_DMA_HEADER_NUM_CFG 0x11ac
#define GLB_TILE2_TILE_CTRL 0x1200
#define GLB_TILE2_LATENCY 0x1204
#define GLB_TILE2_ST_DMA_HEADER_0 0x1208
#define GLB_TILE2_ST_DMA_HEADER_0_VALIDATE 0x1208
#define GLB_TILE2_ST_DMA_HEADER_0_START_ADDR 0x120c
#define GLB_TILE2_ST_DMA_HEADER_0_NUM_WORDS 0x1210
#define GLB_TILE2_ST_DMA_HEADER_1 0x1214
#define GLB_TILE2_ST_DMA_HEADER_1_VALIDATE 0x1214
#define GLB_TILE2_ST_DMA_HEADER_1_START_ADDR 0x1218
#define GLB_TILE2_ST_DMA_HEADER_1_NUM_WORDS 0x121c
#define GLB_TILE2_ST_DMA_HEADER_2 0x1220
#define GLB_TILE2_ST_DMA_HEADER_2_VALIDATE 0x1220
#define GLB_TILE2_ST_DMA_HEADER_2_START_ADDR 0x1224
#define GLB_TILE2_ST_DMA_HEADER_2_NUM_WORDS 0x1228
#define GLB_TILE2_ST_DMA_HEADER_3 0x122c
#define GLB_TILE2_ST_DMA_HEADER_3_VALIDATE 0x122c
#define GLB_TILE2_ST_DMA_HEADER_3_START_ADDR 0x1230
#define GLB_TILE2_ST_DMA_HEADER_3_NUM_WORDS 0x1234
#define GLB_TILE2_LD_DMA_HEADER_0 0x1238
#define GLB_TILE2_LD_DMA_HEADER_0_VALIDATE 0x1238
#define GLB_TILE2_LD_DMA_HEADER_0_START_ADDR 0x123c
#define GLB_TILE2_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1240
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_0 0x1244
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_1 0x1248
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_2 0x124c
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_3 0x1250
#define GLB_TILE2_LD_DMA_HEADER_1 0x1254
#define GLB_TILE2_LD_DMA_HEADER_1_VALIDATE 0x1254
#define GLB_TILE2_LD_DMA_HEADER_1_START_ADDR 0x1258
#define GLB_TILE2_LD_DMA_HEADER_1_ACTIVE_CTRL 0x125c
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_0 0x1260
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_1 0x1264
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_2 0x1268
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_3 0x126c
#define GLB_TILE2_LD_DMA_HEADER_2 0x1270
#define GLB_TILE2_LD_DMA_HEADER_2_VALIDATE 0x1270
#define GLB_TILE2_LD_DMA_HEADER_2_START_ADDR 0x1274
#define GLB_TILE2_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1278
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_0 0x127c
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_1 0x1280
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_2 0x1284
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_3 0x1288
#define GLB_TILE2_LD_DMA_HEADER_3 0x128c
#define GLB_TILE2_LD_DMA_HEADER_3_VALIDATE 0x128c
#define GLB_TILE2_LD_DMA_HEADER_3_START_ADDR 0x1290
#define GLB_TILE2_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1294
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_0 0x1298
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_1 0x129c
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_2 0x12a0
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_3 0x12a4
#define GLB_TILE2_PC_DMA_HEADER 0x12a8
#define GLB_TILE2_PC_DMA_HEADER_START_ADDR 0x12a8
#define GLB_TILE2_PC_DMA_HEADER_NUM_CFG 0x12ac
#define GLB_TILE3_TILE_CTRL 0x1300
#define GLB_TILE3_LATENCY 0x1304
#define GLB_TILE3_ST_DMA_HEADER_0 0x1308
#define GLB_TILE3_ST_DMA_HEADER_0_VALIDATE 0x1308
#define GLB_TILE3_ST_DMA_HEADER_0_START_ADDR 0x130c
#define GLB_TILE3_ST_DMA_HEADER_0_NUM_WORDS 0x1310
#define GLB_TILE3_ST_DMA_HEADER_1 0x1314
#define GLB_TILE3_ST_DMA_HEADER_1_VALIDATE 0x1314
#define GLB_TILE3_ST_DMA_HEADER_1_START_ADDR 0x1318
#define GLB_TILE3_ST_DMA_HEADER_1_NUM_WORDS 0x131c
#define GLB_TILE3_ST_DMA_HEADER_2 0x1320
#define GLB_TILE3_ST_DMA_HEADER_2_VALIDATE 0x1320
#define GLB_TILE3_ST_DMA_HEADER_2_START_ADDR 0x1324
#define GLB_TILE3_ST_DMA_HEADER_2_NUM_WORDS 0x1328
#define GLB_TILE3_ST_DMA_HEADER_3 0x132c
#define GLB_TILE3_ST_DMA_HEADER_3_VALIDATE 0x132c
#define GLB_TILE3_ST_DMA_HEADER_3_START_ADDR 0x1330
#define GLB_TILE3_ST_DMA_HEADER_3_NUM_WORDS 0x1334
#define GLB_TILE3_LD_DMA_HEADER_0 0x1338
#define GLB_TILE3_LD_DMA_HEADER_0_VALIDATE 0x1338
#define GLB_TILE3_LD_DMA_HEADER_0_START_ADDR 0x133c
#define GLB_TILE3_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1340
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_0 0x1344
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_1 0x1348
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_2 0x134c
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_3 0x1350
#define GLB_TILE3_LD_DMA_HEADER_1 0x1354
#define GLB_TILE3_LD_DMA_HEADER_1_VALIDATE 0x1354
#define GLB_TILE3_LD_DMA_HEADER_1_START_ADDR 0x1358
#define GLB_TILE3_LD_DMA_HEADER_1_ACTIVE_CTRL 0x135c
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_0 0x1360
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_1 0x1364
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_2 0x1368
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_3 0x136c
#define GLB_TILE3_LD_DMA_HEADER_2 0x1370
#define GLB_TILE3_LD_DMA_HEADER_2_VALIDATE 0x1370
#define GLB_TILE3_LD_DMA_HEADER_2_START_ADDR 0x1374
#define GLB_TILE3_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1378
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_0 0x137c
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_1 0x1380
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_2 0x1384
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_3 0x1388
#define GLB_TILE3_LD_DMA_HEADER_3 0x138c
#define GLB_TILE3_LD_DMA_HEADER_3_VALIDATE 0x138c
#define GLB_TILE3_LD_DMA_HEADER_3_START_ADDR 0x1390
#define GLB_TILE3_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1394
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_0 0x1398
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_1 0x139c
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_2 0x13a0
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_3 0x13a4
#define GLB_TILE3_PC_DMA_HEADER 0x13a8
#define GLB_TILE3_PC_DMA_HEADER_START_ADDR 0x13a8
#define GLB_TILE3_PC_DMA_HEADER_NUM_CFG 0x13ac
#define GLB_TILE4_TILE_CTRL 0x1400
#define GLB_TILE4_LATENCY 0x1404
#define GLB_TILE4_ST_DMA_HEADER_0 0x1408
#define GLB_TILE4_ST_DMA_HEADER_0_VALIDATE 0x1408
#define GLB_TILE4_ST_DMA_HEADER_0_START_ADDR 0x140c
#define GLB_TILE4_ST_DMA_HEADER_0_NUM_WORDS 0x1410
#define GLB_TILE4_ST_DMA_HEADER_1 0x1414
#define GLB_TILE4_ST_DMA_HEADER_1_VALIDATE 0x1414
#define GLB_TILE4_ST_DMA_HEADER_1_START_ADDR 0x1418
#define GLB_TILE4_ST_DMA_HEADER_1_NUM_WORDS 0x141c
#define GLB_TILE4_ST_DMA_HEADER_2 0x1420
#define GLB_TILE4_ST_DMA_HEADER_2_VALIDATE 0x1420
#define GLB_TILE4_ST_DMA_HEADER_2_START_ADDR 0x1424
#define GLB_TILE4_ST_DMA_HEADER_2_NUM_WORDS 0x1428
#define GLB_TILE4_ST_DMA_HEADER_3 0x142c
#define GLB_TILE4_ST_DMA_HEADER_3_VALIDATE 0x142c
#define GLB_TILE4_ST_DMA_HEADER_3_START_ADDR 0x1430
#define GLB_TILE4_ST_DMA_HEADER_3_NUM_WORDS 0x1434
#define GLB_TILE4_LD_DMA_HEADER_0 0x1438
#define GLB_TILE4_LD_DMA_HEADER_0_VALIDATE 0x1438
#define GLB_TILE4_LD_DMA_HEADER_0_START_ADDR 0x143c
#define GLB_TILE4_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1440
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_0 0x1444
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_1 0x1448
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_2 0x144c
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_3 0x1450
#define GLB_TILE4_LD_DMA_HEADER_1 0x1454
#define GLB_TILE4_LD_DMA_HEADER_1_VALIDATE 0x1454
#define GLB_TILE4_LD_DMA_HEADER_1_START_ADDR 0x1458
#define GLB_TILE4_LD_DMA_HEADER_1_ACTIVE_CTRL 0x145c
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_0 0x1460
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_1 0x1464
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_2 0x1468
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_3 0x146c
#define GLB_TILE4_LD_DMA_HEADER_2 0x1470
#define GLB_TILE4_LD_DMA_HEADER_2_VALIDATE 0x1470
#define GLB_TILE4_LD_DMA_HEADER_2_START_ADDR 0x1474
#define GLB_TILE4_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1478
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_0 0x147c
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_1 0x1480
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_2 0x1484
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_3 0x1488
#define GLB_TILE4_LD_DMA_HEADER_3 0x148c
#define GLB_TILE4_LD_DMA_HEADER_3_VALIDATE 0x148c
#define GLB_TILE4_LD_DMA_HEADER_3_START_ADDR 0x1490
#define GLB_TILE4_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1494
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_0 0x1498
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_1 0x149c
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_2 0x14a0
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_3 0x14a4
#define GLB_TILE4_PC_DMA_HEADER 0x14a8
#define GLB_TILE4_PC_DMA_HEADER_START_ADDR 0x14a8
#define GLB_TILE4_PC_DMA_HEADER_NUM_CFG 0x14ac
#define GLB_TILE5_TILE_CTRL 0x1500
#define GLB_TILE5_LATENCY 0x1504
#define GLB_TILE5_ST_DMA_HEADER_0 0x1508
#define GLB_TILE5_ST_DMA_HEADER_0_VALIDATE 0x1508
#define GLB_TILE5_ST_DMA_HEADER_0_START_ADDR 0x150c
#define GLB_TILE5_ST_DMA_HEADER_0_NUM_WORDS 0x1510
#define GLB_TILE5_ST_DMA_HEADER_1 0x1514
#define GLB_TILE5_ST_DMA_HEADER_1_VALIDATE 0x1514
#define GLB_TILE5_ST_DMA_HEADER_1_START_ADDR 0x1518
#define GLB_TILE5_ST_DMA_HEADER_1_NUM_WORDS 0x151c
#define GLB_TILE5_ST_DMA_HEADER_2 0x1520
#define GLB_TILE5_ST_DMA_HEADER_2_VALIDATE 0x1520
#define GLB_TILE5_ST_DMA_HEADER_2_START_ADDR 0x1524
#define GLB_TILE5_ST_DMA_HEADER_2_NUM_WORDS 0x1528
#define GLB_TILE5_ST_DMA_HEADER_3 0x152c
#define GLB_TILE5_ST_DMA_HEADER_3_VALIDATE 0x152c
#define GLB_TILE5_ST_DMA_HEADER_3_START_ADDR 0x1530
#define GLB_TILE5_ST_DMA_HEADER_3_NUM_WORDS 0x1534
#define GLB_TILE5_LD_DMA_HEADER_0 0x1538
#define GLB_TILE5_LD_DMA_HEADER_0_VALIDATE 0x1538
#define GLB_TILE5_LD_DMA_HEADER_0_START_ADDR 0x153c
#define GLB_TILE5_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1540
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_0 0x1544
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_1 0x1548
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_2 0x154c
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_3 0x1550
#define GLB_TILE5_LD_DMA_HEADER_1 0x1554
#define GLB_TILE5_LD_DMA_HEADER_1_VALIDATE 0x1554
#define GLB_TILE5_LD_DMA_HEADER_1_START_ADDR 0x1558
#define GLB_TILE5_LD_DMA_HEADER_1_ACTIVE_CTRL 0x155c
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_0 0x1560
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_1 0x1564
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_2 0x1568
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_3 0x156c
#define GLB_TILE5_LD_DMA_HEADER_2 0x1570
#define GLB_TILE5_LD_DMA_HEADER_2_VALIDATE 0x1570
#define GLB_TILE5_LD_DMA_HEADER_2_START_ADDR 0x1574
#define GLB_TILE5_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1578
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_0 0x157c
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_1 0x1580
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_2 0x1584
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_3 0x1588
#define GLB_TILE5_LD_DMA_HEADER_3 0x158c
#define GLB_TILE5_LD_DMA_HEADER_3_VALIDATE 0x158c
#define GLB_TILE5_LD_DMA_HEADER_3_START_ADDR 0x1590
#define GLB_TILE5_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1594
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_0 0x1598
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_1 0x159c
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_2 0x15a0
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_3 0x15a4
#define GLB_TILE5_PC_DMA_HEADER 0x15a8
#define GLB_TILE5_PC_DMA_HEADER_START_ADDR 0x15a8
#define GLB_TILE5_PC_DMA_HEADER_NUM_CFG 0x15ac
#define GLB_TILE6_TILE_CTRL 0x1600
#define GLB_TILE6_LATENCY 0x1604
#define GLB_TILE6_ST_DMA_HEADER_0 0x1608
#define GLB_TILE6_ST_DMA_HEADER_0_VALIDATE 0x1608
#define GLB_TILE6_ST_DMA_HEADER_0_START_ADDR 0x160c
#define GLB_TILE6_ST_DMA_HEADER_0_NUM_WORDS 0x1610
#define GLB_TILE6_ST_DMA_HEADER_1 0x1614
#define GLB_TILE6_ST_DMA_HEADER_1_VALIDATE 0x1614
#define GLB_TILE6_ST_DMA_HEADER_1_START_ADDR 0x1618
#define GLB_TILE6_ST_DMA_HEADER_1_NUM_WORDS 0x161c
#define GLB_TILE6_ST_DMA_HEADER_2 0x1620
#define GLB_TILE6_ST_DMA_HEADER_2_VALIDATE 0x1620
#define GLB_TILE6_ST_DMA_HEADER_2_START_ADDR 0x1624
#define GLB_TILE6_ST_DMA_HEADER_2_NUM_WORDS 0x1628
#define GLB_TILE6_ST_DMA_HEADER_3 0x162c
#define GLB_TILE6_ST_DMA_HEADER_3_VALIDATE 0x162c
#define GLB_TILE6_ST_DMA_HEADER_3_START_ADDR 0x1630
#define GLB_TILE6_ST_DMA_HEADER_3_NUM_WORDS 0x1634
#define GLB_TILE6_LD_DMA_HEADER_0 0x1638
#define GLB_TILE6_LD_DMA_HEADER_0_VALIDATE 0x1638
#define GLB_TILE6_LD_DMA_HEADER_0_START_ADDR 0x163c
#define GLB_TILE6_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1640
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_0 0x1644
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_1 0x1648
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_2 0x164c
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_3 0x1650
#define GLB_TILE6_LD_DMA_HEADER_1 0x1654
#define GLB_TILE6_LD_DMA_HEADER_1_VALIDATE 0x1654
#define GLB_TILE6_LD_DMA_HEADER_1_START_ADDR 0x1658
#define GLB_TILE6_LD_DMA_HEADER_1_ACTIVE_CTRL 0x165c
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_0 0x1660
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_1 0x1664
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_2 0x1668
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_3 0x166c
#define GLB_TILE6_LD_DMA_HEADER_2 0x1670
#define GLB_TILE6_LD_DMA_HEADER_2_VALIDATE 0x1670
#define GLB_TILE6_LD_DMA_HEADER_2_START_ADDR 0x1674
#define GLB_TILE6_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1678
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_0 0x167c
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_1 0x1680
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_2 0x1684
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_3 0x1688
#define GLB_TILE6_LD_DMA_HEADER_3 0x168c
#define GLB_TILE6_LD_DMA_HEADER_3_VALIDATE 0x168c
#define GLB_TILE6_LD_DMA_HEADER_3_START_ADDR 0x1690
#define GLB_TILE6_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1694
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_0 0x1698
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_1 0x169c
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_2 0x16a0
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_3 0x16a4
#define GLB_TILE6_PC_DMA_HEADER 0x16a8
#define GLB_TILE6_PC_DMA_HEADER_START_ADDR 0x16a8
#define GLB_TILE6_PC_DMA_HEADER_NUM_CFG 0x16ac
#define GLB_TILE7_TILE_CTRL 0x1700
#define GLB_TILE7_LATENCY 0x1704
#define GLB_TILE7_ST_DMA_HEADER_0 0x1708
#define GLB_TILE7_ST_DMA_HEADER_0_VALIDATE 0x1708
#define GLB_TILE7_ST_DMA_HEADER_0_START_ADDR 0x170c
#define GLB_TILE7_ST_DMA_HEADER_0_NUM_WORDS 0x1710
#define GLB_TILE7_ST_DMA_HEADER_1 0x1714
#define GLB_TILE7_ST_DMA_HEADER_1_VALIDATE 0x1714
#define GLB_TILE7_ST_DMA_HEADER_1_START_ADDR 0x1718
#define GLB_TILE7_ST_DMA_HEADER_1_NUM_WORDS 0x171c
#define GLB_TILE7_ST_DMA_HEADER_2 0x1720
#define GLB_TILE7_ST_DMA_HEADER_2_VALIDATE 0x1720
#define GLB_TILE7_ST_DMA_HEADER_2_START_ADDR 0x1724
#define GLB_TILE7_ST_DMA_HEADER_2_NUM_WORDS 0x1728
#define GLB_TILE7_ST_DMA_HEADER_3 0x172c
#define GLB_TILE7_ST_DMA_HEADER_3_VALIDATE 0x172c
#define GLB_TILE7_ST_DMA_HEADER_3_START_ADDR 0x1730
#define GLB_TILE7_ST_DMA_HEADER_3_NUM_WORDS 0x1734
#define GLB_TILE7_LD_DMA_HEADER_0 0x1738
#define GLB_TILE7_LD_DMA_HEADER_0_VALIDATE 0x1738
#define GLB_TILE7_LD_DMA_HEADER_0_START_ADDR 0x173c
#define GLB_TILE7_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1740
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_0 0x1744
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_1 0x1748
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_2 0x174c
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_3 0x1750
#define GLB_TILE7_LD_DMA_HEADER_1 0x1754
#define GLB_TILE7_LD_DMA_HEADER_1_VALIDATE 0x1754
#define GLB_TILE7_LD_DMA_HEADER_1_START_ADDR 0x1758
#define GLB_TILE7_LD_DMA_HEADER_1_ACTIVE_CTRL 0x175c
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_0 0x1760
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_1 0x1764
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_2 0x1768
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_3 0x176c
#define GLB_TILE7_LD_DMA_HEADER_2 0x1770
#define GLB_TILE7_LD_DMA_HEADER_2_VALIDATE 0x1770
#define GLB_TILE7_LD_DMA_HEADER_2_START_ADDR 0x1774
#define GLB_TILE7_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1778
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_0 0x177c
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_1 0x1780
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_2 0x1784
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_3 0x1788
#define GLB_TILE7_LD_DMA_HEADER_3 0x178c
#define GLB_TILE7_LD_DMA_HEADER_3_VALIDATE 0x178c
#define GLB_TILE7_LD_DMA_HEADER_3_START_ADDR 0x1790
#define GLB_TILE7_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1794
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_0 0x1798
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_1 0x179c
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_2 0x17a0
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_3 0x17a4
#define GLB_TILE7_PC_DMA_HEADER 0x17a8
#define GLB_TILE7_PC_DMA_HEADER_START_ADDR 0x17a8
#define GLB_TILE7_PC_DMA_HEADER_NUM_CFG 0x17ac
#define GLB_TILE8_TILE_CTRL 0x1800
#define GLB_TILE8_LATENCY 0x1804
#define GLB_TILE8_ST_DMA_HEADER_0 0x1808
#define GLB_TILE8_ST_DMA_HEADER_0_VALIDATE 0x1808
#define GLB_TILE8_ST_DMA_HEADER_0_START_ADDR 0x180c
#define GLB_TILE8_ST_DMA_HEADER_0_NUM_WORDS 0x1810
#define GLB_TILE8_ST_DMA_HEADER_1 0x1814
#define GLB_TILE8_ST_DMA_HEADER_1_VALIDATE 0x1814
#define GLB_TILE8_ST_DMA_HEADER_1_START_ADDR 0x1818
#define GLB_TILE8_ST_DMA_HEADER_1_NUM_WORDS 0x181c
#define GLB_TILE8_ST_DMA_HEADER_2 0x1820
#define GLB_TILE8_ST_DMA_HEADER_2_VALIDATE 0x1820
#define GLB_TILE8_ST_DMA_HEADER_2_START_ADDR 0x1824
#define GLB_TILE8_ST_DMA_HEADER_2_NUM_WORDS 0x1828
#define GLB_TILE8_ST_DMA_HEADER_3 0x182c
#define GLB_TILE8_ST_DMA_HEADER_3_VALIDATE 0x182c
#define GLB_TILE8_ST_DMA_HEADER_3_START_ADDR 0x1830
#define GLB_TILE8_ST_DMA_HEADER_3_NUM_WORDS 0x1834
#define GLB_TILE8_LD_DMA_HEADER_0 0x1838
#define GLB_TILE8_LD_DMA_HEADER_0_VALIDATE 0x1838
#define GLB_TILE8_LD_DMA_HEADER_0_START_ADDR 0x183c
#define GLB_TILE8_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1840
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_0 0x1844
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_1 0x1848
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_2 0x184c
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_3 0x1850
#define GLB_TILE8_LD_DMA_HEADER_1 0x1854
#define GLB_TILE8_LD_DMA_HEADER_1_VALIDATE 0x1854
#define GLB_TILE8_LD_DMA_HEADER_1_START_ADDR 0x1858
#define GLB_TILE8_LD_DMA_HEADER_1_ACTIVE_CTRL 0x185c
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_0 0x1860
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_1 0x1864
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_2 0x1868
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_3 0x186c
#define GLB_TILE8_LD_DMA_HEADER_2 0x1870
#define GLB_TILE8_LD_DMA_HEADER_2_VALIDATE 0x1870
#define GLB_TILE8_LD_DMA_HEADER_2_START_ADDR 0x1874
#define GLB_TILE8_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1878
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_0 0x187c
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_1 0x1880
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_2 0x1884
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_3 0x1888
#define GLB_TILE8_LD_DMA_HEADER_3 0x188c
#define GLB_TILE8_LD_DMA_HEADER_3_VALIDATE 0x188c
#define GLB_TILE8_LD_DMA_HEADER_3_START_ADDR 0x1890
#define GLB_TILE8_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1894
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_0 0x1898
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_1 0x189c
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_2 0x18a0
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_3 0x18a4
#define GLB_TILE8_PC_DMA_HEADER 0x18a8
#define GLB_TILE8_PC_DMA_HEADER_START_ADDR 0x18a8
#define GLB_TILE8_PC_DMA_HEADER_NUM_CFG 0x18ac
#define GLB_TILE9_TILE_CTRL 0x1900
#define GLB_TILE9_LATENCY 0x1904
#define GLB_TILE9_ST_DMA_HEADER_0 0x1908
#define GLB_TILE9_ST_DMA_HEADER_0_VALIDATE 0x1908
#define GLB_TILE9_ST_DMA_HEADER_0_START_ADDR 0x190c
#define GLB_TILE9_ST_DMA_HEADER_0_NUM_WORDS 0x1910
#define GLB_TILE9_ST_DMA_HEADER_1 0x1914
#define GLB_TILE9_ST_DMA_HEADER_1_VALIDATE 0x1914
#define GLB_TILE9_ST_DMA_HEADER_1_START_ADDR 0x1918
#define GLB_TILE9_ST_DMA_HEADER_1_NUM_WORDS 0x191c
#define GLB_TILE9_ST_DMA_HEADER_2 0x1920
#define GLB_TILE9_ST_DMA_HEADER_2_VALIDATE 0x1920
#define GLB_TILE9_ST_DMA_HEADER_2_START_ADDR 0x1924
#define GLB_TILE9_ST_DMA_HEADER_2_NUM_WORDS 0x1928
#define GLB_TILE9_ST_DMA_HEADER_3 0x192c
#define GLB_TILE9_ST_DMA_HEADER_3_VALIDATE 0x192c
#define GLB_TILE9_ST_DMA_HEADER_3_START_ADDR 0x1930
#define GLB_TILE9_ST_DMA_HEADER_3_NUM_WORDS 0x1934
#define GLB_TILE9_LD_DMA_HEADER_0 0x1938
#define GLB_TILE9_LD_DMA_HEADER_0_VALIDATE 0x1938
#define GLB_TILE9_LD_DMA_HEADER_0_START_ADDR 0x193c
#define GLB_TILE9_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1940
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_0 0x1944
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_1 0x1948
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_2 0x194c
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_3 0x1950
#define GLB_TILE9_LD_DMA_HEADER_1 0x1954
#define GLB_TILE9_LD_DMA_HEADER_1_VALIDATE 0x1954
#define GLB_TILE9_LD_DMA_HEADER_1_START_ADDR 0x1958
#define GLB_TILE9_LD_DMA_HEADER_1_ACTIVE_CTRL 0x195c
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_0 0x1960
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_1 0x1964
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_2 0x1968
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_3 0x196c
#define GLB_TILE9_LD_DMA_HEADER_2 0x1970
#define GLB_TILE9_LD_DMA_HEADER_2_VALIDATE 0x1970
#define GLB_TILE9_LD_DMA_HEADER_2_START_ADDR 0x1974
#define GLB_TILE9_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1978
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_0 0x197c
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_1 0x1980
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_2 0x1984
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_3 0x1988
#define GLB_TILE9_LD_DMA_HEADER_3 0x198c
#define GLB_TILE9_LD_DMA_HEADER_3_VALIDATE 0x198c
#define GLB_TILE9_LD_DMA_HEADER_3_START_ADDR 0x1990
#define GLB_TILE9_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1994
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_0 0x1998
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_1 0x199c
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_2 0x19a0
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_3 0x19a4
#define GLB_TILE9_PC_DMA_HEADER 0x19a8
#define GLB_TILE9_PC_DMA_HEADER_START_ADDR 0x19a8
#define GLB_TILE9_PC_DMA_HEADER_NUM_CFG 0x19ac
#define GLB_TILE10_TILE_CTRL 0x1a00
#define GLB_TILE10_LATENCY 0x1a04
#define GLB_TILE10_ST_DMA_HEADER_0 0x1a08
#define GLB_TILE10_ST_DMA_HEADER_0_VALIDATE 0x1a08
#define GLB_TILE10_ST_DMA_HEADER_0_START_ADDR 0x1a0c
#define GLB_TILE10_ST_DMA_HEADER_0_NUM_WORDS 0x1a10
#define GLB_TILE10_ST_DMA_HEADER_1 0x1a14
#define GLB_TILE10_ST_DMA_HEADER_1_VALIDATE 0x1a14
#define GLB_TILE10_ST_DMA_HEADER_1_START_ADDR 0x1a18
#define GLB_TILE10_ST_DMA_HEADER_1_NUM_WORDS 0x1a1c
#define GLB_TILE10_ST_DMA_HEADER_2 0x1a20
#define GLB_TILE10_ST_DMA_HEADER_2_VALIDATE 0x1a20
#define GLB_TILE10_ST_DMA_HEADER_2_START_ADDR 0x1a24
#define GLB_TILE10_ST_DMA_HEADER_2_NUM_WORDS 0x1a28
#define GLB_TILE10_ST_DMA_HEADER_3 0x1a2c
#define GLB_TILE10_ST_DMA_HEADER_3_VALIDATE 0x1a2c
#define GLB_TILE10_ST_DMA_HEADER_3_START_ADDR 0x1a30
#define GLB_TILE10_ST_DMA_HEADER_3_NUM_WORDS 0x1a34
#define GLB_TILE10_LD_DMA_HEADER_0 0x1a38
#define GLB_TILE10_LD_DMA_HEADER_0_VALIDATE 0x1a38
#define GLB_TILE10_LD_DMA_HEADER_0_START_ADDR 0x1a3c
#define GLB_TILE10_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1a40
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_0 0x1a44
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_1 0x1a48
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_2 0x1a4c
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_3 0x1a50
#define GLB_TILE10_LD_DMA_HEADER_1 0x1a54
#define GLB_TILE10_LD_DMA_HEADER_1_VALIDATE 0x1a54
#define GLB_TILE10_LD_DMA_HEADER_1_START_ADDR 0x1a58
#define GLB_TILE10_LD_DMA_HEADER_1_ACTIVE_CTRL 0x1a5c
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_0 0x1a60
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_1 0x1a64
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_2 0x1a68
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_3 0x1a6c
#define GLB_TILE10_LD_DMA_HEADER_2 0x1a70
#define GLB_TILE10_LD_DMA_HEADER_2_VALIDATE 0x1a70
#define GLB_TILE10_LD_DMA_HEADER_2_START_ADDR 0x1a74
#define GLB_TILE10_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1a78
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_0 0x1a7c
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_1 0x1a80
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_2 0x1a84
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_3 0x1a88
#define GLB_TILE10_LD_DMA_HEADER_3 0x1a8c
#define GLB_TILE10_LD_DMA_HEADER_3_VALIDATE 0x1a8c
#define GLB_TILE10_LD_DMA_HEADER_3_START_ADDR 0x1a90
#define GLB_TILE10_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1a94
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_0 0x1a98
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_1 0x1a9c
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_2 0x1aa0
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_3 0x1aa4
#define GLB_TILE10_PC_DMA_HEADER 0x1aa8
#define GLB_TILE10_PC_DMA_HEADER_START_ADDR 0x1aa8
#define GLB_TILE10_PC_DMA_HEADER_NUM_CFG 0x1aac
#define GLB_TILE11_TILE_CTRL 0x1b00
#define GLB_TILE11_LATENCY 0x1b04
#define GLB_TILE11_ST_DMA_HEADER_0 0x1b08
#define GLB_TILE11_ST_DMA_HEADER_0_VALIDATE 0x1b08
#define GLB_TILE11_ST_DMA_HEADER_0_START_ADDR 0x1b0c
#define GLB_TILE11_ST_DMA_HEADER_0_NUM_WORDS 0x1b10
#define GLB_TILE11_ST_DMA_HEADER_1 0x1b14
#define GLB_TILE11_ST_DMA_HEADER_1_VALIDATE 0x1b14
#define GLB_TILE11_ST_DMA_HEADER_1_START_ADDR 0x1b18
#define GLB_TILE11_ST_DMA_HEADER_1_NUM_WORDS 0x1b1c
#define GLB_TILE11_ST_DMA_HEADER_2 0x1b20
#define GLB_TILE11_ST_DMA_HEADER_2_VALIDATE 0x1b20
#define GLB_TILE11_ST_DMA_HEADER_2_START_ADDR 0x1b24
#define GLB_TILE11_ST_DMA_HEADER_2_NUM_WORDS 0x1b28
#define GLB_TILE11_ST_DMA_HEADER_3 0x1b2c
#define GLB_TILE11_ST_DMA_HEADER_3_VALIDATE 0x1b2c
#define GLB_TILE11_ST_DMA_HEADER_3_START_ADDR 0x1b30
#define GLB_TILE11_ST_DMA_HEADER_3_NUM_WORDS 0x1b34
#define GLB_TILE11_LD_DMA_HEADER_0 0x1b38
#define GLB_TILE11_LD_DMA_HEADER_0_VALIDATE 0x1b38
#define GLB_TILE11_LD_DMA_HEADER_0_START_ADDR 0x1b3c
#define GLB_TILE11_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1b40
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_0 0x1b44
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_1 0x1b48
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_2 0x1b4c
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_3 0x1b50
#define GLB_TILE11_LD_DMA_HEADER_1 0x1b54
#define GLB_TILE11_LD_DMA_HEADER_1_VALIDATE 0x1b54
#define GLB_TILE11_LD_DMA_HEADER_1_START_ADDR 0x1b58
#define GLB_TILE11_LD_DMA_HEADER_1_ACTIVE_CTRL 0x1b5c
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_0 0x1b60
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_1 0x1b64
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_2 0x1b68
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_3 0x1b6c
#define GLB_TILE11_LD_DMA_HEADER_2 0x1b70
#define GLB_TILE11_LD_DMA_HEADER_2_VALIDATE 0x1b70
#define GLB_TILE11_LD_DMA_HEADER_2_START_ADDR 0x1b74
#define GLB_TILE11_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1b78
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_0 0x1b7c
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_1 0x1b80
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_2 0x1b84
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_3 0x1b88
#define GLB_TILE11_LD_DMA_HEADER_3 0x1b8c
#define GLB_TILE11_LD_DMA_HEADER_3_VALIDATE 0x1b8c
#define GLB_TILE11_LD_DMA_HEADER_3_START_ADDR 0x1b90
#define GLB_TILE11_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1b94
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_0 0x1b98
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_1 0x1b9c
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_2 0x1ba0
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_3 0x1ba4
#define GLB_TILE11_PC_DMA_HEADER 0x1ba8
#define GLB_TILE11_PC_DMA_HEADER_START_ADDR 0x1ba8
#define GLB_TILE11_PC_DMA_HEADER_NUM_CFG 0x1bac
#define GLB_TILE12_TILE_CTRL 0x1c00
#define GLB_TILE12_LATENCY 0x1c04
#define GLB_TILE12_ST_DMA_HEADER_0 0x1c08
#define GLB_TILE12_ST_DMA_HEADER_0_VALIDATE 0x1c08
#define GLB_TILE12_ST_DMA_HEADER_0_START_ADDR 0x1c0c
#define GLB_TILE12_ST_DMA_HEADER_0_NUM_WORDS 0x1c10
#define GLB_TILE12_ST_DMA_HEADER_1 0x1c14
#define GLB_TILE12_ST_DMA_HEADER_1_VALIDATE 0x1c14
#define GLB_TILE12_ST_DMA_HEADER_1_START_ADDR 0x1c18
#define GLB_TILE12_ST_DMA_HEADER_1_NUM_WORDS 0x1c1c
#define GLB_TILE12_ST_DMA_HEADER_2 0x1c20
#define GLB_TILE12_ST_DMA_HEADER_2_VALIDATE 0x1c20
#define GLB_TILE12_ST_DMA_HEADER_2_START_ADDR 0x1c24
#define GLB_TILE12_ST_DMA_HEADER_2_NUM_WORDS 0x1c28
#define GLB_TILE12_ST_DMA_HEADER_3 0x1c2c
#define GLB_TILE12_ST_DMA_HEADER_3_VALIDATE 0x1c2c
#define GLB_TILE12_ST_DMA_HEADER_3_START_ADDR 0x1c30
#define GLB_TILE12_ST_DMA_HEADER_3_NUM_WORDS 0x1c34
#define GLB_TILE12_LD_DMA_HEADER_0 0x1c38
#define GLB_TILE12_LD_DMA_HEADER_0_VALIDATE 0x1c38
#define GLB_TILE12_LD_DMA_HEADER_0_START_ADDR 0x1c3c
#define GLB_TILE12_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1c40
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_0 0x1c44
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_1 0x1c48
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_2 0x1c4c
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_3 0x1c50
#define GLB_TILE12_LD_DMA_HEADER_1 0x1c54
#define GLB_TILE12_LD_DMA_HEADER_1_VALIDATE 0x1c54
#define GLB_TILE12_LD_DMA_HEADER_1_START_ADDR 0x1c58
#define GLB_TILE12_LD_DMA_HEADER_1_ACTIVE_CTRL 0x1c5c
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_0 0x1c60
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_1 0x1c64
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_2 0x1c68
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_3 0x1c6c
#define GLB_TILE12_LD_DMA_HEADER_2 0x1c70
#define GLB_TILE12_LD_DMA_HEADER_2_VALIDATE 0x1c70
#define GLB_TILE12_LD_DMA_HEADER_2_START_ADDR 0x1c74
#define GLB_TILE12_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1c78
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_0 0x1c7c
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_1 0x1c80
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_2 0x1c84
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_3 0x1c88
#define GLB_TILE12_LD_DMA_HEADER_3 0x1c8c
#define GLB_TILE12_LD_DMA_HEADER_3_VALIDATE 0x1c8c
#define GLB_TILE12_LD_DMA_HEADER_3_START_ADDR 0x1c90
#define GLB_TILE12_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1c94
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_0 0x1c98
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_1 0x1c9c
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_2 0x1ca0
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_3 0x1ca4
#define GLB_TILE12_PC_DMA_HEADER 0x1ca8
#define GLB_TILE12_PC_DMA_HEADER_START_ADDR 0x1ca8
#define GLB_TILE12_PC_DMA_HEADER_NUM_CFG 0x1cac
#define GLB_TILE13_TILE_CTRL 0x1d00
#define GLB_TILE13_LATENCY 0x1d04
#define GLB_TILE13_ST_DMA_HEADER_0 0x1d08
#define GLB_TILE13_ST_DMA_HEADER_0_VALIDATE 0x1d08
#define GLB_TILE13_ST_DMA_HEADER_0_START_ADDR 0x1d0c
#define GLB_TILE13_ST_DMA_HEADER_0_NUM_WORDS 0x1d10
#define GLB_TILE13_ST_DMA_HEADER_1 0x1d14
#define GLB_TILE13_ST_DMA_HEADER_1_VALIDATE 0x1d14
#define GLB_TILE13_ST_DMA_HEADER_1_START_ADDR 0x1d18
#define GLB_TILE13_ST_DMA_HEADER_1_NUM_WORDS 0x1d1c
#define GLB_TILE13_ST_DMA_HEADER_2 0x1d20
#define GLB_TILE13_ST_DMA_HEADER_2_VALIDATE 0x1d20
#define GLB_TILE13_ST_DMA_HEADER_2_START_ADDR 0x1d24
#define GLB_TILE13_ST_DMA_HEADER_2_NUM_WORDS 0x1d28
#define GLB_TILE13_ST_DMA_HEADER_3 0x1d2c
#define GLB_TILE13_ST_DMA_HEADER_3_VALIDATE 0x1d2c
#define GLB_TILE13_ST_DMA_HEADER_3_START_ADDR 0x1d30
#define GLB_TILE13_ST_DMA_HEADER_3_NUM_WORDS 0x1d34
#define GLB_TILE13_LD_DMA_HEADER_0 0x1d38
#define GLB_TILE13_LD_DMA_HEADER_0_VALIDATE 0x1d38
#define GLB_TILE13_LD_DMA_HEADER_0_START_ADDR 0x1d3c
#define GLB_TILE13_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1d40
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_0 0x1d44
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_1 0x1d48
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_2 0x1d4c
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_3 0x1d50
#define GLB_TILE13_LD_DMA_HEADER_1 0x1d54
#define GLB_TILE13_LD_DMA_HEADER_1_VALIDATE 0x1d54
#define GLB_TILE13_LD_DMA_HEADER_1_START_ADDR 0x1d58
#define GLB_TILE13_LD_DMA_HEADER_1_ACTIVE_CTRL 0x1d5c
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_0 0x1d60
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_1 0x1d64
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_2 0x1d68
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_3 0x1d6c
#define GLB_TILE13_LD_DMA_HEADER_2 0x1d70
#define GLB_TILE13_LD_DMA_HEADER_2_VALIDATE 0x1d70
#define GLB_TILE13_LD_DMA_HEADER_2_START_ADDR 0x1d74
#define GLB_TILE13_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1d78
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_0 0x1d7c
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_1 0x1d80
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_2 0x1d84
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_3 0x1d88
#define GLB_TILE13_LD_DMA_HEADER_3 0x1d8c
#define GLB_TILE13_LD_DMA_HEADER_3_VALIDATE 0x1d8c
#define GLB_TILE13_LD_DMA_HEADER_3_START_ADDR 0x1d90
#define GLB_TILE13_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1d94
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_0 0x1d98
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_1 0x1d9c
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_2 0x1da0
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_3 0x1da4
#define GLB_TILE13_PC_DMA_HEADER 0x1da8
#define GLB_TILE13_PC_DMA_HEADER_START_ADDR 0x1da8
#define GLB_TILE13_PC_DMA_HEADER_NUM_CFG 0x1dac
#define GLB_TILE14_TILE_CTRL 0x1e00
#define GLB_TILE14_LATENCY 0x1e04
#define GLB_TILE14_ST_DMA_HEADER_0 0x1e08
#define GLB_TILE14_ST_DMA_HEADER_0_VALIDATE 0x1e08
#define GLB_TILE14_ST_DMA_HEADER_0_START_ADDR 0x1e0c
#define GLB_TILE14_ST_DMA_HEADER_0_NUM_WORDS 0x1e10
#define GLB_TILE14_ST_DMA_HEADER_1 0x1e14
#define GLB_TILE14_ST_DMA_HEADER_1_VALIDATE 0x1e14
#define GLB_TILE14_ST_DMA_HEADER_1_START_ADDR 0x1e18
#define GLB_TILE14_ST_DMA_HEADER_1_NUM_WORDS 0x1e1c
#define GLB_TILE14_ST_DMA_HEADER_2 0x1e20
#define GLB_TILE14_ST_DMA_HEADER_2_VALIDATE 0x1e20
#define GLB_TILE14_ST_DMA_HEADER_2_START_ADDR 0x1e24
#define GLB_TILE14_ST_DMA_HEADER_2_NUM_WORDS 0x1e28
#define GLB_TILE14_ST_DMA_HEADER_3 0x1e2c
#define GLB_TILE14_ST_DMA_HEADER_3_VALIDATE 0x1e2c
#define GLB_TILE14_ST_DMA_HEADER_3_START_ADDR 0x1e30
#define GLB_TILE14_ST_DMA_HEADER_3_NUM_WORDS 0x1e34
#define GLB_TILE14_LD_DMA_HEADER_0 0x1e38
#define GLB_TILE14_LD_DMA_HEADER_0_VALIDATE 0x1e38
#define GLB_TILE14_LD_DMA_HEADER_0_START_ADDR 0x1e3c
#define GLB_TILE14_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1e40
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_0 0x1e44
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_1 0x1e48
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_2 0x1e4c
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_3 0x1e50
#define GLB_TILE14_LD_DMA_HEADER_1 0x1e54
#define GLB_TILE14_LD_DMA_HEADER_1_VALIDATE 0x1e54
#define GLB_TILE14_LD_DMA_HEADER_1_START_ADDR 0x1e58
#define GLB_TILE14_LD_DMA_HEADER_1_ACTIVE_CTRL 0x1e5c
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_0 0x1e60
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_1 0x1e64
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_2 0x1e68
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_3 0x1e6c
#define GLB_TILE14_LD_DMA_HEADER_2 0x1e70
#define GLB_TILE14_LD_DMA_HEADER_2_VALIDATE 0x1e70
#define GLB_TILE14_LD_DMA_HEADER_2_START_ADDR 0x1e74
#define GLB_TILE14_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1e78
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_0 0x1e7c
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_1 0x1e80
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_2 0x1e84
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_3 0x1e88
#define GLB_TILE14_LD_DMA_HEADER_3 0x1e8c
#define GLB_TILE14_LD_DMA_HEADER_3_VALIDATE 0x1e8c
#define GLB_TILE14_LD_DMA_HEADER_3_START_ADDR 0x1e90
#define GLB_TILE14_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1e94
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_0 0x1e98
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_1 0x1e9c
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_2 0x1ea0
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_3 0x1ea4
#define GLB_TILE14_PC_DMA_HEADER 0x1ea8
#define GLB_TILE14_PC_DMA_HEADER_START_ADDR 0x1ea8
#define GLB_TILE14_PC_DMA_HEADER_NUM_CFG 0x1eac
#define GLB_TILE15_TILE_CTRL 0x1f00
#define GLB_TILE15_LATENCY 0x1f04
#define GLB_TILE15_ST_DMA_HEADER_0 0x1f08
#define GLB_TILE15_ST_DMA_HEADER_0_VALIDATE 0x1f08
#define GLB_TILE15_ST_DMA_HEADER_0_START_ADDR 0x1f0c
#define GLB_TILE15_ST_DMA_HEADER_0_NUM_WORDS 0x1f10
#define GLB_TILE15_ST_DMA_HEADER_1 0x1f14
#define GLB_TILE15_ST_DMA_HEADER_1_VALIDATE 0x1f14
#define GLB_TILE15_ST_DMA_HEADER_1_START_ADDR 0x1f18
#define GLB_TILE15_ST_DMA_HEADER_1_NUM_WORDS 0x1f1c
#define GLB_TILE15_ST_DMA_HEADER_2 0x1f20
#define GLB_TILE15_ST_DMA_HEADER_2_VALIDATE 0x1f20
#define GLB_TILE15_ST_DMA_HEADER_2_START_ADDR 0x1f24
#define GLB_TILE15_ST_DMA_HEADER_2_NUM_WORDS 0x1f28
#define GLB_TILE15_ST_DMA_HEADER_3 0x1f2c
#define GLB_TILE15_ST_DMA_HEADER_3_VALIDATE 0x1f2c
#define GLB_TILE15_ST_DMA_HEADER_3_START_ADDR 0x1f30
#define GLB_TILE15_ST_DMA_HEADER_3_NUM_WORDS 0x1f34
#define GLB_TILE15_LD_DMA_HEADER_0 0x1f38
#define GLB_TILE15_LD_DMA_HEADER_0_VALIDATE 0x1f38
#define GLB_TILE15_LD_DMA_HEADER_0_START_ADDR 0x1f3c
#define GLB_TILE15_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1f40
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_0 0x1f44
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_1 0x1f48
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_2 0x1f4c
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_3 0x1f50
#define GLB_TILE15_LD_DMA_HEADER_1 0x1f54
#define GLB_TILE15_LD_DMA_HEADER_1_VALIDATE 0x1f54
#define GLB_TILE15_LD_DMA_HEADER_1_START_ADDR 0x1f58
#define GLB_TILE15_LD_DMA_HEADER_1_ACTIVE_CTRL 0x1f5c
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_0 0x1f60
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_1 0x1f64
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_2 0x1f68
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_3 0x1f6c
#define GLB_TILE15_LD_DMA_HEADER_2 0x1f70
#define GLB_TILE15_LD_DMA_HEADER_2_VALIDATE 0x1f70
#define GLB_TILE15_LD_DMA_HEADER_2_START_ADDR 0x1f74
#define GLB_TILE15_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1f78
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_0 0x1f7c
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_1 0x1f80
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_2 0x1f84
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_3 0x1f88
#define GLB_TILE15_LD_DMA_HEADER_3 0x1f8c
#define GLB_TILE15_LD_DMA_HEADER_3_VALIDATE 0x1f8c
#define GLB_TILE15_LD_DMA_HEADER_3_START_ADDR 0x1f90
#define GLB_TILE15_LD_DMA_HEADER_3_ACTIVE_CTRL 0x1f94
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_0 0x1f98
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_1 0x1f9c
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_2 0x1fa0
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_3 0x1fa4
#define GLB_TILE15_PC_DMA_HEADER 0x1fa8
#define GLB_TILE15_PC_DMA_HEADER_START_ADDR 0x1fa8
#define GLB_TILE15_PC_DMA_HEADER_NUM_CFG 0x1fac
