--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Core.twx Core.ncd -o Core.twr Core.pcf -ucf Core.ucf

Design file:              Core.ncd
Physical constraint file: Core.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK10I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RDATAI<0>   |    6.023(R)|      SLOW  |   -0.518(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<1>   |    6.268(R)|      SLOW  |   -0.289(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<2>   |    5.585(R)|      SLOW  |    0.092(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<3>   |    5.094(R)|      SLOW  |   -0.347(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<4>   |    5.387(R)|      SLOW  |   -0.351(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<5>   |    5.371(R)|      SLOW  |   -0.240(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<6>   |    5.140(R)|      SLOW  |   -0.083(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RDATAI<7>   |    5.166(R)|      SLOW  |   -0.263(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
RENABP      |    4.585(R)|      SLOW  |    0.224(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
TAVAILP     |    1.323(R)|      SLOW  |   -0.190(R)|      SLOW  |CLK10I_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK10I to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLKDIV8_UP  |         8.535(R)|      SLOW  |         3.445(R)|      FAST  |CLK10I_BUFGP      |   0.000|
COL         |         7.713(R)|      SLOW  |         2.855(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RBYTEP      |         8.604(R)|      SLOW  |         3.499(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RCLEANP     |         9.245(R)|      SLOW  |         3.892(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RCVNGP      |         9.672(R)|      SLOW  |         4.087(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<0>   |         8.839(R)|      SLOW  |         3.583(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<1>   |         8.523(R)|      SLOW  |         3.403(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<2>   |         8.599(R)|      SLOW  |         3.438(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<3>   |         8.894(R)|      SLOW  |         3.633(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<4>   |         8.864(R)|      SLOW  |         3.609(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<5>   |         8.973(R)|      SLOW  |         3.666(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<6>   |         8.755(R)|      SLOW  |         3.549(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDATAO<7>   |         8.888(R)|      SLOW  |         3.632(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RDONEP      |         8.570(R)|      SLOW  |         3.477(R)|      FAST  |CLK10I_BUFGP      |   0.000|
RSMATIP     |         8.667(R)|      SLOW  |         3.542(R)|      FAST  |CLK10I_BUFGP      |   0.000|
TRNSMTP     |         8.348(R)|      SLOW  |         3.363(R)|      FAST  |CLK10I_BUFGP      |   0.000|
TSTARTP     |         8.925(R)|      SLOW  |         3.655(R)|      FAST  |CLK10I_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK10I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK10I         |    4.648|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec  1 13:23:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



