
****** PlanAhead v14.4
  **** Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Serrano/Desktop/SED/pa.fromNetlist.tcl
# create_project -name jod -dir "C:/Users/Serrano/Desktop/SED/planAhead_run_3" -part xc3s200ft256-5
create_project: Time (s): elapsed = 00:01:15 . Memory (MB): peak = 300.090 ; gain = 0.000
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Serrano/Desktop/SED/INTERFACE.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Serrano/Desktop/SED} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "INTERFACE.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Serrano/Desktop/SED/INTERFACE.ucf' to fileset 'constrs_1'
# add_files [list {INTERFACE.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-5
Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design INTERFACE.ngc ...
WARNING:NetListWriters:298 - No output is written to INTERFACE.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file INTERFACE.edif ...
ngc2edif: Total memory usage is 60416 kilobytes

Parsing EDIF File [./planAhead_run_3/jod.data/cache/INTERFACE_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/jod.data/cache/INTERFACE_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from D:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/Users/Serrano/Desktop/SED/INTERFACE.ucf]
Finished Parsing UCF File [C:/Users/Serrano/Desktop/SED/INTERFACE.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6781a007
link_design: Time (s): elapsed = 00:01:21 . Memory (MB): peak = 300.090 ; gain = 0.000
set_property iostandard LVCMOS33 [get_ports [list {code[7]} {code[6]} {code[5]} {code[4]} {code[3]} {code[2]} {code[1]} {code[0]} {digctrl[3]} {digctrl[2]} {digctrl[1]} {digctrl[0]} {digsel[3]} {digsel[2]} {digsel[1]} {digsel[0]} {segment[7]} {segment[6]} {segment[5]} {segment[4]} {segment[3]} {segment[2]} {segment[1]} {segment[0]} clk]]
set_property drive 12 [get_ports [list {code[7]} {code[6]} {code[5]} {code[4]} {code[3]} {code[2]} {code[1]} {code[0]} {digctrl[3]} {digctrl[2]} {digctrl[1]} {digctrl[0]} {digsel[3]} {digsel[2]} {digsel[1]} {digsel[0]} {segment[7]} {segment[6]} {segment[5]} {segment[4]} {segment[3]} {segment[2]} {segment[1]} {segment[0]} clk]]
set_property slew SLOW [get_ports [list {code[7]} {code[6]} {code[5]} {code[4]} {code[3]} {code[2]} {code[1]} {code[0]} {digctrl[3]} {digctrl[2]} {digctrl[1]} {digctrl[0]} {digsel[3]} {digsel[2]} {digsel[1]} {digsel[0]} {segment[7]} {segment[6]} {segment[5]} {segment[4]} {segment[3]} {segment[2]} {segment[1]} {segment[0]} clk]]
startgroup
set_property package_pin E14 [get_ports {code[7]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {code[6]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {code[5]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {code[0]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {code[1]}]
endgroup
set_property package_pin "" [get_ports [list  {code[6]}]]
set_property package_pin "" [get_ports [list  {code[7]}]]
set_property package_pin "" [get_ports [list  {code[2]}]]
set_property package_pin "" [get_ports [list  {code[5]}]]
startgroup
set_property package_pin E14 [get_ports {code[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {code[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {code[3]}]
endgroup
set_property package_pin "" [get_ports [list  {code[5]}]]
startgroup
set_property package_pin P15 [get_ports {code[4]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {code[5]}]
endgroup
startgroup
set_property package_pin F13 [get_ports {code[6]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {code[7]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {digctrl[0]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {digctrl[1]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {digctrl[2]}]
endgroup
startgroup
set_property iostandard {} [get_ports [list {digctrl[3]}]]
set_property slew {} [get_ports [list {digctrl[3]}]]
set_property drive {} [get_ports [list {digctrl[3]}]]
endgroup
set_property is_loc_fixed false [get_ports [list  {digctrl[0]}]]
startgroup
set_property package_pin E13 [get_ports {digctrl[3]}]
endgroup
set_property package_pin "" [get_ports [list  {digsel[3]}]]
set_property package_pin "" [get_ports [list  {digsel[3]}]]
set_property is_loc_fixed true [get_ports [list  {digctrl[0]}]]
startgroup
set_property package_pin L14 [get_ports {digsel[3]}]
endgroup
set_property package_pin "" [get_ports [list  {digsel[2]}]]
startgroup
set_property package_pin L13 [get_ports {digsel[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {digsel[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {digsel[2]}]
endgroup
set_property package_pin "" [get_ports [list  {segment[7]}]]
set_property package_pin "" [get_ports [list  {code[7]}]]
startgroup
set_property package_pin N16 [get_ports {segment[7]}]
endgroup
set_property package_pin "" [get_ports [list  {code[6]}]]
startgroup
set_property package_pin F13 [get_ports {segment[6]}]
endgroup
set_property package_pin "" [get_ports [list  {segment[0]}]]
set_property package_pin "" [get_ports [list  {code[0]}]]
startgroup
set_property package_pin E14 [get_ports {code[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {code[2]}]
endgroup
set_property package_pin "" [get_ports [list  {code[3]}]]
set_property package_pin "" [get_ports [list  {code[4]}]]
set_property package_pin "" [get_ports [list  {code[2]}]]
set_property package_pin "" [get_ports [list  {code[1]}]]
set_property package_pin "" [get_ports [list  {code[5]}]]
set_property package_pin "" [get_ports [list  {segment[6]}]]
set_property package_pin "" [get_ports [list  {segment[7]}]]
startgroup
set_property package_pin P16 [get_ports {segment[0]}]
endgroup
startgroup
set_property package_pin E14 [get_ports {segment[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {segment[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {segment[3]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {segment[4]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {segment[5]}]
endgroup
startgroup
set_property package_pin F13 [get_ports {segment[6]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {segment[7]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {code[0]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {code[1]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {code[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {code[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {code[4]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {code[5]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {code[6]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {code[7]}]
endgroup
save_constraints
