Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 30 23:34:03 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_passthrough_timing_summary_routed.rpt -pb hdmi_passthrough_timing_summary_routed.pb -rpx hdmi_passthrough_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_passthrough
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 25 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.529      -28.277                     23                   34        0.069        0.000                      0                   34       -0.799       -0.799                       1                    33  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.780}        13.559          73.750          
  clk_out2_clk_wiz_0_1  {0.000 0.678}        1.356           737.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.780}        13.559          73.750          
  clk_out2_clk_wiz_0    {0.000 0.678}        1.356           737.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       11.524        0.000                      0                    3        0.339        0.000                      0                    3        6.280        0.000                       0                     5  
  clk_out2_clk_wiz_0_1       -1.261      -19.664                     21                   31        0.176        0.000                      0                   31       -0.799       -0.799                       1                    24  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         11.523        0.000                      0                    3        0.339        0.000                      0                    3        6.280        0.000                       0                     5  
  clk_out2_clk_wiz_0         -1.263      -19.707                     21                   31        0.176        0.000                      0                   31       -0.799       -0.799                       1                    24  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.528       -1.528                      1                    1        0.071        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.523        0.000                      0                    3        0.258        0.000                      0                    3  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.528       -1.528                      1                    1        0.071        0.000                      0                    1  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -1.502      -26.691                     22                   22        0.095        0.000                      0                   22  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.504      -26.727                     22                   22        0.093        0.000                      0                   22  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.263      -19.707                     21                   31        0.111        0.000                      0                   31  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.523        0.000                      0                    3        0.258        0.000                      0                    3  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.529       -1.529                      1                    1        0.069        0.000                      0                    1  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -1.529       -1.529                      1                    1        0.069        0.000                      0                    1  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.502      -26.691                     22                   22        0.095        0.000                      0                   22  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.263      -19.707                     21                   31        0.111        0.000                      0                   31  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -1.504      -26.727                     22                   22        0.093        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.642ns (37.147%)  route 1.086ns (62.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.484    -0.649    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.080    11.080    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.205    10.875    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 11.524    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.840%)  route 1.101ns (63.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 11.540 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.498    -0.635    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.668    11.540    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.423    11.117    
                         clock uncertainty           -0.080    11.037    
    SLICE_X109Y76        FDRE (Setup_fdre_C_D)       -0.067    10.970    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             12.164ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.444%)  route 0.683ns (51.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.683    -1.176    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.124    -1.052 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -1.052    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.080    11.080    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    11.112    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                 12.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.047%)  route 0.235ns (52.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.235    -0.156    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.045    -0.111 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -0.111    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092    -0.450    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.745%)  route 0.376ns (64.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.170     0.029    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.890    -0.329    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.195    -0.523    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.453    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.650%)  route 0.361ns (63.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.156     0.015    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.581    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.596    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.780 }
Period(ns):         13.559
Sources:            { cw/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.559      11.404     BUFGCTRL_X0Y17  cw/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.559      12.310     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         13.559      12.559     SLICE_X109Y76   hr/cur_reg_reg[resync]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.559      12.559     SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.559      12.559     SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.559      146.441    PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           21  Failing Endpoints,  Worst Slack       -1.261ns,  Total Violation      -19.664ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.799ns,  Total Violation       -0.799ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.642ns (27.627%)  route 1.682ns (72.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.941    -0.922    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X108Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.798 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.058    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.423    -1.086    
                         clock uncertainty           -0.063    -1.149    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.318    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.642ns (30.385%)  route 1.471ns (69.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 f  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.903    -0.961    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X109Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.837 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.568    -0.268    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.063    -1.151    
    SLICE_X109Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.356    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.064ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.651%)  route 1.453ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.827    -1.037    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X110Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.913 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.287    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.423    -1.083    
                         clock uncertainty           -0.063    -1.146    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.351    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                 -1.064    

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.420%)  route 1.535ns (72.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.912    -1.011    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.887 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.623    -0.264    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism             -0.383    -1.043    
                         clock uncertainty           -0.063    -1.106    
    SLICE_X110Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.311    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                 -1.047    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.063    -1.108    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.063    -1.108    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.063    -1.108    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.091%)  route 1.485ns (71.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.870    -1.053    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X112Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.929 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.315    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.063    -1.108    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.711%)  route 1.440ns (71.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.930    -0.993    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.869 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.510    -0.359    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.063    -1.151    
    SLICE_X106Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.356    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.748%)  route 1.438ns (71.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.937    -0.986    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.862 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.362    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.423    -1.085    
                         clock uncertainty           -0.063    -1.148    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.353    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                 -0.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.655%)  route 0.143ns (50.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    hr/deserializes_gen[0].deserializer_inst/internal[5]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.075    -0.449    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.065%)  route 0.159ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/Q
                         net (fo=1, routed)           0.159    -0.257    hr/deserializes_gen[0].deserializer_inst/internal[1]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.075    -0.446    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.255    hr/deserializes_gen[0].deserializer_inst/internal[7]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.076    -0.468    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.137%)  route 0.158ns (52.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.256    hr/deserializes_gen[0].deserializer_inst/internal[0]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.046    -0.478    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[8]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.078    -0.446    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.815%)  route 0.204ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[6]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.046    -0.475    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.134%)  route 0.210ns (59.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/Q
                         net (fo=1, routed)           0.210    -0.204    hr/deserializes_gen[0].deserializer_inst/internal[4]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.477    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.272%)  route 0.248ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/Q
                         net (fo=1, routed)           0.248    -0.169    hr/deserializes_gen[0].deserializer_inst/internal[3]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.070    -0.451    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.808%)  route 0.210ns (56.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.182    hr/deserializes_gen[0].deserializer_inst/internal[2]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.497    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.266%)  route 0.254ns (57.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/Q
                         net (fo=13, routed)          0.254    -0.161    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[2]
    SLICE_X111Y74        LUT4 (Prop_lut4_I0_O)        0.045    -0.116 r  hr/deserializes_gen[0].deserializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    hr/deserializes_gen[0].deserializer_inst/count[2]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.092    -0.464    hr/deserializes_gen[0].deserializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.678 }
Period(ns):         1.356
Sources:            { cw/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.356       -0.799     BUFGCTRL_X0Y16  cw/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         1.356       0.107      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X108Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X111Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       1.356       158.644    PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X108Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X108Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  cw/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.642ns (37.147%)  route 1.086ns (62.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.484    -0.649    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.081    11.079    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.205    10.874    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.603ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.840%)  route 1.101ns (63.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 11.540 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.498    -0.635    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.668    11.540    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.423    11.117    
                         clock uncertainty           -0.081    11.036    
    SLICE_X109Y76        FDRE (Setup_fdre_C_D)       -0.067    10.969    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 11.603    

Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.444%)  route 0.683ns (51.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.683    -1.176    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.124    -1.052 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -1.052    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.081    11.079    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    11.111    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                 12.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.047%)  route 0.235ns (52.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.235    -0.156    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.045    -0.111 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -0.111    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092    -0.450    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.745%)  route 0.376ns (64.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.170     0.029    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.890    -0.329    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.195    -0.523    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.453    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.650%)  route 0.361ns (63.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.156     0.015    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.581    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.596    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.780 }
Period(ns):         13.559
Sources:            { cw/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.559      11.404     BUFGCTRL_X0Y17  cw/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.559      12.310     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         13.559      12.559     SLICE_X109Y76   hr/cur_reg_reg[resync]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.559      12.559     SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.559      12.559     SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.559      146.441    PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X112Y76   hr/cur_reg_reg[state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X113Y76   hr/cur_reg_reg[vsync]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.780       6.280      SLICE_X109Y76   hr/cur_reg_reg[resync]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           21  Failing Endpoints,  Worst Slack       -1.263ns,  Total Violation      -19.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.799ns,  Total Violation       -0.799ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.642ns (27.627%)  route 1.682ns (72.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.941    -0.922    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X108Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.798 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.058    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.423    -1.086    
                         clock uncertainty           -0.065    -1.151    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.320    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.642ns (30.385%)  route 1.471ns (69.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 f  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.903    -0.961    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X109Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.837 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.568    -0.268    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.065    -1.153    
    SLICE_X109Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.358    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.651%)  route 1.453ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.827    -1.037    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X110Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.913 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.287    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.423    -1.083    
                         clock uncertainty           -0.065    -1.148    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.353    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.420%)  route 1.535ns (72.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.912    -1.011    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.887 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.623    -0.264    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism             -0.383    -1.043    
                         clock uncertainty           -0.065    -1.108    
    SLICE_X110Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.091%)  route 1.485ns (71.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.870    -1.053    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X112Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.929 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.315    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.711%)  route 1.440ns (71.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.930    -0.993    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.869 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.510    -0.359    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.065    -1.153    
    SLICE_X106Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.358    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.748%)  route 1.438ns (71.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.937    -0.986    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.862 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.362    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.423    -1.085    
                         clock uncertainty           -0.065    -1.150    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.355    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                 -0.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.655%)  route 0.143ns (50.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    hr/deserializes_gen[0].deserializer_inst/internal[5]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.075    -0.449    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.065%)  route 0.159ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/Q
                         net (fo=1, routed)           0.159    -0.257    hr/deserializes_gen[0].deserializer_inst/internal[1]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.075    -0.446    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.255    hr/deserializes_gen[0].deserializer_inst/internal[7]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.076    -0.468    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.137%)  route 0.158ns (52.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.256    hr/deserializes_gen[0].deserializer_inst/internal[0]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.046    -0.478    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[8]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.078    -0.446    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.815%)  route 0.204ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[6]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.046    -0.475    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.134%)  route 0.210ns (59.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/Q
                         net (fo=1, routed)           0.210    -0.204    hr/deserializes_gen[0].deserializer_inst/internal[4]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.477    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.272%)  route 0.248ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/Q
                         net (fo=1, routed)           0.248    -0.169    hr/deserializes_gen[0].deserializer_inst/internal[3]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.070    -0.451    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.808%)  route 0.210ns (56.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.182    hr/deserializes_gen[0].deserializer_inst/internal[2]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.497    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.266%)  route 0.254ns (57.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/Q
                         net (fo=13, routed)          0.254    -0.161    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[2]
    SLICE_X111Y74        LUT4 (Prop_lut4_I0_O)        0.045    -0.116 r  hr/deserializes_gen[0].deserializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    hr/deserializes_gen[0].deserializer_inst/count[2]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.092    -0.464    hr/deserializes_gen[0].deserializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.678 }
Period(ns):         1.356
Sources:            { cw/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.356       -0.799     BUFGCTRL_X0Y16  cw/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         1.356       0.107      PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X108Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X111Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.356       0.356      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       1.356       158.644    PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X108Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X108Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y74   hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X110Y75   hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X111Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.678       0.178      SLICE_X107Y75   hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  cw/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cw/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.528ns,  Total Violation       -1.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out2_clk_wiz_0_1 rise@12.203ns)
  Data Path Delay:        2.339ns  (logic 0.842ns (36.003%)  route 1.497ns (63.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 9.824 - 12.203 ) 
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    H16                                               0.000    12.203 r  sysclk (IN)
                         net (fo=0)                   0.000    12.203    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    13.654 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    14.960    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282     5.678 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200     7.878    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.979 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845     9.824    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.419    10.243 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/Q
                         net (fo=1, routed)           0.725    10.968    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I2_O)        0.299    11.267 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.772    12.039    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.124    12.163 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    12.163    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.740    10.803    
                         clock uncertainty           -0.200    10.603    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    10.635    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 -1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.350%)  route 0.462ns (66.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.195    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[3]
    SLICE_X111Y75        LUT5 (Prop_lut5_I0_O)        0.045    -0.150 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.242     0.091    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.045     0.136 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000     0.136    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092     0.065    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.642ns (37.147%)  route 1.086ns (62.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.484    -0.649    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.081    11.079    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.205    10.874    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.603ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.840%)  route 1.101ns (63.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 11.540 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.498    -0.635    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.668    11.540    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.423    11.117    
                         clock uncertainty           -0.081    11.036    
    SLICE_X109Y76        FDRE (Setup_fdre_C_D)       -0.067    10.969    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 11.603    

Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.444%)  route 0.683ns (51.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.683    -1.176    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.124    -1.052 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -1.052    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.081    11.079    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    11.111    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                 12.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.047%)  route 0.235ns (52.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.235    -0.156    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.045    -0.111 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -0.111    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092    -0.369    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.745%)  route 0.376ns (64.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.170     0.029    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.890    -0.329    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.195    -0.523    
                         clock uncertainty            0.081    -0.442    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.372    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.650%)  route 0.361ns (63.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.156     0.015    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X113Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.500    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.528ns,  Total Violation       -1.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out1_clk_wiz_0_1 rise@13.559ns - clk_out2_clk_wiz_0 rise@12.203ns)
  Data Path Delay:        2.339ns  (logic 0.842ns (36.003%)  route 1.497ns (63.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 9.824 - 12.203 ) 
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    H16                                               0.000    12.203 r  sysclk (IN)
                         net (fo=0)                   0.000    12.203    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    13.654 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    14.960    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282     5.678 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200     7.878    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.979 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845     9.824    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.419    10.243 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/Q
                         net (fo=1, routed)           0.725    10.968    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I2_O)        0.299    11.267 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.772    12.039    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.124    12.163 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    12.163    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.740    10.803    
                         clock uncertainty           -0.200    10.603    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    10.635    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 -1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.350%)  route 0.462ns (66.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.195    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[3]
    SLICE_X111Y75        LUT5 (Prop_lut5_I0_O)        0.045    -0.150 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.242     0.091    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.045     0.136 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000     0.136    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092     0.065    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           22  Failing Endpoints,  Worst Slack       -1.502ns,  Total Violation      -26.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.580ns (27.501%)  route 1.529ns (72.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.788    -1.135    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.011 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.270    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.740    -1.404    
                         clock uncertainty           -0.200    -1.603    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.772    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.324%)  route 1.398ns (70.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.783    -1.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X112Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.016 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.401    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.370ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.865%)  route 1.362ns (70.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.862    -1.061    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X113Y75        LUT5 (Prop_lut5_I1_O)        0.124    -0.937 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.437    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 -1.370    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.311ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.776%)  route 1.305ns (69.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.679    -1.245    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X110Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.121 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.495    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740    -1.401    
                         clock uncertainty           -0.200    -1.600    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.805    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                 -1.311    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.200    -1.605    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.810    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.200    -1.605    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.810    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.200    -1.605    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.810    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.007%)  route 0.395ns (67.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.219    -0.197    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X109Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.152 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.176     0.025    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X109Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.866%)  route 0.437ns (70.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.248    -0.168    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.123 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.189     0.066    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X106Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.239%)  route 0.450ns (70.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.217    -0.198    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.153 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.233     0.080    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.893    -0.326    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X110Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.066    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.280%)  route 0.472ns (71.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.333    -0.082    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X106Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.037 r  hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1/O
                         net (fo=1, routed)           0.139     0.101    hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           22  Failing Endpoints,  Worst Slack       -1.504ns,  Total Violation      -26.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.504ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.580ns (27.501%)  route 1.529ns (72.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.788    -1.135    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.011 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.270    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.740    -1.404    
                         clock uncertainty           -0.201    -1.605    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.774    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.504    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.324%)  route 1.398ns (70.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.783    -1.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X112Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.016 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.401    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.865%)  route 1.362ns (70.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.862    -1.061    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X113Y75        LUT5 (Prop_lut5_I1_O)        0.124    -0.937 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.437    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.776%)  route 1.305ns (69.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.679    -1.245    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X110Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.121 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.495    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740    -1.401    
                         clock uncertainty           -0.201    -1.602    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.201    -1.607    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.812    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.201    -1.607    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.812    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.201    -1.607    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.812    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.007%)  route 0.395ns (67.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.219    -0.197    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X109Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.152 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.176     0.025    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X109Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.866%)  route 0.437ns (70.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.248    -0.168    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.123 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.189     0.066    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X106Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.239%)  route 0.450ns (70.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.217    -0.198    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.153 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.233     0.080    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.893    -0.326    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X110Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.064    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.280%)  route 0.472ns (71.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.333    -0.082    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X106Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.037 r  hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1/O
                         net (fo=1, routed)           0.139     0.101    hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           21  Failing Endpoints,  Worst Slack       -1.263ns,  Total Violation      -19.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.642ns (27.627%)  route 1.682ns (72.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.941    -0.922    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X108Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.798 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.058    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.423    -1.086    
                         clock uncertainty           -0.065    -1.151    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.320    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.642ns (30.385%)  route 1.471ns (69.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 f  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.903    -0.961    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X109Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.837 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.568    -0.268    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.065    -1.153    
    SLICE_X109Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.358    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.651%)  route 1.453ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.827    -1.037    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X110Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.913 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.287    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.423    -1.083    
                         clock uncertainty           -0.065    -1.148    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.353    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.420%)  route 1.535ns (72.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.912    -1.011    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.887 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.623    -0.264    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism             -0.383    -1.043    
                         clock uncertainty           -0.065    -1.108    
    SLICE_X110Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.091%)  route 1.485ns (71.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.870    -1.053    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X112Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.929 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.315    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.711%)  route 1.440ns (71.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.930    -0.993    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.869 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.510    -0.359    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.065    -1.153    
    SLICE_X106Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.358    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0_1 rise@1.356ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.748%)  route 1.438ns (71.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.937    -0.986    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.862 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.362    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.423    -1.085    
                         clock uncertainty           -0.065    -1.150    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.355    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                 -0.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.655%)  route 0.143ns (50.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    hr/deserializes_gen[0].deserializer_inst/internal[5]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.075    -0.385    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.065%)  route 0.159ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/Q
                         net (fo=1, routed)           0.159    -0.257    hr/deserializes_gen[0].deserializer_inst/internal[1]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.457    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.075    -0.382    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.255    hr/deserializes_gen[0].deserializer_inst/internal[7]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism             -0.215    -0.544    
                         clock uncertainty            0.065    -0.480    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.076    -0.404    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.137%)  route 0.158ns (52.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.256    hr/deserializes_gen[0].deserializer_inst/internal[0]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.046    -0.414    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[8]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.078    -0.382    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.815%)  route 0.204ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[6]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.457    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.046    -0.411    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.134%)  route 0.210ns (59.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/Q
                         net (fo=1, routed)           0.210    -0.204    hr/deserializes_gen[0].deserializer_inst/internal[4]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.413    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.272%)  route 0.248ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/Q
                         net (fo=1, routed)           0.248    -0.169    hr/deserializes_gen[0].deserializer_inst/internal[3]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.457    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.070    -0.387    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.808%)  route 0.210ns (56.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.182    hr/deserializes_gen[0].deserializer_inst/internal[2]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.215    -0.544    
                         clock uncertainty            0.065    -0.480    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.433    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.266%)  route 0.254ns (57.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/Q
                         net (fo=13, routed)          0.254    -0.161    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[2]
    SLICE_X111Y74        LUT4 (Prop_lut4_I0_O)        0.045    -0.116 r  hr/deserializes_gen[0].deserializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    hr/deserializes_gen[0].deserializer_inst/count[2]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.492    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.092    -0.400    hr/deserializes_gen[0].deserializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.642ns (37.147%)  route 1.086ns (62.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.484    -0.649    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.081    11.079    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.205    10.874    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.603ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.840%)  route 1.101ns (63.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 11.540 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.602    -1.257    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.124    -1.133 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.498    -0.635    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.668    11.540    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.423    11.117    
                         clock uncertainty           -0.081    11.036    
    SLICE_X109Y76        FDRE (Setup_fdre_C_D)       -0.067    10.969    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 11.603    

Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.559ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.444%)  route 0.683ns (51.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.847    -2.377    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.683    -1.176    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.124    -1.052 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -1.052    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.383    11.160    
                         clock uncertainty           -0.081    11.079    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    11.111    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                 12.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.047%)  route 0.235ns (52.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.235    -0.156    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[state][0]
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.045    -0.111 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    -0.111    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092    -0.369    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[resync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.745%)  route 0.376ns (64.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.170     0.029    hr/cur_reg[vsync]
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.890    -0.329    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
                         clock pessimism             -0.195    -0.523    
                         clock uncertainty            0.081    -0.442    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.372    hr/cur_reg_reg[resync]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/cur_reg_reg[vsync]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.650%)  route 0.361ns (63.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.555    hr/clk_out1
    SLICE_X112Y76        FDRE                                         r  hr/cur_reg_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  hr/cur_reg_reg[state][0]/Q
                         net (fo=2, routed)           0.205    -0.186    hr/cur_reg_reg[state_n_0_][0]
    SLICE_X112Y75        LUT1 (Prop_lut1_I0_O)        0.045    -0.141 r  hr/cur_reg[vsync]_i_1/O
                         net (fo=2, routed)           0.156     0.015    hr/cur_reg[vsync]
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X113Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.500    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.529ns,  Total Violation       -1.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out2_clk_wiz_0_1 rise@12.203ns)
  Data Path Delay:        2.339ns  (logic 0.842ns (36.003%)  route 1.497ns (63.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 9.824 - 12.203 ) 
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    H16                                               0.000    12.203 r  sysclk (IN)
                         net (fo=0)                   0.000    12.203    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    13.654 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    14.960    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282     5.678 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200     7.878    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.979 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845     9.824    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.419    10.243 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/Q
                         net (fo=1, routed)           0.725    10.968    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I2_O)        0.299    11.267 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.772    12.039    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.124    12.163 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    12.163    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.740    10.803    
                         clock uncertainty           -0.201    10.602    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    10.634    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 -1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.350%)  route 0.462ns (66.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.195    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[3]
    SLICE_X111Y75        LUT5 (Prop_lut5_I0_O)        0.045    -0.150 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.242     0.091    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.045     0.136 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000     0.136    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092     0.067    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.529ns,  Total Violation       -1.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out1_clk_wiz_0 rise@13.559ns - clk_out2_clk_wiz_0 rise@12.203ns)
  Data Path Delay:        2.339ns  (logic 0.842ns (36.003%)  route 1.497ns (63.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 11.543 - 13.559 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 9.824 - 12.203 ) 
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    H16                                               0.000    12.203 r  sysclk (IN)
                         net (fo=0)                   0.000    12.203    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    13.654 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    14.960    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282     5.678 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200     7.878    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.979 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845     9.824    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.419    10.243 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/Q
                         net (fo=1, routed)           0.725    10.968    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I2_O)        0.299    11.267 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.772    12.039    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.124    12.163 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000    12.163    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.559    13.559 r  
    H16                                               0.000    13.559 r  sysclk (IN)
                         net (fo=0)                   0.000    13.559    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.940 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.121    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     7.774 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     9.782    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.671    11.543    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism             -0.740    10.803    
                         clock uncertainty           -0.201    10.602    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.032    10.634    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 -1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/cur_reg_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.350%)  route 0.462ns (66.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.195    hr/deserializes_gen[0].deserializer_inst/d_out_reg_n_0_[3]
    SLICE_X111Y75        LUT5 (Prop_lut5_I0_O)        0.045    -0.150 r  hr/deserializes_gen[0].deserializer_inst/watchdog[13]_i_6/O
                         net (fo=1, routed)           0.242     0.091    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[vsync]
    SLICE_X113Y76        LUT6 (Prop_lut6_I1_O)        0.045     0.136 r  hr/deserializes_gen[0].deserializer_inst/cur_reg[vsync]_i_2/O
                         net (fo=1, routed)           0.000     0.136    hr/deserializes_gen[0].deserializer_inst_n_2
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -0.326    hr/clk_out1
    SLICE_X113Y76        FDRE                                         r  hr/cur_reg_reg[vsync]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.092     0.067    hr/cur_reg_reg[vsync]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           22  Failing Endpoints,  Worst Slack       -1.502ns,  Total Violation      -26.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.580ns (27.501%)  route 1.529ns (72.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.788    -1.135    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.011 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.270    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.740    -1.404    
                         clock uncertainty           -0.200    -1.603    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.772    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.324%)  route 1.398ns (70.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.783    -1.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X112Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.016 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.401    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.370ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.865%)  route 1.362ns (70.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.862    -1.061    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X113Y75        LUT5 (Prop_lut5_I1_O)        0.124    -0.937 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.437    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 -1.370    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.200    -1.602    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.311ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.776%)  route 1.305ns (69.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.679    -1.245    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X110Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.121 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.495    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740    -1.401    
                         clock uncertainty           -0.200    -1.600    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.805    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                 -1.311    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.200    -1.605    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.810    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.200    -1.605    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.810    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.200    -1.605    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.810    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.007%)  route 0.395ns (67.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.219    -0.197    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X109Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.152 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.176     0.025    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X109Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.866%)  route 0.437ns (70.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.248    -0.168    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.123 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.189     0.066    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X106Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.239%)  route 0.450ns (70.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.217    -0.198    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.153 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.233     0.080    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.893    -0.326    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X110Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.066    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.280%)  route 0.472ns (71.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.333    -0.082    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X106Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.037 r  hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1/O
                         net (fo=1, routed)           0.139     0.101    hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.200    -0.031    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.070    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           21  Failing Endpoints,  Worst Slack       -1.263ns,  Total Violation      -19.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.642ns (27.627%)  route 1.682ns (72.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.941    -0.922    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X108Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.798 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.058    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.423    -1.086    
                         clock uncertainty           -0.065    -1.151    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.320    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.642ns (30.385%)  route 1.471ns (69.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 f  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.903    -0.961    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X109Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.837 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.568    -0.268    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.065    -1.153    
    SLICE_X109Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.358    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.651%)  route 1.453ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.843    -2.381    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  hr/deserializes_gen[0].deserializer_inst/count_reg[0]/Q
                         net (fo=14, routed)          0.827    -1.037    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[0]
    SLICE_X110Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.913 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.287    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.423    -1.083    
                         clock uncertainty           -0.065    -1.148    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.353    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.420%)  route 1.535ns (72.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.912    -1.011    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.887 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.623    -0.264    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism             -0.383    -1.043    
                         clock uncertainty           -0.065    -1.108    
    SLICE_X110Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.313    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.591%)  route 1.522ns (72.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.887    -1.036    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.912 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.277    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.091%)  route 1.485ns (71.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[3]/Q
                         net (fo=12, routed)          0.870    -1.053    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[3]
    SLICE_X112Y75        LUT5 (Prop_lut5_I0_O)        0.124    -0.929 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.315    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.383    -1.045    
                         clock uncertainty           -0.065    -1.110    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.315    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.711%)  route 1.440ns (71.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.930    -0.993    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.869 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.510    -0.359    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism             -0.423    -1.088    
                         clock uncertainty           -0.065    -1.153    
    SLICE_X106Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.358    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.748%)  route 1.438ns (71.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.845    -2.379    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456    -1.923 r  hr/deserializes_gen[0].deserializer_inst/count_reg[1]/Q
                         net (fo=13, routed)          0.937    -0.986    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[1]
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124    -0.862 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.362    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.423    -1.085    
                         clock uncertainty           -0.065    -1.150    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.355    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                 -0.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.655%)  route 0.143ns (50.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    hr/deserializes_gen[0].deserializer_inst/internal[5]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.075    -0.385    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.065%)  route 0.159ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/Q
                         net (fo=1, routed)           0.159    -0.257    hr/deserializes_gen[0].deserializer_inst/internal[1]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.457    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.075    -0.382    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.255    hr/deserializes_gen[0].deserializer_inst/internal[7]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism             -0.215    -0.544    
                         clock uncertainty            0.065    -0.480    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.076    -0.404    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.137%)  route 0.158ns (52.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.256    hr/deserializes_gen[0].deserializer_inst/internal[0]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.046    -0.414    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[8]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.078    -0.382    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.815%)  route 0.204ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[6]/Q
                         net (fo=1, routed)           0.204    -0.212    hr/deserializes_gen[0].deserializer_inst/internal[6]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.457    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.046    -0.411    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.134%)  route 0.210ns (59.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.624    -0.555    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/Q
                         net (fo=1, routed)           0.210    -0.204    hr/deserializes_gen[0].deserializer_inst/internal[4]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.065    -0.460    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.413    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.272%)  route 0.248ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.622    -0.557    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/Q
                         net (fo=1, routed)           0.248    -0.169    hr/deserializes_gen[0].deserializer_inst/internal[3]
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.457    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.070    -0.387    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.808%)  route 0.210ns (56.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.182    hr/deserializes_gen[0].deserializer_inst/internal[2]
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.215    -0.544    
                         clock uncertainty            0.065    -0.480    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.047    -0.433    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@0.678ns period=1.356ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.266%)  route 0.254ns (57.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.623    -0.556    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/Q
                         net (fo=13, routed)          0.254    -0.161    hr/deserializes_gen[0].deserializer_inst/count_reg_n_0_[2]
    SLICE_X111Y74        LUT4 (Prop_lut4_I0_O)        0.045    -0.116 r  hr/deserializes_gen[0].deserializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    hr/deserializes_gen[0].deserializer_inst/count[2]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.892    -0.327    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/count_reg[2]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.492    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.092    -0.400    hr/deserializes_gen[0].deserializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           22  Failing Endpoints,  Worst Slack       -1.504ns,  Total Violation      -26.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.504ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.580ns (27.501%)  route 1.529ns (72.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( -0.663 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.788    -1.135    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.011 r  hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1/O
                         net (fo=1, routed)           0.741    -0.270    hr/deserializes_gen[0].deserializer_inst/internal[2]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.668    -0.663    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X108Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[2]/C
                         clock pessimism             -0.740    -1.404    
                         clock uncertainty           -0.201    -1.605    
    SLICE_X108Y76        FDRE (Setup_fdre_C_CE)      -0.169    -1.774    hr/deserializes_gen[0].deserializer_inst/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.504    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.324%)  route 1.398ns (70.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.783    -1.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X112Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.016 r  hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1/O
                         net (fo=1, routed)           0.615    -0.401    hr/deserializes_gen[0].deserializer_inst/internal[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.865%)  route 1.362ns (70.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.862    -1.061    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X113Y75        LUT5 (Prop_lut5_I1_O)        0.124    -0.937 r  hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1/O
                         net (fo=1, routed)           0.500    -0.437    hr/deserializes_gen[0].deserializer_inst/internal[1]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X113Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X113Y74        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.723%)  route 1.308ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( -0.662 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.635    -0.492    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.669    -0.662    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]/C
                         clock pessimism             -0.740    -1.403    
                         clock uncertainty           -0.201    -1.604    
    SLICE_X111Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.809    hr/deserializes_gen[0].deserializer_inst/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.776%)  route 1.305ns (69.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( -0.660 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.679    -1.245    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X110Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.121 r  hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1/O
                         net (fo=1, routed)           0.626    -0.495    hr/deserializes_gen[0].deserializer_inst/internal[4]_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.671    -0.660    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X111Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740    -1.401    
                         clock uncertainty           -0.201    -1.602    
    SLICE_X111Y76        FDRE (Setup_fdre_C_CE)      -0.205    -1.807    hr/deserializes_gen[0].deserializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.201    -1.607    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.812    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.201    -1.607    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.812    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.356ns  (clk_out2_clk_wiz_0 rise@1.356ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.223%)  route 1.220ns (67.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.665 - 1.356 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           1.845    -2.379    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.673    -1.250    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.124    -1.126 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.547    -0.579    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.356     1.356 r  
    H16                                               0.000     1.356 r  sysclk (IN)
                         net (fo=0)                   0.000     1.356    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.736 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.917    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -4.429 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -2.422    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.331 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          1.666    -0.665    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism             -0.740    -1.406    
                         clock uncertainty           -0.201    -1.607    
    SLICE_X107Y75        FDRE (Setup_fdre_C_CE)      -0.205    -1.812    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 -1.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.007%)  route 0.395ns (67.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.219    -0.197    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X109Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.152 r  hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1/O
                         net (fo=1, routed)           0.176     0.025    hr/deserializes_gen[0].deserializer_inst/internal[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X109Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X109Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.866%)  route 0.437ns (70.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.248    -0.168    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.123 r  hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1/O
                         net (fo=1, routed)           0.189     0.066    hr/deserializes_gen[0].deserializer_inst/internal[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X106Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X106Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.239%)  route 0.450ns (70.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.217    -0.198    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.153 r  hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1/O
                         net (fo=1, routed)           0.233     0.080    hr/deserializes_gen[0].deserializer_inst/internal[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.893    -0.326    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X110Y76        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X110Y76        FDRE (Hold_fdre_C_CE)       -0.039    -0.064    hr/deserializes_gen[0].deserializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.280%)  route 0.472ns (71.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.333    -0.082    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X106Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.037 r  hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1/O
                         net (fo=1, routed)           0.139     0.101    hr/deserializes_gen[0].deserializer_inst/internal[3]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y74        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/internal_reg[3]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y74        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hr/cur_reg_reg[resync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.780ns period=13.559ns})
  Destination:            hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@0.678ns period=1.356ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.195%)  route 0.498ns (72.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw/inst/clkout1_buf/O
                         net (fo=3, routed)           0.623    -0.556    hr/clk_out1
    SLICE_X109Y76        FDRE                                         r  hr/cur_reg_reg[resync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  hr/cur_reg_reg[resync]/Q
                         net (fo=14, routed)          0.276    -0.140    hr/deserializes_gen[0].deserializer_inst/cur_reg_reg[resync]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1/O
                         net (fo=9, routed)           0.222     0.128    hr/deserializes_gen[0].deserializer_inst/d_out[8]_i_1_n_0
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    cw/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw/inst/clkout2_buf/O
                         net (fo=22, routed)          0.889    -0.330    hr/deserializes_gen[0].deserializer_inst/clk_out2
    SLICE_X107Y75        FDRE                                         r  hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]/C
                         clock pessimism              0.099    -0.231    
                         clock uncertainty            0.201    -0.029    
    SLICE_X107Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.068    hr/deserializes_gen[0].deserializer_inst/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.196    





