<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="svd_schema.xsd">
  <peripheral>
    <name>GCR</name>
    <description>Global Control Registers.</description>
    <baseAddress>0x40000000</baseAddress>
    <addressBlock>
      <offset>0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>SYSCTRL</name>
        <description>System Control.</description>
        <addressOffset>0x00</addressOffset>
        <resetMask>0xFFFFFFFE</resetMask>
        <fields>
          <field>
            <name>ICC_FLUSH</name>
            <description>ICC Cache Flush. Write 1 to flush the code cache and the instruction buffer for the M4. This bit is automatically cleared to 0 when the flush is complete. Writing 0 has no effect and does not stop a cache flush in progress.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <modifiedWriteValues>clear</modifiedWriteValues>
            <enumeratedValues>
              <enumeratedValue>
                <name>normal</name>
                <description>ICC flush complete</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>flush</name>
                <description>Flush the contents of the ICC cache</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CCHK</name>
            <description>Compute ROM Checksum. This bit is self-cleared when calculation is completed. Once set, software clearing this bit is ignored and the bit will remain set until the operation is completed.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <modifiedWriteValues>clear</modifiedWriteValues>
            <enumeratedValues>
              <enumeratedValue>
                <name>complete</name>
                <description>No operation/complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>start</name>
                <description>Start operation.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CHKRES</name>
            <description>ROM Checksum Result. This is the result after setting bit GCR_SYSCTRL.cchk. This bit is only valid after the ROM checksum is complete and GCR_SYSCTRL.cchk is cleared.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>pass</name>
                <description>ROM Checksum Correct.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>fail</name>
                <description>ROM Checksum Fail.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>OVR</name>
            <description>Operating Voltage Range. Set this field to match the VCORE voltage to enable the on-chip RAM to operate at the optimal timing range.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_9V</name>
                <description>0.9V +- 10%</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_0V</name>
                <description>1.0V +- 10%</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1V</name>
                <description>1.1V +- 10%</description>
                <value>2</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>RST0</name>
        <description>Reset.</description>
        <addressOffset>0x04</addressOffset>
        <fields>
          <field>
            <name>DMA0</name>
            <description>DMA0 Reset.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <modifiedWriteValues>clear</modifiedWriteValues>
            <enumeratedValues>
              <name>reset</name>
              <usage>read-write</usage>
              <enumeratedValue>
                <name>reset_done</name>
                <description>Reset complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>busy</name>
                <description>Starts Reset or indicates reset in progress.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="DMA0">
            <name>WDT0</name>
            <description>Watchdog Timer 0 Reset.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>GPIO0</name>
            <description>GPIO0 Reset. Setting this bit to 1 resets GPIO0 pins to their default states.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TMR0</name>
            <description>Timer 0 Reset. Setting this bit to 1 resets Timer 0 block.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TMR1</name>
            <description>Timer 1 Reset. Setting this bit to 1 resets Timer 1 block.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TMR2</name>
            <description>Timer 2 Reset. Setting this bit to 1 resets Timer 2 block.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TMR3</name>
            <description>Timer 3 Reset. Setting this bit to 1 resets Timer 3 block.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TMR4</name>
            <description>Timer 4 Reset. Setting this bit to 1 resets Timer 4 block.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TMR5</name>
            <description>Timer 5 Reset. Setting this bit to 1 resets Timer 5 block.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>UART</name>
            <description>UART Reset. Setting this bit to 1 reset UART block.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>SPI</name>
            <description>SPI Reset. Setting this bit to 1 resets SPI block.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>I2C_I3C</name>
            <description>I2C/I3C Reset.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>RTC</name>
            <description>Real Time Clock Reset.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>BTLE</name>
            <description>Bluetooth Reset.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>TRNG</name>
            <description>TRNG Reset.</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>DMA1</name>
            <description>DMA1 Reset.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>SOFT</name>
            <description>Soft Reset. This is the same as a peripheral reset except that it also resets the GPIO to its POR state.</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>PERIPH</name>
            <description>Peripheral Reset. Setting this bit to 1 resets all peripherals. Watchdog timers, GPIO ports, the AoD, RAM retention and the GCR are unaffected.</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA0">
            <name>SYS</name>
            <description>System Reset. This is the same as soft reset except it also resets all GCR, resetting the clocks to their default state. The CPU state is reset as well as the watchdog timers. The AoD and RAM are unaffected.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CLKCTRL</name>
        <description>Clock Control.</description>
        <addressOffset>0x08</addressOffset>
        <resetValue>0x00000008</resetValue>
        <fields>
          <field>
            <name>SYSCLK_DIV</name>
            <description>Prescaler Select. This 3 bit field sets the system operating frequency by controlling the prescaler that divides the output of the PLL0.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>div1</name>
                <description>Divide by 1.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div2</name>
                <description>Divide by 2.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div4</name>
                <description>Divide by 4.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div8</name>
                <description>Divide by 8.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div16</name>
                <description>Divide by 16.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div32</name>
                <description>Divide by 32.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div64</name>
                <description>Divide by 64.</description>
                <value>6</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div128</name>
                <description>Divide by 128.</description>
                <value>7</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SYSCLK_SEL</name>
            <description>Clock Source Select. This 3 bit field selects the source for the system clock.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>IPO</name>
                <description>The internal 64 MHz oscillator is used for the system clock.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ERFO</name>
                <description>16-32MHz Crystal is used for the system clock.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>INRO</name>
                <description>8 kHz Internal Nano-Ring Oscillator is used for the system clock.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>IBRO</name>
                <description>The internal 7.3728 MHz oscillator is used for the system clock.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ERTCO</name>
                <description> 32.768 kHz is used for the system clock.</description>
                <value>6</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>EXTCLK</name>
                <description> External clock.</description>
                <value>7</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SYSCLK_RDY</name>
            <description>SYS_OSC Select Ready. When SYS_OSC is changed by modifying GCR_CLKCTRL.sysclk_sel, there is a delay until the switchover is complete. This bit is cleared until the switchover is complete.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>busy</name>
                <description>Switchover to the new clock source (as selected by CLKSEL) has not yet occurred.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ready</name>
                <description>System clock running from CLKSEL clock source.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ERFO_EN</name>
            <description>32MHz Crystal Oscillator Enable.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Is Disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Is Enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ERTCO_EN</name>
            <description>32 kHz Crystal Oscillator Enable.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Is Disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Is Enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="ERTCO_EN">
            <name>IPO_EN</name>
            <description>64 MHz Internal Reference Clock Enable.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="ERTCO_EN">
            <name>IBRO_EN</name>
            <description>7.3728 MHz High Frequency Internal Reference Clock Enable. The IBRO is always enabled.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IBRO_VS</name>
            <description>7.3728 MHz High Frequency Internal Reference Clock Voltage Select. This register bit is used to select the power supply to the IBRO.</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>Vcor</name>
                <description>VCore Supply</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1V</name>
                <description>Dedicated 1V regulated supply.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ERFO_RDY</name>
            <description>32MHz Crystal Oscillator Ready</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>not</name>
                <description>Is not Ready.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ready</name>
                <description>Is Ready.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ERTCO_RDY</name>
            <description>32.768 kHz Crystal Oscillator Ready</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>not</name>
                <description>Is not Ready.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ready</name>
                <description>Is Ready.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="ERTCO_RDY">
            <name>IPO_RDY</name>
            <description>IPO Ready Status.</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="ERTCO_RDY">
            <name>IBRO_RDY</name>
            <description>7.3728 MHz Internal Baud Rate Oscillator Ready.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="ERTCO_RDY">
            <name>INRO_RDY</name>
            <description>8 kHz Internal Nano-Ring Oscillator Ready.</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PM</name>
        <description>Power Management.</description>
        <addressOffset>0x0C</addressOffset>
        <fields>
          <field>
            <name>MODE</name>
            <description>Operating Mode. This two bit field selects the current operating mode for the device. Note that code execution only occurs during ACTIVE mode.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>active</name>
                <description>Active Mode.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>sleep</name>
                <description>Cortex-M4 Active, RISC-V Sleep Mode.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>standby</name>
                <description>Standby Mode.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>backup</name>
                <description>Backup Mode.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>powerdown</name>
                <description>Power Down Mode.</description>
                <value>10</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>GPIO_WE</name>
            <description>GPIO Wake Up Enable. This bit enables all GPIO pins as potential wakeup sources. Any GPIO configured for wakeup is capable of causing an exit from IDLE or STANDBY modes when this bit is set.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Wake Up Disable.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Wake Up Enable.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="GPIO_WE">
            <name>RTC_WE</name>
            <description>RTC Alarm Wake Up Enable. This bit enables RTC alarm as wakeup source. If enabled, the desired RTC alarm must be configured via the RTC control registers.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO_WE">
            <name>WUT_WE</name>
            <description>WUT Wake Up Enable. This bit enables the Wake-Up Timer as wakeup source. </description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERFO_BP</name>
            <description>32MHz Oscillator Bypass. This bit is set to 0 on a POR is not affected by other forms of reset. Set this field to 1 to use a square wave input as the clock source for the ERFO driving the HFXIN pin.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PCLKDIV</name>
        <description>Peripheral Clock Divider.</description>
        <addressOffset>0x18</addressOffset>
        <resetValue>0x00000001</resetValue>
        <access>read-only</access>
      </register>
      <register>
        <name>PCLKDIS0</name>
        <description>Peripheral Clock Disable.</description>
        <addressOffset>0x24</addressOffset>
        <fields>
          <field>
            <name>GPIO0</name>
            <description>GPIO0 Clock Disable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>Enable it.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable it.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="GPIO0">
            <name>DMA0</name>
            <description>DMA Clock Disable.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>SPI</name>
            <description>SPI Clock Disable.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>UART</name>
            <description>UART Clock Disable.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>I2C_I3C</name>
            <description>I2C/I3C Clock Disable.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>TMR0</name>
            <description>Timer 0 Clock Disable.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>TMR1</name>
            <description>Timer 1 Clock Disable.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>TMR2</name>
            <description>Timer 2 Clock Disable.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>TMR3</name>
            <description>Timer 3 Clock Disable.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>TMR4</name>
            <description>Timer 4 Clock Disable.</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0">
            <name>TMR5</name>
            <description>Timer 5 Clock Disable.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>MEMCTRL</name>
        <description>Memory Clock Control Register.</description>
        <addressOffset>0x28</addressOffset>
        <fields>
          <field>
            <name>FWS</name>
            <description>Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 2 for IPO, 1 for other clock sources.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>MEMZ</name>
        <description>Memory Zeroize Control.</description>
        <addressOffset>0x2C</addressOffset>
        <fields>
          <field>
            <name>RAM0</name>
            <description>System RAM Block 0 Zeroization.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <modifiedWriteValues>clear</modifiedWriteValues>
            <enumeratedValues>
              <enumeratedValue>
                <name>nop</name>
                <description>No operation/complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>start</name>
                <description>Start operation.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="RAM0">
            <name>RAM1</name>
            <description>System RAM Block 1 Zeroization.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="RAM0">
            <name>RAM2</name>
            <description>System RAM Block 2 Zeroization.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="RAM0">
            <name>RAM3</name>
            <description>System RAM Block 3 Zeroization.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="RAM0">
            <name>RAM4</name>
            <description>System RAM Block 4 Zeroization.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="RAM0">
            <name>ICC</name>
            <description>Instruction Cache Zeroization.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SYSST</name>
        <description>System Status Register.</description>
        <addressOffset>0x40</addressOffset>
        <fields>
          <field>
            <name>ICELOCK</name>
            <description>ARM ICE Lock Status.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>unlocked</name>
                <description>ICE is unlocked.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>locked</name>
                <description>ICE is locked.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>RST1</name>
        <description>Reset 1.</description>
        <addressOffset>0x44</addressOffset>
        <fields>
          <field>
            <name>CRC</name>
            <description>CRC Reset.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>reset_read</name>
              <usage>read</usage>
              <enumeratedValue>
                <name>reset_done</name>
                <description>Reset complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>busy</name>
                <description>Starts reset or indicates reset in progress.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="CRC">
            <name>AES</name>
            <description>AES Reset.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PCLKDIS1</name>
        <description>Peripheral Clock Disable.</description>
        <addressOffset>0x48</addressOffset>
        <fields>
          <field>
            <name>TRNG</name>
            <description>TRNG Clock Disable.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>Enable.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="TRNG">
            <name>CRC</name>
            <description>CRC Clock Disable.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="TRNG">
            <name>AES</name>
            <description>AES Clock Disable.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="TRNG">
            <name>SPI</name>
            <description>SPI Clock Disable.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="TRNG">
            <name>WDT</name>
            <description>Watch Dog Timer 0 Clock Disable.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>EVENTEN</name>
        <description>Event Enable Register.</description>
        <addressOffset>0x4C</addressOffset>
        <access>read-only</access>
      </register>
      <register>
        <name>REVISION</name>
        <description>Revision Register.</description>
        <addressOffset>0x50</addressOffset>
        <access>read-only</access>
        <fields>
          <field>
            <name>REVISION</name>
            <description>Manufacturer Chip Revision. Returns the chip revision ID as packed BCD. For example, 0xA1 would indicate the device is revision A1.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SYSIE</name>
        <description>System Status Interrupt Enable Register.</description>
        <addressOffset>0x54</addressOffset>
        <fields>
          <field>
            <name>ICEUNLOCK</name>
            <description>ARM ICE Unlock Interrupt Enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>ECCERR</name>
        <description>ECC Error Register</description>
        <addressOffset>0x64</addressOffset>
        <fields>
          <field>
            <name>FLECCERR</name>
            <description>ECC Flash Error Flag. Write 1 to clear.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
          </field>
        </fields>
      </register>
      <register>
        <name>ECCIE</name>
        <description>ECC IRQ Enable Register</description>
        <addressOffset>0x6C</addressOffset>
        <fields>
          <field>
            <name>FLLIRQEN</name>
            <description>ECC Flash Error Interrupt Enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ECCADDR</name>
        <description>ECC Error Address Register</description>
        <addressOffset>0x70</addressOffset>
        <access>read-only</access>
        <fields>
          <field>
            <name>ECCERRAD</name>
            <description>ECC Error Address.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BTLELDOCTRL</name>
        <description>BTLE LDO Control Register</description>
        <addressOffset>0x74</addressOffset>
        <resetValue>0x00000066</resetValue>
        <fields>
          <field>
            <name>LDORXEN</name>
            <description>LDORX Enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORXPULLD</name>
            <description>LDORX Pull Down.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORXVSEL</name>
            <description>LDORX Output Voltage Setting.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_85</name>
                <description>0.85V</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>0_9</name>
                <description>0.9V</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_0</name>
                <description>1.0V</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1</name>
                <description>1.1V</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXEN</name>
            <description>LDOTX Enable.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDOTXPULLD</name>
            <description>LDOTX Pull Down.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDOTXVSEL</name>
            <description>LDOTX Output Voltage Setting.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_85</name>
                <description>0.85V</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>0_9</name>
                <description>0.9V</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_0</name>
                <description>1.0V</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1</name>
                <description>1.1V</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXBYP</name>
            <description>LDOTX Bypass Enable.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORTDISCH</name>
            <description>LDORX Discharge.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORXBYP</name>
            <description>LDORX Bypass Enable.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORXDISCH</name>
            <description>LDORX Discharge.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORXENDLY</name>
            <description>LDORX Enable Delay.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDOTXENDLY</name>
            <description>LDOTX Enable Delay.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDOTXBYPENENDLY</name>
            <description>LDOTX Bypass Enable Delay.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDORXBYPENENDLY</name>
            <description>LDORX Bypass Enable Delay.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BTLELDODLY</name>
        <description>BTLE LDO Delay Register</description>
        <addressOffset>0x78</addressOffset>
        <resetValue>0x01B01B28</resetValue>
        <fields>
          <field>
            <name>BYPDLYCNT</name>
            <description>Bypass Delay Count. Not used.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>LDORXDLYCNT</name>
            <description>LDORX Delay Count. Not used.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
          <field>
            <name>LDOTXDLYCNT</name>
            <description>LDOTX Delay Count. Not used.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GPR</name>
        <description>General Purpose Register.</description>
        <addressOffset>0x80</addressOffset>
      </register>
    </registers>
  </peripheral>
</device>
