Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/zhangke/Desktop/CO/p4/tmips_isim_beh.exe -prj C:/Users/zhangke/Desktop/CO/p4/tmips_beh.prj work.tmips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/PC.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/IM.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/GRF.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/DM.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/ALU.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/datapath.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/control.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/mips.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p4/tmips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module GRF
Compiling module DM
Compiling module ALU
Compiling module datapath
Compiling module control
Compiling module mips
Compiling module tmips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/zhangke/Desktop/CO/p4/tmips_isim_beh.exe
Fuse Memory Usage: 29276 KB
Fuse CPU Usage: 515 ms
