

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp5'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp5     |       69|       69|         7|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gesummv.c:6]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/gesummv.c:6]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/gesummv.c:37]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln37 = icmp_eq  i7 %i_2, i7 64" [src/gesummv.c:37]   --->   Operation 14 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln37 = add i7 %i_2, i7 1" [src/gesummv.c:37]   --->   Operation 15 'add' 'add_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc85.split, void %for.inc95.preheader.exitStub" [src/gesummv.c:37]   --->   Operation 16 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i7 %i_2" [src/gesummv.c:37]   --->   Operation 17 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln6_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 18 'partselect' 'lshr_ln6_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_4" [src/gesummv.c:6]   --->   Operation 19 'zext' 'zext_ln6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 20 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 21 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%mux_case_014 = load i5 %tmp1_addr" [src/gesummv.c:38]   --->   Operation 22 'load' 'mux_case_014' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/gesummv.c:38]   --->   Operation 23 'load' 'tmp1_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 24 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 25 'getelementptr' 'tmp2_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%mux_case_016 = load i5 %tmp2_addr" [src/gesummv.c:38]   --->   Operation 26 'load' 'mux_case_016' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%tmp2_1_load = load i5 %tmp2_1_addr" [src/gesummv.c:38]   --->   Operation 27 'load' 'tmp2_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 28 'getelementptr' 'buff_y_out_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 29 'getelementptr' 'buff_y_out_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %trunc_ln37, void %arrayidx84.case.0, void %arrayidx84.case.1" [src/gesummv.c:38]   --->   Operation 30 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln37, i7 %i" [src/gesummv.c:6]   --->   Operation 31 'store' 'store_ln6' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc85" [src/gesummv.c:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%mux_case_014 = load i5 %tmp1_addr" [src/gesummv.c:38]   --->   Operation 33 'load' 'mux_case_014' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/gesummv.c:38]   --->   Operation 34 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %trunc_ln37, i32 %tmp1_1_load, i32 %mux_case_014" [src/gesummv.c:38]   --->   Operation 35 'select' 'select_ln38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%mux_case_016 = load i5 %tmp2_addr" [src/gesummv.c:38]   --->   Operation 36 'load' 'mux_case_016' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%tmp2_1_load = load i5 %tmp2_1_addr" [src/gesummv.c:38]   --->   Operation 37 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln38_1 = select i1 %trunc_ln37, i32 %tmp2_1_load, i32 %mux_case_016" [src/gesummv.c:38]   --->   Operation 38 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 39 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 40 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 41 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 41 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/gesummv.c:6]   --->   Operation 42 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/gesummv.c:37]   --->   Operation 44 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 45 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add1, i5 %buff_y_out_addr" [src/gesummv.c:38]   --->   Operation 46 'store' 'store_ln38' <Predicate = (!trunc_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx84.exit" [src/gesummv.c:38]   --->   Operation 47 'br' 'br_ln38' <Predicate = (!trunc_ln37)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add1, i5 %buff_y_out_1_addr" [src/gesummv.c:38]   --->   Operation 48 'store' 'store_ln38' <Predicate = (trunc_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx84.exit" [src/gesummv.c:38]   --->   Operation 49 'br' 'br_ln38' <Predicate = (trunc_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_y_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000000]
store_ln6             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i_2                   (load             ) [ 00000000]
icmp_ln37             (icmp             ) [ 01111110]
add_ln37              (add              ) [ 00000000]
br_ln37               (br               ) [ 00000000]
trunc_ln37            (trunc            ) [ 01111111]
lshr_ln6_4            (partselect       ) [ 00000000]
zext_ln6              (zext             ) [ 00000000]
tmp1_addr             (getelementptr    ) [ 01100000]
tmp1_1_addr           (getelementptr    ) [ 01100000]
tmp2_addr             (getelementptr    ) [ 01100000]
tmp2_1_addr           (getelementptr    ) [ 01100000]
buff_y_out_addr       (getelementptr    ) [ 01111111]
buff_y_out_1_addr     (getelementptr    ) [ 01111111]
br_ln38               (br               ) [ 00000000]
store_ln6             (store            ) [ 00000000]
br_ln37               (br               ) [ 00000000]
mux_case_014          (load             ) [ 00000000]
tmp1_1_load           (load             ) [ 00000000]
select_ln38           (select           ) [ 01011110]
mux_case_016          (load             ) [ 00000000]
tmp2_1_load           (load             ) [ 00000000]
select_ln38_1         (select           ) [ 01011110]
specpipeline_ln6      (specpipeline     ) [ 00000000]
speclooptripcount_ln6 (speclooptripcount) [ 00000000]
specloopname_ln37     (specloopname     ) [ 00000000]
add1                  (fadd             ) [ 01000001]
store_ln38            (store            ) [ 00000000]
br_ln38               (br               ) [ 00000000]
store_ln38            (store            ) [ 00000000]
br_ln38               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_y_out_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_y_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp1_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="tmp1_1_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="5" slack="0"/>
<pin id="57" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_1_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_014/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_1_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp2_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp2_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_1_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_016/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_1_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buff_y_out_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="buff_y_out_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln38_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="6"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln38_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="6"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln6_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_2_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln37_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln37_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln37_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lshr_ln6_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="4" slack="0"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln6_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln38_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln38_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln37_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="5"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="200" class="1005" name="trunc_ln37_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp1_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp1_1_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_1_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp2_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp2_1_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="buff_y_out_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="6"/>
<pin id="228" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="buff_y_out_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="buff_y_out_1_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="6"/>
<pin id="233" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="buff_y_out_1_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="select_ln38_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="241" class="1005" name="select_ln38_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="add1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="46" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="72" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="131" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="174"><net_src comp="140" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="66" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="60" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="92" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="86" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="42" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="199"><net_src comp="134" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="146" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="209"><net_src comp="46" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="214"><net_src comp="53" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="219"><net_src comp="72" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="224"><net_src comp="79" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="229"><net_src comp="98" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="234"><net_src comp="105" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="239"><net_src comp="175" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="244"><net_src comp="182" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="249"><net_src comp="122" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="117" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_y_out_1 | {7 }
	Port: buff_y_out | {7 }
 - Input state : 
	Port: gesummv_Pipeline_lp5 : tmp1 | {1 2 }
	Port: gesummv_Pipeline_lp5 : tmp1_1 | {1 2 }
	Port: gesummv_Pipeline_lp5 : tmp2 | {1 2 }
	Port: gesummv_Pipeline_lp5 : tmp2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_2 : 1
		icmp_ln37 : 2
		add_ln37 : 2
		br_ln37 : 3
		trunc_ln37 : 2
		lshr_ln6_4 : 2
		zext_ln6 : 3
		tmp1_addr : 4
		tmp1_1_addr : 4
		mux_case_014 : 5
		tmp1_1_load : 5
		tmp2_addr : 4
		tmp2_1_addr : 4
		mux_case_016 : 5
		tmp2_1_load : 5
		buff_y_out_addr : 4
		buff_y_out_1_addr : 4
		br_ln38 : 3
		store_ln6 : 3
	State 2
		select_ln38 : 1
		select_ln38_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_122      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln38_fu_175  |    0    |    0    |    32   |
|          | select_ln38_1_fu_182 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln37_fu_134   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln37_fu_140   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln37_fu_146  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   lshr_ln6_4_fu_150  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |    zext_ln6_fu_160   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |   227   |   306   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       add1_reg_246      |   32   |
|buff_y_out_1_addr_reg_231|    5   |
| buff_y_out_addr_reg_226 |    5   |
|        i_reg_189        |    7   |
|    icmp_ln37_reg_196    |    1   |
|  select_ln38_1_reg_241  |   32   |
|   select_ln38_reg_236   |   32   |
|   tmp1_1_addr_reg_211   |    5   |
|    tmp1_addr_reg_206    |    5   |
|   tmp2_1_addr_reg_221   |    5   |
|    tmp2_addr_reg_216    |    5   |
|    trunc_ln37_reg_200   |    1   |
+-------------------------+--------+
|          Total          |   135  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_92 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   306  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   362  |   342  |
+-----------+--------+--------+--------+--------+
