
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011342                       # Number of seconds simulated
sim_ticks                                 11341933500                       # Number of ticks simulated
final_tick                                11341933500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151232                       # Simulator instruction rate (inst/s)
host_op_rate                                   299045                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91038527                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708256                       # Number of bytes of host memory used
host_seconds                                   124.58                       # Real time elapsed on the host
sim_insts                                    18841006                       # Number of instructions simulated
sim_ops                                      37256161                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         124224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1047232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1171456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18304                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10952630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          92332758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103285388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10952630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10952630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10952630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         92332758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103285388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001105750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1171456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1171456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11341849000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    609.801877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   403.065738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.066499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          339     17.67%     17.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          230     11.99%     29.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          166      8.65%     38.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      4.74%     43.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          103      5.37%     48.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      3.91%     52.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      2.82%     55.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      1.77%     56.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          826     43.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1918                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst       124224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1047232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10952629.902123831213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 92332757.902345314622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    103255000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    504433250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     53196.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30827.68                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    264488250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               607688250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   91520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14449.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33199.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       103.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16378                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     619637.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7075740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3738075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                64702680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         170255280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            138007260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9617760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       665974890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       146666880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2222775060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3428934765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            302.323653                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11013905000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     13949500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      72020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9171553500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    381939250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     242010750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1460460500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6675900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3540735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                65987880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         176401680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            142110690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       681387120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       159330240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2208188580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3454581675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            304.584899                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11001579750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     16489000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      74620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9092565000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    414924250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     249009000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1494326250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10355407                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10355407                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            780104                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9064174                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  340437                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              36179                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         9064174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            5299336                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          3764838                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       214345                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4444924                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2224535                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         79245                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         11826                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4600683                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          4081                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         22683868                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6171703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       40437398                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10355407                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5639773                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      15472839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1564308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 2146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         21500                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          415                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          329                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   4596769                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                191109                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           22451086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.533071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.532516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9903214     44.11%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   552275      2.46%     46.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   490430      2.18%     48.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   947053      4.22%     52.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   717926      3.20%     56.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   701098      3.12%     59.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1798913      8.01%     67.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   945099      4.21%     71.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6395078     28.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22451086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.456510                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.782650                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5757485                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5047081                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   9814149                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1050217                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 782154                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               74187542                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 782154                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6379190                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2783214                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4673                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  10094420                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2407435                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               70327549                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11788                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 284224                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     40                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1950096                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            85361629                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             180892052                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        102444148                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1090507                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45620811                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 39740818                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                315                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            304                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2502344                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5570694                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2925832                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            176954                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25672                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   61903651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2905                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  53601591                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            599285                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        24650394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36226364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2727                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22451086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.387483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.590340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9547851     42.53%     42.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1788141      7.96%     50.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1767035      7.87%     58.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1609771      7.17%     65.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1834550      8.17%     73.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1748394      7.79%     81.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2180281      9.71%     91.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1512293      6.74%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              462770      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22451086                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1787332     97.67%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8875      0.48%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20622      1.13%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10291      0.56%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2506      0.14%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              261      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            359832      0.67%      0.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45194336     84.32%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               102222      0.19%     85.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                311125      0.58%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                92103      0.17%     85.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16727      0.03%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16775      0.03%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               6      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          259650      0.48%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1382      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4580428      8.55%     95.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2355779      4.39%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          243162      0.45%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          68022      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53601591                       # Type of FU issued
system.cpu.iq.rate                           2.362983                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1829897                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034139                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          130675054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          85497269                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50279757                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1408396                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1059926                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       644849                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               54362104                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  709552                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           264317                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2527907                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4379                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1195912                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 782154                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2740115                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 34599                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            61906556                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             81756                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5570694                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2925832                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    748                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 33864                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            297                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         397335                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       680477                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1077812                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              51574337                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4440860                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2027254                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6664768                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6371039                       # Number of branches executed
system.cpu.iew.exec_stores                    2223908                       # Number of stores executed
system.cpu.iew.exec_rate                     2.273613                       # Inst execution rate
system.cpu.iew.wb_sent                       51282986                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      50924606                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38024766                       # num instructions producing a value
system.cpu.iew.wb_consumers                  61938311                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.244970                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.613914                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        24651022                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            781980                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     18930549                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.968044                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.596326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8811644     46.55%     46.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2642700     13.96%     60.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1285661      6.79%     67.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2180661     11.52%     78.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       878200      4.64%     83.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       719894      3.80%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       356453      1.88%     89.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       193520      1.02%     90.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1861816      9.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18930549                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18841006                       # Number of instructions committed
system.cpu.commit.committedOps               37256161                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4772707                       # Number of memory references committed
system.cpu.commit.loads                       3042787                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.branches                    5027279                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     524454                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  36830486                       # Number of committed integer instructions.
system.cpu.commit.function_calls               155715                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       141611      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         31674407     85.02%     85.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           80317      0.22%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           286512      0.77%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           66284      0.18%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16704      0.04%     86.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16744      0.04%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       200830      0.54%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            4      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2872064      7.71%     94.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1676821      4.50%     99.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       170723      0.46%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        53099      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37256161                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1861816                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     78975916                       # The number of ROB reads
system.cpu.rob.rob_writes                   127365639                       # The number of ROB writes
system.cpu.timesIdled                           29170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          232782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18841006                       # Number of Instructions Simulated
system.cpu.committedOps                      37256161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.203963                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.203963                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.830591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.830591                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 69857800                       # number of integer regfile reads
system.cpu.int_regfile_writes                42514525                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    808706                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   313123                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  33440519                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19322304                       # number of cc regfile writes
system.cpu.misc_regfile_reads                20284686                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.209410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5603163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.305258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.209410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          838                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11737922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11737922                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3824874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3824874                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1703876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1703876                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5528750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5528750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5528750                       # number of overall hits
system.cpu.dcache.overall_hits::total         5528750                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       276961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        276961                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        26047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26047                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       303008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         303008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       303008                       # number of overall misses
system.cpu.dcache.overall_misses::total        303008                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2778258500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2778258500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1479525000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1479525000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4257783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4257783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4257783500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4257783500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4101835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4101835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1729923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1729923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5831758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5831758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5831758                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5831758                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067521                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015057                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051958                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051958                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10031.226418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10031.226418                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56802.126924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56802.126924                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14051.719757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14051.719757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14051.719757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14051.719757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          669                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          179                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73142                       # number of writebacks
system.cpu.dcache.writebacks::total             73142                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       228575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       228575                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       228597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       228597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       228597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       228597                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48386                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26025                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74411                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    605889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    605889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1453317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1453317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2059206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2059206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2059206000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2059206000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012760                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012760                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012760                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012760                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12521.989832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12521.989832                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55843.112392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55843.112392                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27673.408501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27673.408501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27673.408501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27673.408501                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73382                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.934862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4588760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             58453                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             78.503413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.934862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9251983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9251983                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      4530307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4530307                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      4530307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4530307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4530307                       # number of overall hits
system.cpu.icache.overall_hits::total         4530307                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66458                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        66458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66458                       # number of overall misses
system.cpu.icache.overall_misses::total         66458                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1048797997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1048797997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   1048797997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1048797997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1048797997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1048797997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4596765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4596765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      4596765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4596765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4596765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4596765                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014458                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014458                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15781.365629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15781.365629                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15781.365629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15781.365629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15781.365629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15781.365629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3954                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                67                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.014925                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        57937                       # number of writebacks
system.cpu.icache.writebacks::total             57937                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         8004                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8004                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         8004                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8004                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         8004                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8004                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        58454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        58454                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        58454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        58454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        58454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        58454                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    884374997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    884374997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    884374997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    884374997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    884374997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    884374997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012716                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15129.417953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15129.417953                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15129.417953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15129.417953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15129.417953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15129.417953                       # average overall mshr miss latency
system.cpu.icache.replacements                  57937                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12985.166464                       # Cycle average of tags in use
system.l2.tags.total_refs                      264174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.432583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1433.732430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11551.434034                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.352522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.396276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2131704                       # Number of tag accesses
system.l2.tags.data_accesses                  2131704                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        73142                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73142                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        57933                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            57933                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data              9916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9916                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst          56507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56507                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         48127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48127                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                56507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                58043                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114550                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               56507                       # number of overall hits
system.l2.overall_hits::.cpu.data               58043                       # number of overall hits
system.l2.overall_hits::total                  114550                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16104                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1942                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             259                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16363                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18305                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1942                       # number of overall misses
system.l2.overall_misses::.cpu.data             16363                       # number of overall misses
system.l2.overall_misses::total                 18305                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1309984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1309984000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    202506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    202506500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     26947500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26947500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    202506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1336931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1539438000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    202506500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1336931500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1539438000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        73142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        57933                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        57933                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         26020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst        58449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          58449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        48386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst            58449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           58449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132855                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.618909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.618909                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033226                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005353                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.033226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.219915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.033226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.219915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137782                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81345.255837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81345.255837                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104277.291452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104277.291452                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104044.401544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104044.401544                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104277.291452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81704.546843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84099.317126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104277.291452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81704.546843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84099.317126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16104                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          259                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18305                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1148944000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1148944000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    183096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    183096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24357500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24357500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    183096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1173301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1356398000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    183096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1173301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1356398000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.618909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.618909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005353                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.219915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.219915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137782                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71345.255837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71345.255837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94282.440783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94282.440783                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94044.401544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94044.401544                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94282.440783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71704.546843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74099.863425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94282.440783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71704.546843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74099.863425                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         18304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2200                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16104                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2200                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1171456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1171456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1171456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18304                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20503500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96521750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       264184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       131327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  11341933500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            106839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        57937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26020                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         58454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48386                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       174839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                397043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7448640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9443072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16891712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           132865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132829     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             132865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          263171000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          87679999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111611500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
