<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='183' ll='186' type='const llvm::CodeGenRegister::SubRegMap &amp; llvm::CodeGenRegister::getSubRegs() const'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1187' u='c' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1346' u='c' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1398' u='c' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1406' u='c' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1730' u='c' c='_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2066' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2072' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2196' u='c' c='_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2254' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2424' u='c' c='_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1685' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
