module tb;
  reg a,b;
  wire D,B;
  half_sub hs(a,b,D,B);
  initial begin
    $monitor("At time %0t: a=%b,b=%b,Difference=%b,Borrow=%b",$time,a,b,D,B);
    a=0;b=0;#1;
    a=0;b=1;#1;
    a=1;b=0;#1;
    a=1;b=1;
  end
endmodule
