{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09929,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09975,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000712682,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00110204,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000397917,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00110204,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 3.724,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 6.384,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 2.128,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.708,
	"finish__design__instance__count__class:multi_input_combinational_cell": 25,
	"finish__design__instance__area__class:multi_input_combinational_cell": 24.472,
	"finish__design__instance__count": 49,
	"finish__design__instance__area": 78.204,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.599257,
	"finish__clock__skew__setup": 0.000783283,
	"finish__clock__skew__hold": 0.000783283,
	"finish__timing__drv__max_slew_limit": 0.897582,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.939695,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.12746e-05,
	"finish__power__switching__total": 2.49553e-05,
	"finish__power__leakage__total": 1.77366e-06,
	"finish__power__total": 0.000118004,
	"finish__design__io": 11,
	"finish__design__die__area": 1620.06,
	"finish__design__core__area": 1436.4,
	"finish__design__instance__count": 103,
	"finish__design__instance__area": 92.568,
	"finish__design__instance__count__stdcell": 103,
	"finish__design__instance__area__stdcell": 92.568,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0644444,
	"finish__design__instance__utilization__stdcell": 0.0644444,
	"finish__design__rows": 27,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 27,
	"finish__design__sites": 5400,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5400,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}