Execution Data Sweep Report File 2024_10_22_02_26_PM

________________________________________________________________________________________________________________________
LAT = 0

RAM CLK Cycles:
# Halted at 478840 time and ran for      23941 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 52.02 MHz  ; 52.02 MHz       ; altera_reserved_tck ;      ;
; 63.64 MHz  ; 63.64 MHz       ; CPUCLK              ;      ;
; 156.79 MHz ; 156.79 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

RAM CLK Cycles:
# Halted at 519600 time and ran for      25979 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 59.73 MHz  ; 59.73 MHz       ; CPUCLK              ;      ;
; 79.62 MHz  ; 79.62 MHz       ; altera_reserved_tck ;      ;
; 148.39 MHz ; 148.39 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

RAM CLK Cycles:
# Halted at 601120 time and ran for      30055 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 59.73 MHz  ; 59.73 MHz       ; CPUCLK              ;      ;
; 79.62 MHz  ; 79.62 MHz       ; altera_reserved_tck ;      ;
; 148.39 MHz ; 148.39 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

RAM CLK Cycles:
# Halted at 682640 time and ran for      34131 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 59.73 MHz  ; 59.73 MHz       ; CPUCLK              ;      ;
; 79.62 MHz  ; 79.62 MHz       ; altera_reserved_tck ;      ;
; 148.39 MHz ; 148.39 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)
