/****************************************************************************
 *
 * The MIT License (MIT)
 *
 * Copyright (c) 2025 Advanced Micro Devices, Inc. All right reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 ****************************************************************************/

#ifndef __XYLON_FMC_96716_H__
#define __XYLON_FMC_96716_H__

#include <isi/isi_fmc.h>

#define MAX96716_DS1_DEFAULT_ADDRESS	(0x50)
#define MAX96716_DS1_ALIAS_ADDRESS	(0x56)
#define MAX96716_DS2_DEFAULT_ADDRESS	(0x54)
#define MAX96716_DS2_ALIAS_ADDRESS	(0x58)
#define MAX96716_DS3_DEFAULT_ADDRESS	(0x50)
#define MAX96716_DS3_ALIAS_ADDRESS	(0x60)
#define MAX96716_DS4_DEFAULT_ADDRESS	(0x54)
#define MAX96716_DS4_ALIAS_ADDRESS	(0x62)
#define MAX96716_DS5_DEFAULT_ADDRESS	(0x50)
#define MAX96716_DS5_ALIAS_ADDRESS	(0x64)
#define MAX96716_DS6_DEFAULT_ADDRESS	(0x54)
#define MAX96716_DS6_ALIAS_ADDRESS	(0x68)

/* Potentiometer I2C Configuration */
#define MAX96716_POTENTIOMETER_ADDR		(0x2F)
#define MAX96716_POTENTIOMETER_REG		(0x00)
#define MAX96716_POTENTIOMETER_WR_VAL		(0x04)

/* LDAC (Digital-to-Analog Converter) I2C Configuration */
#define MAX96716_LDAC_ADDR			(0x4C)
#define MAX96716_LDAC_DAC_REG			(0x60)
#define MAX96716_LDAC_MODE_REG			(0x3F)
#define MAX96716_LDAC_WR_VAL			(0xFF)

/* I/O Expander I2C Configuration */
#define MAX96716_EXPANDER_ADDR			(0x44 >> 1)
#define MAX96716_EXPANDER_OUT_PORT0_REG		(0x00)
#define MAX96716_EXPANDER_OUT_PORT1_REG		(0x04)
#define MAX96716_EXPANDER_CONFIG_REG		(0x0C)
#define MAX96716_EXPANDER_OUT_INIT_VAL		(0x80)
#define MAX96716_EXPANDER_CONFIG_ALL_OUT	(0x00)
#define MAX96716_EXPANDER_DESER_EN_VAL		(0x7F)

/* Delay Configurations (in ms) */
#define MAX96716_FMC_SETUP_DELAY_MS		(10)
#define MAX96716_PROBE_DELAY_MS			(50)
#define MAX96716_REMAP_DELAY_MS			(100)

/* I2C Register Address Size */
#define MAX96716_FMC_REG_ADDR_SIZE		(0x1)

/* Serializer GPIO Configuration */
#define MAX96716_SER_GPIO_REG_A			(0x7B)
#define MAX96716_SER_GPIO_REG_B			(0x83)
#define MAX96716_SER_GPIO_REG_C			(0x8B)
#define MAX96716_SER_GPIO_DOUBLE_MODE_VAL	(0x11)

/*
 * MIPI TX DPLL Soft-Reset Registers (config_soft_rst_n, bit 0)
 *
 * Per MAX96716A datasheet Rev.5: "PLLs should be put in reset before
 * changing [predef_freq] register (config_soft_rst_n bit)."
 *
 * Proper DPLL reconfiguration sequence:
 *   1. Assert soft reset (clear bit 0 → write 0xF4)
 *   2. Wait for reset to settle (~10 ms)
 *   3. Write new DPLL frequency (BACKTOP25/28 registers)
 *   4. Release soft reset (set bit 0 → write 0xF5)
 *   5. Wait for DPLL lock (~50 ms)
 */
#define MAX96716_DPLL_CSI2_SOFT_RST_REG		(0x1D00) /* PHY1 DPLL */
#define MAX96716_DPLL_CSI3_SOFT_RST_REG		(0x1E00) /* PHY2 DPLL */
#define MAX96716_DPLL_SOFT_RST_ASSERT		(0xF4)   /* bit 0 = 0 */
#define MAX96716_DPLL_SOFT_RST_RELEASE		(0xF5)   /* bit 0 = 1 */
#define MAX96716_DPLL_RESET_WAIT_MS		(10)
#define MAX96716_DPLL_LOCK_WAIT_MS		(50)
#define MAX96716_DPLL_MAX_RETRIES		(3)

/* MIPI TX DPLL Frequency Registers (phyN_csi_tx_dpll_predef_freq) */
#define MAX96716_PHY1_DPLL_FREQ_REG		(0x0320) /* BACKTOP25 */
#define MAX96716_PHY2_DPLL_FREQ_REG		(0x0323) /* BACKTOP28 */

RegI2CT max96716_Des1_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x34},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0x80},
	{0x0317, 0xBC},
	{0x0318, 0x00},
	{0x0319, 0x6C},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};


RegI2CT max96716_Des2_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x34},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0x80},
	{0x0317, 0xBC},
	{0x0318, 0x00},
	{0x0319, 0x6C},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};

RegI2CT max96716_Des3_init[] = {
#ifdef RGBIR_MODE
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{0x0050, 0x00},
	{0x0051, 0x01},
	{0x0052, 0x02},
	{0x0053, 0x03},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x20},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0316, 0xAC},
	{0x0317, 0xBB},
	{0x0318, 0xB0},
	{0x0319, 0x6A},
	{0x0313, 0x62},
	{0x031A, 0x30},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2B},
	{0x044E, 0x2B},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}

#else
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x34},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0x80},
	{0x0317, 0xBC},
	{0x0318, 0x00},
	{0x0319, 0x6C},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
#endif
};

RegI2CT max96716_Des4_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x34},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0x80},
	{0x0317, 0xBC},
	{0x0318, 0x00},
	{0x0319, 0x6C},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};


RegI2CT max96716_Des5_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x34},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0x80},
	{0x0317, 0xBC},
	{0x0318, 0x00},
	{0x0319, 0x6C},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};

RegI2CT max96716_Des6_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{0x0050, 0x00},
	{0x0051, 0x01},
	{0x0052, 0x02},
	{0x0053, 0x03},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x20},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0xAC},
	{0x0317, 0xBB},
	{0x0318, 0xB0},
	{0x0319, 0x6A},
	{0x0313, 0x62},
	{0x031A, 0x30},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2B},
	{0x044E, 0x2B},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x3F},
	{0x04AD, 0x55},
	{0x04AE, 0x05},
	{0x048D, 0x2B},
	{0x048E, 0xAB},
	{0x048F, 0x00},
	{0x0490, 0x80},
	{0x0491, 0x01},
	{0x0492, 0x81},
	{0x0493, 0x6B},
	{0x0494, 0xEB},
	{0x0495, 0x40},
	{0x0496, 0xC0},
	{0x0497, 0x41},
	{0x0498, 0xC1},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};

RegI2CT max96716_Des7_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x34},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0161, 0x31},
	{0x0316, 0x80},
	{0x0317, 0xBC},
	{0x0318, 0x00},
	{0x0319, 0x6C},
	{0x0333, 0x4E},
	{0x040A, 0xD0},
	{0x044A, 0xD0},
	{0x048A, 0xD0},
	{0x04CA, 0xD0},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};

RegI2CT max96716_Des2_revserse_splitter_init[] = {
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{0x0050, 0x00},
	{0x0051, 0x01},
	{0x0052, 0x02},
	{0x0053, 0x03},
	/* DPLL soft-reset sequence: assert reset before freq change */
	{0x1D00, 0xF4},
	{0x1E00, 0xF4},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_RESET_WAIT_MS},
	{0x0320, 0x34},
	{0x0323, 0x20},
	/* Release DPLL soft-reset and wait for lock */
	{0x1D00, 0xF5},
	{0x1E00, 0xF5},
	{MAX929X_TABLE_WAIT, MAX96716_DPLL_LOCK_WAIT_MS},
	{0x0331, 0xF0},  /* MIPI_PHY1 HS timing (t_hs_prep/przero); null-effect, retained from commit 2 */
	{0x1449, 0xF5},  /* errata #10: RLMS49 ErrChPwrUp=1, force Error Channel A always-on (Required for 6Gbps multi-link) */
	{0x1549, 0xF5},  /* errata #10: force Error Channel B always-on */
	{0x0316, 0xAC},
	{0x0317, 0xBC},
	{0x0318, 0xB0},
	{0x0319, 0x6C},
	{0x0313, 0x62},
	{0x031A, 0x30},
	{0x0333, 0x1E},
	{0x040A, 0x10},
	{0x044A, 0xD0},
	{0x04CA, 0x10},
	{0x044B, 0x07},
	{0x046D, 0x15},
	{0x044D, 0x2C},
	{0x044E, 0x2C},
	{0x044F, 0x00},
	{0x0450, 0x00},
	{0x0451, 0x01},
	{0x0452, 0x01},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{0x048A, 0xD0},
	{0x048B, 0x07},
	{0x04AD, 0x15},
	{0x048D, 0x2C},
	{0x048E, 0x6C},
	{0x048F, 0x00},
	{0x0490, 0x40},
	{0x0491, 0x01},
	{0x0492, 0x41},
	{0x001c, 0xff},
	{MAX929X_TABLE_WAIT, MAX929X_TABLE_WAIT_MS},
	{MAX929X_TABLE_END, 0}
};

static int max96716_Xylon_Fmc_Setup(int des_arr_id);
static int max96716_Xylon_Deser_setup(desInterface *des);
static int max96716_Xylon_Deser_Enable(u8 pos);
static int max96716_Xylon_Deser_Disable(u8 pos);
static int max96716_Remapping_des_addr(desInterface *desIface);
static RESULT max96716_dpll_reset_and_verify(u8 i2cBusId, u16 Deser_addr);

#endif
