// Seed: 2428904178
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge 1 or posedge id_3 * 1) begin
    id_2 = 1'b0;
    id_3 = id_3;
  end
endmodule
