#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 20 02:31:53 2020
# Process ID: 7300
# Current directory: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR/TESTE_TESTADOR.runs/synth_1
# Command line: vivado.exe -log testar_pacote_JHU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testar_pacote_JHU.tcl
# Log file: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR/TESTE_TESTADOR.runs/synth_1/testar_pacote_JHU.vds
# Journal file: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR/TESTE_TESTADOR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testar_pacote_JHU.tcl -notrace
Command: synth_design -top testar_pacote_JHU -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11728 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.719 ; gain = 96.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testar_pacote_JHU' [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR/TESTE_TESTADOR.srcs/sources_1/new/testar_pacote_JHU.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'testar_pacote_JHU' (1#1) [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR/TESTE_TESTADOR.srcs/sources_1/new/testar_pacote_JHU.vhd:27]
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[14] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[13] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[12] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[11] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[10] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[9] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[8] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[7] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[6] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[5] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[4] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[3] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[2] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[1] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 504.844 ; gain = 151.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 504.844 ; gain = 151.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 504.844 ; gain = 151.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 504.844 ; gain = 151.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testar_pacote_JHU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[14] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[13] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[12] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[11] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[10] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[9] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[8] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[7] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[6] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[5] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[4] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[3] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[2] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[1] driven by constant 0
WARNING: [Synth 8-3917] design testar_pacote_JHU has port saida[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     1|
|2     |LUT4  |     4|
|3     |LUT5  |     4|
|4     |LUT6  |    24|
|5     |MUXF7 |     1|
|6     |IBUF  |     8|
|7     |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    74|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.871 ; gain = 484.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 924.207 ; gain = 583.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR/TESTE_TESTADOR.runs/synth_1/testar_pacote_JHU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testar_pacote_JHU_utilization_synth.rpt -pb testar_pacote_JHU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 20 02:32:28 2020...
