
#  Three phase (3-PH) DSOGI Phase Lock Loop (PLL) 



## Dependencies


![Static Badge](https://img.shields.io/badge/Matlab2023a-Requiered-red)
![Static Badge]([https://img.shields.io/badge/Matlab2023a-Requiered-red](https://img.shields.io/badge/build-STM32F7?style=flat&label=STM32F7
))




## Roadmap

- [x]  Angle Lock
- [x]  Phase Swap Detection
- [x]  Realtime Phase Fault Detection
- [x]  Generated Code
- [x]  Code Tested on STM32F7 (code on stm32.zip)

## Demo

![image](https://github.com/angrram/3ph_pll/assets/128910194/d00f35f6-ec75-408a-b1b8-1f96d0c911b4)


Worse case, when the phase of the Voltage phase is pi radians of offset at the start, thus having the maximum error. 


![image](https://github.com/angrram/3ph_pll/assets/128910194/d4753abb-f6c8-4929-9be5-ff9a256c85fd)

Angle Output at the worst case.


![image](https://github.com/angrram/3ph_pll/assets/128910194/46e1418f-76f1-4def-92e0-8f7b7807e2ae)

## Authors

- Angel Rodriguez [ang.rodr97@gmail.com]
## Acknowledgements

 - [[1] Pinto J, Carvalho A, Rocha A, Ara√∫jo A. Comparison of DSOGI-Based PLL for Phase Estimation in Three-Phase Weak Grids. Electricity. 2021; 2(3):244-270. ](https://doi.org/10.3390/electricity2030015)


