Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Monday/Downloads/finalproject/final/FFinal_Test_isim_beh.exe -prj C:/Users/Monday/Downloads/finalproject/final/FFinal_Test_beh.prj work.FFinal_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../microprocessor/Sign_Extend.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../microprocessor/Mux_RegDst.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../microprocessor/Mux_MemtoReg.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../microprocessor/Mux_branch.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../microprocessor/Mux_ALUSrc.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../micropro/microprocessor/PC.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../micropro/microprocessor/hex7Segment.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../micropro/microprocessor/DataMemory.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../Logic-Design-Final-Project-master/Register.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../Logic-Design-Final-Project-master/Control_Unit.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../Logic-Design-Final-Project-master/ALU.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/../../micropro/microprocessor/microprocessor.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/IMEM.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/final.v" into library work
Analyzing Verilog file "C:/Users/Monday/Downloads/finalproject/final/final_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Monday/Downloads/finalproject/final/final.v" Line 29: Size mismatch in connection of port <instruction>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Monday/Downloads/finalproject/final/final.v" Line 30: Size mismatch in connection of port <instruction>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module IMEM
Compiling module Sign_Extend
Compiling module Mux_ALUSrc
Compiling module Mux_MemtoReg
Compiling module DataMemory
Compiling module Mux_RegDst
Compiling module ALU
Compiling module Mux_branch
Compiling module PC
Compiling module Register
Compiling module hex7Segment
Compiling module Control_Unit
Compiling module microprocessor
Compiling module FFinal
Compiling module FFinal_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/Monday/Downloads/finalproject/final/FFinal_Test_isim_beh.exe
Fuse Memory Usage: 28560 KB
Fuse CPU Usage: 546 ms
