
*** Running vivado
    with args -log design_singletoneFFT_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_singletoneFFT_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jul  7 16:01:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_singletoneFFT_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/sources_1/bd/design_singletoneFFT/design_singletoneFFT.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: read_checkpoint -auto_incremental -incremental D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/utils_1/imports/synth_1/design_singletoneFFT_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/utils_1/imports/synth_1/design_singletoneFFT_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_singletoneFFT_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.137 ; gain = 466.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_wrapper' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/hdl/design_singletoneFFT_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:60]
INFO: [Synth 8-6157] synthesizing module 'CommandLogic_imp_QZ46PD' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_c_counter_binary_0_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_c_counter_binary_0_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlconstant_0_1' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_1/synth/design_singletoneFFT_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlconstant_0_1' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_1/synth/design_singletoneFFT_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlconstant_0_2' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_2/synth/design_singletoneFFT_xlconstant_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlconstant_0_2' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_2/synth/design_singletoneFFT_xlconstant_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlconstant_2_1' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_2_1/synth/design_singletoneFFT_xlconstant_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlconstant_2_1' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_2_1/synth/design_singletoneFFT_xlconstant_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlconstant_3_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_3_0/synth/design_singletoneFFT_xlconstant_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized2' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized2' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlconstant_3_0' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_3_0/synth/design_singletoneFFT_xlconstant_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlconstant_4_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_4_0/synth/design_singletoneFFT_xlconstant_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlconstant_4_0' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_4_0/synth/design_singletoneFFT_xlconstant_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CommandLogic_imp_QZ46PD' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_blk_mem_gen_0_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_blk_mem_gen_0_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'design_singletoneFFT_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:103]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_singletoneFFT_blk_mem_gen_0_0' has 12 connections declared, but only 11 given [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:103]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_c_addsub_0_1' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_c_addsub_0_1' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_latch_0_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_latch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_latch_0_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_latch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mag_fft_imp_152RPYJ' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:156]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_c_addsub_0_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_c_addsub_0_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_mult_gen_0_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_mult_gen_0_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_mult_gen_0_1' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_mult_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_mult_gen_0_1' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_mult_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlslice_0_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_0/synth/design_singletoneFFT_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlslice_0_0' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_0/synth/design_singletoneFFT_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xlslice_0_1' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_1/synth/design_singletoneFFT_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xlslice_0_1' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_1/synth/design_singletoneFFT_xlslice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mag_fft_imp_152RPYJ' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:156]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_mux_acc_0_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_mux_acc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_mux_acc_0_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_mux_acc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_signal_delay_0_2' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_signal_delay_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_signal_delay_0_2' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_signal_delay_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_signal_delay_1_0' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_signal_delay_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_signal_delay_1_0' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_signal_delay_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_singletoneFFT_xfft_0_1' [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_xfft_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_xfft_0_1' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/.Xil/Vivado-1672-GiridharKING/realtime/design_singletoneFFT_xfft_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 's_axis_data_tready' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'design_singletoneFFT_xfft_0_1' is unconnected for instance 'xfft_0' [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
WARNING: [Synth 8-7023] instance 'xfft_0' of module 'design_singletoneFFT_xfft_0_1' has 18 connections declared, but only 9 given [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:144]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT' (0#1) [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/synth/design_singletoneFFT.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_singletoneFFT_wrapper' (0#1) [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/hdl/design_singletoneFFT_wrapper.v:13]
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1200.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xfft_0_1/design_singletoneFFT_xfft_0_1/design_singletoneFFT_xfft_0_1_in_context.xdc] for cell 'design_singletoneFFT_i/xfft_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_xfft_0_1/design_singletoneFFT_xfft_0_1/design_singletoneFFT_xfft_0_1_in_context.xdc] for cell 'design_singletoneFFT_i/xfft_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_c_counter_binary_0_0/design_singletoneFFT_c_counter_binary_0_0/design_singletoneFFT_c_counter_binary_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/CommandLogic/c_counter_binary_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_c_counter_binary_0_0/design_singletoneFFT_c_counter_binary_0_0/design_singletoneFFT_c_counter_binary_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/CommandLogic/c_counter_binary_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_mult_gen_0_0/design_singletoneFFT_mult_gen_0_0/design_singletoneFFT_mult_gen_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mag_fft/mult_gen_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_mult_gen_0_0/design_singletoneFFT_mult_gen_0_0/design_singletoneFFT_mult_gen_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mag_fft/mult_gen_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_mult_gen_0_1/design_singletoneFFT_mult_gen_0_1/design_singletoneFFT_mult_gen_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mag_fft/mult_gen_1'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_mult_gen_0_1/design_singletoneFFT_mult_gen_0_1/design_singletoneFFT_mult_gen_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mag_fft/mult_gen_1'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_c_addsub_0_0/design_singletoneFFT_c_addsub_0_0/design_singletoneFFT_c_addsub_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mag_fft/c_addsub_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_c_addsub_0_0/design_singletoneFFT_c_addsub_0_0/design_singletoneFFT_c_addsub_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mag_fft/c_addsub_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_blk_mem_gen_0_0/design_singletoneFFT_blk_mem_gen_0_0/design_singletoneFFT_blk_mem_gen_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_blk_mem_gen_0_0/design_singletoneFFT_blk_mem_gen_0_0/design_singletoneFFT_blk_mem_gen_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/blk_mem_gen_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_c_addsub_0_1/design_singletoneFFT_c_addsub_0_1/design_singletoneFFT_c_addsub_0_1_in_context.xdc] for cell 'design_singletoneFFT_i/c_addsub_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_c_addsub_0_1/design_singletoneFFT_c_addsub_0_1/design_singletoneFFT_c_addsub_0_1_in_context.xdc] for cell 'design_singletoneFFT_i/c_addsub_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_1_0/design_singletoneFFT_signal_delay_1_0/design_singletoneFFT_signal_delay_1_0_in_context.xdc] for cell 'design_singletoneFFT_i/signal_delay_1'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_1_0/design_singletoneFFT_signal_delay_1_0/design_singletoneFFT_signal_delay_1_0_in_context.xdc] for cell 'design_singletoneFFT_i/signal_delay_1'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_mux_acc_0_0/design_singletoneFFT_mux_acc_0_0/design_singletoneFFT_mux_acc_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mux_acc_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_mux_acc_0_0/design_singletoneFFT_mux_acc_0_0/design_singletoneFFT_mux_acc_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/mux_acc_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_0_2/design_singletoneFFT_signal_delay_0_2/design_singletoneFFT_signal_delay_0_2_in_context.xdc] for cell 'design_singletoneFFT_i/signal_delay_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_0_2/design_singletoneFFT_signal_delay_0_2/design_singletoneFFT_signal_delay_0_2_in_context.xdc] for cell 'design_singletoneFFT_i/signal_delay_0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_latch_0_0/design_singletoneFFT_latch_0_0/design_singletoneFFT_latch_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/latch_0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/ip/design_singletoneFFT_latch_0_0/design_singletoneFFT_latch_0_0/design_singletoneFFT_latch_0_0_in_context.xdc] for cell 'design_singletoneFFT_i/latch_0'
Parsing XDC File [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1200.145 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/xfft_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/CommandLogic/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/CommandLogic/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/CommandLogic/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/CommandLogic/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/CommandLogic/xlconstant_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/CommandLogic/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/mag_fft/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/mag_fft/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/mag_fft/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/mag_fft/mult_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/mag_fft/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/signal_delay_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/mux_acc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/signal_delay_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_singletoneFFT_i/latch_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.145 ; gain = 576.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[63] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module design_singletoneFFT_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module design_singletoneFFT_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module design_singletoneFFT_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module design_singletoneFFT_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module design_singletoneFFT_xlslice_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1203.645 ; gain = 580.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1371.242 ; gain = 747.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1371.391 ; gain = 747.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1381.691 ; gain = 758.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |design_singletoneFFT_blk_mem_gen_0_0      |         1|
|2     |design_singletoneFFT_c_addsub_0_1         |         1|
|3     |design_singletoneFFT_latch_0_0            |         1|
|4     |design_singletoneFFT_mux_acc_0_0          |         1|
|5     |design_singletoneFFT_signal_delay_0_2     |         1|
|6     |design_singletoneFFT_signal_delay_1_0     |         1|
|7     |design_singletoneFFT_xfft_0_1             |         1|
|8     |design_singletoneFFT_c_counter_binary_0_0 |         1|
|9     |design_singletoneFFT_c_addsub_0_0         |         1|
|10    |design_singletoneFFT_mult_gen_0_0         |         1|
|11    |design_singletoneFFT_mult_gen_0_1         |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_singletoneFFT_blk_mem_gen_0      |     1|
|2     |design_singletoneFFT_c_addsub_0         |     2|
|4     |design_singletoneFFT_c_counter_binary_0 |     1|
|5     |design_singletoneFFT_latch_0            |     1|
|6     |design_singletoneFFT_mult_gen_0         |     2|
|8     |design_singletoneFFT_mux_acc_0          |     1|
|9     |design_singletoneFFT_signal_delay_0     |     1|
|10    |design_singletoneFFT_signal_delay_1     |     1|
|11    |design_singletoneFFT_xfft_0             |     1|
|12    |IBUF                                    |     2|
|13    |OBUF                                    |    76|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1597.887 ; gain = 974.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.887 ; gain = 974.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1607.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 901fe8e0
INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1610.672 ; gain = 1205.426
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.runs/synth_1/design_singletoneFFT_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_singletoneFFT_wrapper_utilization_synth.rpt -pb design_singletoneFFT_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 16:02:31 2025...
