{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@93:103@HdlStmAssign", "wire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@90:100", "\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@94:104", "wire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@89:99", "reg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@92:102", "\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n"]], "Diff Content": {"Delete": [[98, "assign ifs_reset = ifs_rst;\n"]], "Add": []}}