Line 2286: %s(): ImBalPhase=%d, ImBalGain=%d
Line 226: [HALTXF] %s: Wrong %s(%d)
Line 247: [HALTXF] SetTxModemSel: Wrong Rat(%d)
Line 257: [HALTXF] SetTxModemSel: TX_3G_MODEM_SEL(%d)
Line 779: [HALTXF] %s: Wrong %s(%d)
Line 786: [HALTXF] %s: Wrong %s(%d)
Line 787: [HALTXF] %s: Wrong %s(%d)
Line 828: [HALTXF] HALTXF_SetToneGen(TX%d): gen_mode(%d)
Line 850: [HALTXF] %s: Wrong %s(%d)
Line 851: [HALTXF] %s: Wrong %s(%d)
Line 852: [HALTXF] %s: Wrong %s(%d)
Line 853: [HALTXF] %s: Wrong %s(%d)
Line 881: [HALTXF] SetIQCompensation(TX%d): compensation(CI: %d, CQ: %d)
Line 903: [HALTXF] %s: Wrong %s(%d)
Line 904: [HALTXF] %s: Wrong %s(%d)
Line 905: [HALTXF] %s: Wrong %s(%d)
Line 906: [HALTXF] %s: Wrong %s(%d)
Line 934: [HALTXF] SetDCCompensation(TX%d): compensation(DI: %d, DQ: %d)
Line 2325: [HALTXF_SetDAC] Txpath %d, RFD_UL0_DAC_CFG 0x%x, RFD_DAC0_CTL 0x%x, RFD_DAC0_CM_CTRL 0x%x, RFD_DAC0_I_CTRL 0x%x, RFD_DAC0_Q_CTRL 0x%x, RFD_DAC0_DIGI_IN 0x%x
Line 2335: [HALTXF_SetDAC] RFD_UL0_TXF_CFG 0x%x, RFD_CC0_INTP_ON 0x%x, RFD_UL0_CFR_CLIPPING_LIMT 0x%x, RFD_UL0_CFR 0x%x, RFD_UL0_DPD_SEL 0x%x, RFD_UL0_DPD_AMAM_GAIN 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
Line 2345: [HALTXF_SetDAC] RFD_UL0_DMIXER_PHASE_OFFSET 0x%x, RFD_UL0_PLL_PHASE_COMPEN 0x%x, RFD_UL0_DAC_CFG 0x%x, RFD_TXF_DVALID_CLK0 0x%x, RFD_TXF_CLK_EN 0x%x
Line 2357: [HALTXF_SetDAC] Txpath %d, RFD_UL1_DAC_CFG 0x%x, RFD_DAC1_CTL 0x%x, RFD_DAC1_CM_CTRL 0x%x, RFD_DAC1_I_CTRL 0x%x, RFD_DAC1_Q_CTRL 0x%x, RFD_DAC1_DIGI_IN 0x%x
Line 2367: [HALTXF_SetDAC] RFD_UL1_TXF_CFG 0x%x, RFD_CC1_INTP_ON 0x%x, RFD_UL1_CFR_CLIPPING_LIMT 0x%x, RFD_UL1_CFR 0x%x, RFD_UL1_DPD_SEL 0x%x, RFD_UL1_DPD_AMAM_GAIN 0x%x, RFD_UL1_DMIXER_FREQ_OFFSET 0x%x
Line 2377: [HALTXF_SetDAC] RFD_UL1_DMIXER_PHASE_OFFSET 0x%x, RFD_UL1_PLL_PHASE_COMPEN 0x%x, RFD_UL1_DAC_CFG 0x%x, RFD_TXF_DVALID_CLK1 0x%x, RFD_TXF_CLK_EN 0x%x
Line 2389: [HALTXF_SetDAC] RFD_TXF_EN0 0x%x RFD_CC0_TXF_CFG 0x%x, RFD_CC1_TXF_CFG 0x%x, ULx_VALID_CLK[0] 0x%x, ULx_VALID_CLK[1] 0x%x, UL0_FILT_OUT_SEL 0x%x
Line 2394: [MARCONI] Dump MSpeedy = 0x%03x , 0x%08x
Line 2414: [HALTX_pREG_TXFILTER] UL_3G_FREQ_SFT_BYPASS_F0 0x%x, UL0_VALID_CLK 0x%x, UL0_FILT_OUT_SEL 0x%x, UL_3G_DGC_GAINx_F0[0] 0x%x, UL_3G_DGC_BYPASS_EN_F0 0x%x, UL_3G_INTP_BYPASS_F0 0x%x
Line 2430: [HALTX_RFD] RFD_TXF_MPR_EN 0x%x, RFD_TXF_MPR_CFG 0x%x, RFD_TXF_MPR_DELAY_VAL 0x%x, RFD_TXF_DVALID_CLK0 0x%x, RFD_CC0_INTP_ON 0x%x, RFD_TXF_MPR_LEN 0x%x
Line 2443: [HALTX_URTG] RFD_HTX_EMUL 0x%x, RFD_HTX_DLY 0x%x, RFD_HFLT_DLY 0x%x, RFD_PHASE_ADJ_MON 0x%x, RFD_HTX_CH_INFO 0x%x, RFD_HTX_PRACH 0x%x, RFD_HTX_PRACH_PRE_EN 0x%x
Line 2452: [HALTX_URTG] RFD_HTX_PRACH_START 0x%x, RFD_HTX_AICH 0x%x, RFD_HTX_SYNC 0x%x, RFD_HTX_SYNC_MODE 0x%x, RFD_HTX_FILTER_DELAY 0x%x, RFD_HTX_URTG 0x%x
Line 1150: [HALTXF] %s: Wrong %s(%d)
Line 1206: [HALTXF] InitTxFilter: Wrong Rat(%d)
Line 1214: [HALTXF] InitTxFilter: rfic_version(%d)
Line 953: [HALTXF] %s: Wrong %s(%d)
Line 985: [HALTXF] SetMuxSub6: Wrong Rat(%d)
Line 996: [HALTXF] SetMuxSub6: UL0_FILT_OUT_SEL(0x%X)
Line 1237: [HALTXF] %s: Wrong %s(%d)
Line 1238: [HALTXF] %s: Wrong %s(%d)
Line 1241: [HALTXF] ConfigTxFilter[START]: rat(%d), Tx(%d), enable(%d) dac_path(%d)
Line 1347: [HALTXF] RFCTRL_TOP_IF_CTL(0x%x)
Line 1354: [HALTXF] SetDAC: Wrong Rat(%d)
Line 1364: [HALTXF] ConfigTxFilter[END]
Line 276: [HALTXF] %s: Wrong %s(%d)
Line 302: [HALTXF] SetTxClockGating: Wrong Rat(%d)
Line 312: [HALTXF] SetTxClockGating: UL_TXF_CLK_REG_SLICE_OV_EN(0x%X)
Line 374: [HALTXF] %s: Wrong %s(%d)
Line 416: [HALTXF] SetTxSharedmemSel: Wrong Rat(%d)
Line 429: [HALTXF] SetTxSharedmemSel:[TX] FRONT_SHAREDMEM_D1_245_CLKSEL(%d), FRONT_SHAREDMEM_D1_245_SRCH_CLKSEL(%d), MODEM_SEL(%d), SEARCHER_SCD_4G_EN(%d), SEARCHER_MPDIV_3G_EN(%d)
Line 333: [HALTXF] %s: Wrong %s(%d)
Line 355: [HALTXF] SetTxFilterEnable: RFD_TXF_EN0(0x%X)
Line 717: [HALTXF] %s: Wrong %s(%d)
Line 745: [HALTXF] SetRfdInterpolator: Wrong Rat(%d)
Line 757: [HALTXF] SetRfdInterpolator: RFD_UL0_INTP_ON(0x%X)
Line 1016: [HALTXF] %s: Wrong %s(%d)
Line 1053: [HALTXF] Set3G: Wrong Rat(%d)
Line 1065: [HALTXF] Set3G: UL0_3G_FREQ_SFT_BYPASS(0x%X), BFTD_CTRL(0x%X)
Line 449: [HALTXF] %s: Wrong %s(%d)
Line 464: [HALTXF] SetDroopCompen: Wrong Rat(%d)
Line 622: [HALTXF] %s: Wrong %s(%d)
Line 674: [HALTXF] SetRfdTxfCfg: Wrong Rat(%d)
Line 697: [HALTXF] SetRfdTxfCfg: RFD_CC0_TXF_CFG(0x%X) RFD_UL0_FRONT_CFG(0x%X)
Line 1385: [HALTXF] %s: Wrong %s(%d)
Line 1386: [HALTXF] %s: Wrong %s(%d)
Line 1518: [HALTXF] %s: Wrong %s(%d)
Line 1519: [HALTXF] %s: Wrong %s(%d)
Line 1524: [HALTXF] %s: Wrong %s(%d)
Line 1525: [HALTXF] %s: Wrong %s(%d)
Line 1534: [HALTXF] HALTXF_ConfigCal(TX%d): freq(%d), level(%d)
Line 1581: [SADS] Skip HALTXF_SetDMixerFreq
Line 1588: [HALTXF] %s: Wrong %s(%d)
Line 1589: [HALTXF] %s: Wrong %s(%d)
Line 1594: [HALTXF] %s: Wrong %s(%d)
Line 1595: [HALTXF] %s: Wrong %s(%d)
Line 1630: [HALTXF] SetTxDmixerFreq: tx(%d), mode(%d), freq(%d)
Line 1716: [HALTXF] %s: Wrong %s(%d)
Line 1717: [HALTXF] %s: Wrong %s(%d)
Line 1722: [HALTXF] %s: Wrong %s(%d)
Line 1723: [HALTXF] %s: Wrong %s(%d)
Line 1755: [HALTXF] HALTXF_SetDigitGain: Wrong tx_path(%d)
Line 1765: [HALTXF] HALTXF_SetDigitGain(TX%d): idx(%d), gain(%d)
Line 2079: HALTXF_SetDacOnOffControl,  selectedAS : %d    rachState : %d
Line 2105: SetTxClkGating: Worng value: set_lv(%d)
Line 2125: %s(): state=%d
Line 2140: COD_BUF dump %d: 0x%x 0x%x 0x%x 0x%x
Line 2151: DINT1_BUF dump %d: 0x%x
Line 2163: DCH0_BUF dump %d: 0x%x
Line 2172: DCH1_BUF dump %d: 0x%x
Line 2183: EDCH0_BUF dump %d: 0x%x
Line 2193: EDCH1_BUF dump %d: 0x%x
Line 2202: EDCH_BUF2 dump %d: 0x%x
Line 2211: EDCH_BUF3 dump %d: 0x%x
Line 2464: [HALTX_URTG] ELA_TRIG_START_END.ELA_TRIG_START 0x%x
Line 2472: [HALTX_URTG] ELA_TRIG_START_END.ELA_TRIG_END 0x%x
Line 2240: TX PATH : %d
Line 2252: [HALTXF_PATH %d] RFD_DAC0_CTL( 0x%x) / RFD_DAC0_DIGI_IN ( 0x%x) / RFD_DAC0_CTR_I ( 0x%x) / RFD_DAC0_CTR_Q ( 0x%x) / RFD_DAC0_CTR_CM ( 0x%x) 
Line 2264: [HALTXF_PATH %d] RFD_DAC1_CTL( 0x%x) / RFD_DAC1_DIGI_IN ( 0x%x) / RFD_DAC1_CTR_I ( 0x%x) / RFD_DAC1_CTR_Q ( 0x%x) / RFD_DAC1_CTR_CM ( 0x%x) 
Line 1084: [HALTXF] %s: Wrong %s(%d)
Line 1114: [HALTXF] SetMarSync: Wrong Rat(%d)
Line 1125: [HALTXF] SetMarSync: rat(%d)
Line 2604: HALTXF_SetLmacMon >> LMAC_SM_FORCE_INIT(0x%X), LMAC_SM_STOP_MON(0x%X) 
Line 2609: HALTXF_PrnLmacMon >> LMAC_SM_STOP_IND(0x%X), LMAC_SM_STOP_MON(0x%X)
Line 2654: [HALTXF_SetDAC] Invalid ul_bw index for sub-6 (%d)
Line 2677: [HALTXF_SetDAC] DAC Setting for NR SUB6 tx_path(%d) nr_enable(%d) DacClkVal (%d) ul_bw(%d)
Line 538: [HALTXF] %s: Wrong %s(%d)
Line 544: [HALTXF] pInfo->enable(%d), pInfo->rat(%d)
Line 594: [HALTXF]  SetDvalidAndValidClock(end): tx_path(%d) RFD_TXF_DVALID_CLK0(0x%X), MCW_CTRLS_UL_VALID_x(0x%X), ULx_VALID_CLK(0x%X), MCW_CTRLS_0_UL_FIFO_EN_x(0x%X)
