$date
2024-09-08T10:16+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module controlunit $end
 $var wire 3 ! _GEN_2 $end
 $var wire 7 " _T $end
 $var wire 1 # _GEN_5 $end
 $var wire 4 $ _GEN_8 $end
 $var wire 5 % io_rs1 $end
 $var wire 1 & _GEN_7 $end
 $var wire 12 ' io_imm $end
 $var wire 3 ( io_func3_7_lo $end
 $var wire 3 ) io_func3_7 $end
 $var wire 3 * _GEN_4 $end
 $var wire 1 + clock $end
 $var wire 1 , io_en_imem $end
 $var wire 4 - _GEN_6 $end
 $var wire 5 . io_rd $end
 $var wire 4 / _GEN_0 $end
 $var wire 5 0 io_rs2 $end
 $var wire 1 1 io_en_reg $end
 $var wire 1 2 reset $end
 $var wire 1 3 _GEN_3 $end
 $var wire 32 4 io_instruction $end
 $var wire 1 5 io_func3_7_hi $end
 $var wire 4 6 _io_func3_7_T $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000 6
0&
05
b000000000000 '
b000 *
b0000 /
b00000 %
b0000000 "
b00000 .
01
b0000 $
0#
b00000 0
0+
b000 (
b0000 -
02
0,
b000 )
03
b00000000000000000000000000000000 4
b000 !
$end
#0
12
#1
1+
#6
b00000000000000000000000000000001 4
b0000001 "
02
0+
#11
1+
#16
0+
#21
1+
#26
b00000000000000000000000000000000 4
b0000000 "
0+
#31
1+
#36
0+
