# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_demux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_bram.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_flop.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_short.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_mux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_packet_gate.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_slave.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_data_to_chdr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_downsizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_packet_flush.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_upsizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_width_conv.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/backend_iface.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/bin2gray.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_compute_tkeep.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_data.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/ctrlport_endpoint.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/gray2bin.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_add_113s_113s_113_2_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_80s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_81s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_regslice_both.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_add_113s_113s_113_2_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_80s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_81s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_regslice_both.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_add_175s_175ns_175_2_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_lms_aux_reg_M_real_V.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mac_muladd_16s_16s_32ns_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_63ns_32ns_95_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_95ns_80s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_95ns_81s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_mul_16s_16s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_regslice_both.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_udiv_65s_64ns_64_69_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_add_175s_175ns_175_2_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_63ns_32ns_95_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_95ns_80s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_95ns_81s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_mul_16s_16s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_regslice_both.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_udiv_65s_64ns_64_69_1.v" \
"../../../../../noc_shell_adaptive_filter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/pulse_stretch_min.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/pulse_synchronizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/ram_2port.v" \
"../../../../../rfnoc_block_adaptive_filter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/synchronizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/synchronizer_impl.v" \

sv xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi4s_sv/AxiStreamIf.sv" \
"../../../../../../../../../../matlab-rfnoc/MatLabDatHandler.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrData.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrUtils.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgAxisCtrlBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrIfaceBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgCtrlIfaceBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgRfnocItemUtils.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgTestExec.sv" \
"../../../../../../../../../../matlab-rfnoc/rfnoc.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/sim_clock_gen.sv" \
"../../../../../rfnoc_block_adaptive_filter_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
