module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire [15:0] sum1,sum2,sum3;
    wire cout1,cout2,cout3;
    add16 add1(a[15:0] ,b[15:0],1'b0, sum1 ,cout1);
    add16 add2(a[31:16] ,b[31:16],1'b0, sum2 ,cout2);
    add16 add3(a[31:16] ,b[31:16],1'b1, sum3 ,cout3);
    //assign sum[15:0] = sum1;
    //assign  sum[31:16]= cout1==1 ? sum3 :  sum2;

    always @(*)
        begin
            if (cout1== 1'b0)
                begin
                    sum[31:16] = sum2;
                end 
            else begin
                sum[31:16] = sum3;
            end            
            sum[15:0] = sum1;
            end 

endmodule
