library ieee;
use ieee.std_logic_1164.all;

entity Akram_12_20_2021_ALU_Control_Adder is
    port(
        Akram_alu_control_main: out std_logic_vector(2 downto 0);
        Akram_alu_op: in std_logic_vector(1 downto 0);
        Akram_alu_funct: in std_logic_vector(2 downto 0)
    );
end Akram_12_20_2021_ALU_Control_Adder;

architecture arch of Akram_12_20_2021_ALU_Control_Adder is

    begin
        process(Akram_alu_op, Akram_alu_funct)
            begin
                case Akram_alu_op is
                    when "00" =>
                        Akram_alu_control_main <= Akram_alu_funct(2 downto 0);
                    when "01" =>
                        Akram_alu_control_main <= "001";
                    when "10" =>
                        Akram_alu_control_main <= "100";
                    when "11" =>
                        Akram_alu_control_main <= "000";
                    when others =>
                        Akram_alu_control_main <= "000";
                end case;
            end process;
end arch;