// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="interconnects,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.916000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1640,HLS_SYN_DSP=0,HLS_SYN_FF=44198,HLS_SYN_LUT=48115}" *)

module interconnects (
        poke_V_tag_dout,
        poke_V_tag_empty_n,
        poke_V_tag_read,
        poke_V_data_dout,
        poke_V_data_empty_n,
        poke_V_data_read,
        peek_req_V_dout,
        peek_req_V_empty_n,
        peek_req_V_read,
        peek_resp_V_din,
        peek_resp_V_full_n,
        peek_resp_V_write,
        pcie_read_resp_V_last_dout,
        pcie_read_resp_V_last_empty_n,
        pcie_read_resp_V_last_read,
        pcie_read_resp_V_data_V_dout,
        pcie_read_resp_V_data_V_empty_n,
        pcie_read_resp_V_data_V_read,
        pcie_write_req_apply_V_num_din,
        pcie_write_req_apply_V_num_full_n,
        pcie_write_req_apply_V_num_write,
        pcie_write_req_apply_V_addr_din,
        pcie_write_req_apply_V_addr_full_n,
        pcie_write_req_apply_V_addr_write,
        pcie_write_req_data_V_last_din,
        pcie_write_req_data_V_last_full_n,
        pcie_write_req_data_V_last_write,
        pcie_write_req_data_V_data_V_din,
        pcie_write_req_data_V_data_V_full_n,
        pcie_write_req_data_V_data_V_write,
        pcie_read_req_V_num_din,
        pcie_read_req_V_num_full_n,
        pcie_read_req_V_num_write,
        pcie_read_req_V_addr_din,
        pcie_read_req_V_addr_full_n,
        pcie_read_req_V_addr_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
,
dramA_read_req_V_addr_din
,dramA_read_req_V_addr_full_n
,dramA_read_req_V_addr_write
,dramA_read_req_V_num_din
,dramA_read_req_V_num_full_n
,dramA_read_req_V_num_write
,dramA_read_resp_V_data_V_dout
,dramA_read_resp_V_data_V_empty_n
,dramA_read_resp_V_data_V_read
,dramA_read_resp_V_last_dout
,dramA_read_resp_V_last_empty_n
,dramA_read_resp_V_last_read
,dramA_write_req_apply_V_addr_din
,dramA_write_req_apply_V_addr_full_n
,dramA_write_req_apply_V_addr_write
,dramA_write_req_apply_V_num_din
,dramA_write_req_apply_V_num_full_n
,dramA_write_req_apply_V_num_write
,dramA_write_req_data_V_data_V_din
,dramA_write_req_data_V_data_V_full_n
,dramA_write_req_data_V_data_V_write
,dramA_write_req_data_V_last_din
,dramA_write_req_data_V_last_full_n
,dramA_write_req_data_V_last_write
,dramB_read_req_V_addr_din
,dramB_read_req_V_addr_full_n
,dramB_read_req_V_addr_write
,dramB_read_req_V_num_din
,dramB_read_req_V_num_full_n
,dramB_read_req_V_num_write
,dramB_read_resp_V_data_V_dout
,dramB_read_resp_V_data_V_empty_n
,dramB_read_resp_V_data_V_read
,dramB_read_resp_V_last_dout
,dramB_read_resp_V_last_empty_n
,dramB_read_resp_V_last_read
,dramB_write_req_apply_V_addr_din
,dramB_write_req_apply_V_addr_full_n
,dramB_write_req_apply_V_addr_write
,dramB_write_req_apply_V_num_din
,dramB_write_req_apply_V_num_full_n
,dramB_write_req_apply_V_num_write
,dramB_write_req_data_V_data_V_din
,dramB_write_req_data_V_data_V_full_n
,dramB_write_req_data_V_data_V_write
,dramB_write_req_data_V_last_din
,dramB_write_req_data_V_last_full_n
,dramB_write_req_data_V_last_write
,dramC_read_req_V_addr_din
,dramC_read_req_V_addr_full_n
,dramC_read_req_V_addr_write
,dramC_read_req_V_num_din
,dramC_read_req_V_num_full_n
,dramC_read_req_V_num_write
,dramC_read_resp_V_data_V_dout
,dramC_read_resp_V_data_V_empty_n
,dramC_read_resp_V_data_V_read
,dramC_read_resp_V_last_dout
,dramC_read_resp_V_last_empty_n
,dramC_read_resp_V_last_read
,dramC_write_req_apply_V_addr_din
,dramC_write_req_apply_V_addr_full_n
,dramC_write_req_apply_V_addr_write
,dramC_write_req_apply_V_num_din
,dramC_write_req_apply_V_num_full_n
,dramC_write_req_apply_V_num_write
,dramC_write_req_data_V_data_V_din
,dramC_write_req_data_V_data_V_full_n
,dramC_write_req_data_V_data_V_write
,dramC_write_req_data_V_last_din
,dramC_write_req_data_V_last_full_n
,dramC_write_req_data_V_last_write
,dramD_read_req_V_addr_din
,dramD_read_req_V_addr_full_n
,dramD_read_req_V_addr_write
,dramD_read_req_V_num_din
,dramD_read_req_V_num_full_n
,dramD_read_req_V_num_write
,dramD_read_resp_V_data_V_dout
,dramD_read_resp_V_data_V_empty_n
,dramD_read_resp_V_data_V_read
,dramD_read_resp_V_last_dout
,dramD_read_resp_V_last_empty_n
,dramD_read_resp_V_last_read
,dramD_write_req_apply_V_addr_din
,dramD_write_req_apply_V_addr_full_n
,dramD_write_req_apply_V_addr_write
,dramD_write_req_apply_V_num_din
,dramD_write_req_apply_V_num_full_n
,dramD_write_req_apply_V_num_write
,dramD_write_req_data_V_data_V_din
,dramD_write_req_data_V_data_V_full_n
,dramD_write_req_data_V_data_V_write
,dramD_write_req_data_V_last_din
,dramD_write_req_data_V_last_full_n
,dramD_write_req_data_V_last_write
);
output  [63:0] dramA_read_req_V_addr_din;
input   dramA_read_req_V_addr_full_n;
output   dramA_read_req_V_addr_write;
output  [7:0] dramA_read_req_V_num_din;
input   dramA_read_req_V_num_full_n;
output   dramA_read_req_V_num_write;
input  [511:0] dramA_read_resp_V_data_V_dout;
input   dramA_read_resp_V_data_V_empty_n;
output   dramA_read_resp_V_data_V_read;
input   dramA_read_resp_V_last_dout;
input   dramA_read_resp_V_last_empty_n;
output   dramA_read_resp_V_last_read;
output  [63:0] dramA_write_req_apply_V_addr_din;
input   dramA_write_req_apply_V_addr_full_n;
output   dramA_write_req_apply_V_addr_write;
output  [7:0] dramA_write_req_apply_V_num_din;
input   dramA_write_req_apply_V_num_full_n;
output   dramA_write_req_apply_V_num_write;
output  [511:0] dramA_write_req_data_V_data_V_din;
input   dramA_write_req_data_V_data_V_full_n;
output   dramA_write_req_data_V_data_V_write;
output   dramA_write_req_data_V_last_din;
input   dramA_write_req_data_V_last_full_n;
output   dramA_write_req_data_V_last_write;
output  [63:0] dramB_read_req_V_addr_din;
input   dramB_read_req_V_addr_full_n;
output   dramB_read_req_V_addr_write;
output  [7:0] dramB_read_req_V_num_din;
input   dramB_read_req_V_num_full_n;
output   dramB_read_req_V_num_write;
input  [511:0] dramB_read_resp_V_data_V_dout;
input   dramB_read_resp_V_data_V_empty_n;
output   dramB_read_resp_V_data_V_read;
input   dramB_read_resp_V_last_dout;
input   dramB_read_resp_V_last_empty_n;
output   dramB_read_resp_V_last_read;
output  [63:0] dramB_write_req_apply_V_addr_din;
input   dramB_write_req_apply_V_addr_full_n;
output   dramB_write_req_apply_V_addr_write;
output  [7:0] dramB_write_req_apply_V_num_din;
input   dramB_write_req_apply_V_num_full_n;
output   dramB_write_req_apply_V_num_write;
output  [511:0] dramB_write_req_data_V_data_V_din;
input   dramB_write_req_data_V_data_V_full_n;
output   dramB_write_req_data_V_data_V_write;
output   dramB_write_req_data_V_last_din;
input   dramB_write_req_data_V_last_full_n;
output   dramB_write_req_data_V_last_write;
output  [63:0] dramC_read_req_V_addr_din;
input   dramC_read_req_V_addr_full_n;
output   dramC_read_req_V_addr_write;
output  [7:0] dramC_read_req_V_num_din;
input   dramC_read_req_V_num_full_n;
output   dramC_read_req_V_num_write;
input  [511:0] dramC_read_resp_V_data_V_dout;
input   dramC_read_resp_V_data_V_empty_n;
output   dramC_read_resp_V_data_V_read;
input   dramC_read_resp_V_last_dout;
input   dramC_read_resp_V_last_empty_n;
output   dramC_read_resp_V_last_read;
output  [63:0] dramC_write_req_apply_V_addr_din;
input   dramC_write_req_apply_V_addr_full_n;
output   dramC_write_req_apply_V_addr_write;
output  [7:0] dramC_write_req_apply_V_num_din;
input   dramC_write_req_apply_V_num_full_n;
output   dramC_write_req_apply_V_num_write;
output  [511:0] dramC_write_req_data_V_data_V_din;
input   dramC_write_req_data_V_data_V_full_n;
output   dramC_write_req_data_V_data_V_write;
output   dramC_write_req_data_V_last_din;
input   dramC_write_req_data_V_last_full_n;
output   dramC_write_req_data_V_last_write;
output  [63:0] dramD_read_req_V_addr_din;
input   dramD_read_req_V_addr_full_n;
output   dramD_read_req_V_addr_write;
output  [7:0] dramD_read_req_V_num_din;
input   dramD_read_req_V_num_full_n;
output   dramD_read_req_V_num_write;
input  [511:0] dramD_read_resp_V_data_V_dout;
input   dramD_read_resp_V_data_V_empty_n;
output   dramD_read_resp_V_data_V_read;
input   dramD_read_resp_V_last_dout;
input   dramD_read_resp_V_last_empty_n;
output   dramD_read_resp_V_last_read;
output  [63:0] dramD_write_req_apply_V_addr_din;
input   dramD_write_req_apply_V_addr_full_n;
output   dramD_write_req_apply_V_addr_write;
output  [7:0] dramD_write_req_apply_V_num_din;
input   dramD_write_req_apply_V_num_full_n;
output   dramD_write_req_apply_V_num_write;
output  [511:0] dramD_write_req_data_V_data_V_din;
input   dramD_write_req_data_V_data_V_full_n;
output   dramD_write_req_data_V_data_V_write;
output   dramD_write_req_data_V_last_din;
input   dramD_write_req_data_V_last_full_n;
output   dramD_write_req_data_V_last_write;


input  [31:0] poke_V_tag_dout;
input   poke_V_tag_empty_n;
output   poke_V_tag_read;
input  [31:0] poke_V_data_dout;
input   poke_V_data_empty_n;
output   poke_V_data_read;
input  [31:0] peek_req_V_dout;
input   peek_req_V_empty_n;
output   peek_req_V_read;
output  [31:0] peek_resp_V_din;
input   peek_resp_V_full_n;
output   peek_resp_V_write;
input  [0:0] pcie_read_resp_V_last_dout;
input   pcie_read_resp_V_last_empty_n;
output   pcie_read_resp_V_last_read;
input  [511:0] pcie_read_resp_V_data_V_dout;
input   pcie_read_resp_V_data_V_empty_n;
output   pcie_read_resp_V_data_V_read;
output  [7:0] pcie_write_req_apply_V_num_din;
input   pcie_write_req_apply_V_num_full_n;
output   pcie_write_req_apply_V_num_write;
output  [63:0] pcie_write_req_apply_V_addr_din;
input   pcie_write_req_apply_V_addr_full_n;
output   pcie_write_req_apply_V_addr_write;
output  [0:0] pcie_write_req_data_V_last_din;
input   pcie_write_req_data_V_last_full_n;
output   pcie_write_req_data_V_last_write;
output  [511:0] pcie_write_req_data_V_data_V_din;
input   pcie_write_req_data_V_data_V_full_n;
output   pcie_write_req_data_V_data_V_write;
output  [7:0] pcie_read_req_V_num_din;
input   pcie_read_req_V_num_full_n;
output   pcie_read_req_V_num_write;
output  [63:0] pcie_read_req_V_addr_din;
input   pcie_read_req_V_addr_full_n;
output   pcie_read_req_V_addr_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire    poke_handler_U0_ap_start;
wire    poke_handler_U0_start_full_n;
wire    poke_handler_U0_ap_done;
wire    poke_handler_U0_ap_continue;
wire    poke_handler_U0_ap_idle;
wire    poke_handler_U0_ap_ready;
wire    poke_handler_U0_start_out;
wire    poke_handler_U0_start_write;
wire   [31:0] poke_handler_U0_reqs_incoming_V_sector_off_din;
wire    poke_handler_U0_reqs_incoming_V_sector_off_write;
wire   [31:0] poke_handler_U0_reqs_incoming_V_sector_num_din;
wire    poke_handler_U0_reqs_incoming_V_sector_num_write;
wire   [31:0] poke_handler_U0_reqs_incoming_V_tag_din;
wire    poke_handler_U0_reqs_incoming_V_tag_write;
wire    poke_handler_U0_reqs_incoming_V_rw_din;
wire    poke_handler_U0_reqs_incoming_V_rw_write;
wire   [31:0] poke_handler_U0_kbuf_addrs_V_din;
wire    poke_handler_U0_kbuf_addrs_V_write;
wire   [31:0] poke_handler_U0_dma_read_throttle_params_V_din;
wire    poke_handler_U0_dma_read_throttle_params_V_write;
wire   [31:0] poke_handler_U0_dma_write_throttle_params_V_din;
wire    poke_handler_U0_dma_write_throttle_params_V_write;
wire   [31:0] poke_handler_U0_device_read_delay_cycle_cnts_V_din;
wire    poke_handler_U0_device_read_delay_cycle_cnts_V_write;
wire   [31:0] poke_handler_U0_device_write_delay_cycle_cnts_V_din;
wire    poke_handler_U0_device_write_delay_cycle_cnts_V_write;
wire   [31:0] poke_handler_U0_drive_read_throttle_params_V_din;
wire    poke_handler_U0_drive_read_throttle_params_V_write;
wire   [31:0] poke_handler_U0_drive_write_throttle_params_V_din;
wire    poke_handler_U0_drive_write_throttle_params_V_write;
wire   [31:0] poke_handler_U0_app_file_infos_0_V_din;
wire    poke_handler_U0_app_file_infos_0_V_write;
wire   [31:0] poke_handler_U0_app_file_infos_1_V_din;
wire    poke_handler_U0_app_file_infos_1_V_write;
wire   [31:0] poke_handler_U0_read_mode_app_buf_addrs_V_din;
wire    poke_handler_U0_read_mode_app_buf_addrs_V_write;
wire   [31:0] poke_handler_U0_write_mode_app_buf_addrs_V_din;
wire    poke_handler_U0_write_mode_app_buf_addrs_V_write;
wire    poke_handler_U0_app_free_buf_V_din;
wire    poke_handler_U0_app_free_buf_V_write;
wire   [63:0] poke_handler_U0_app_write_total_len_V_din;
wire    poke_handler_U0_app_write_total_len_V_write;
wire   [31:0] poke_handler_U0_app_input_params_V_din;
wire    poke_handler_U0_app_input_params_V_write;
wire   [31:0] poke_handler_U0_app_commit_write_buf_V_din;
wire    poke_handler_U0_app_commit_write_buf_V_write;
wire    poke_handler_U0_app_is_write_mode_0_V_din;
wire    poke_handler_U0_app_is_write_mode_0_V_write;
wire    poke_handler_U0_app_is_write_mode_1_V_din;
wire    poke_handler_U0_app_is_write_mode_1_V_write;
wire    poke_handler_U0_app_is_write_mode_2_V_din;
wire    poke_handler_U0_app_is_write_mode_2_V_write;
wire    poke_handler_U0_reset_sigs_V_din;
wire    poke_handler_U0_reset_sigs_V_write;
wire    poke_handler_U0_poke_V_tag_read;
wire    poke_handler_U0_poke_V_data_read;
wire    peek_handler_U0_ap_start;
wire    peek_handler_U0_ap_done;
wire    peek_handler_U0_ap_continue;
wire    peek_handler_U0_ap_idle;
wire    peek_handler_U0_ap_ready;
wire    peek_handler_U0_start_out;
wire    peek_handler_U0_start_write;
wire   [31:0] peek_handler_U0_peek_real_written_bytes_req_V_din;
wire    peek_handler_U0_peek_real_written_bytes_req_V_write;
wire    peek_handler_U0_peek_real_written_bytes_resp_V_read;
wire   [31:0] peek_handler_U0_peek_write_finished_req_V_din;
wire    peek_handler_U0_peek_write_finished_req_V_write;
wire    peek_handler_U0_peek_write_finished_resp_V_read;
wire   [31:0] peek_handler_U0_peek_virt_written_bytes_req_V_din;
wire    peek_handler_U0_peek_virt_written_bytes_req_V_write;
wire    peek_handler_U0_peek_virt_written_bytes_resp_V_read;
wire    peek_handler_U0_peek_req_V_read;
wire   [31:0] peek_handler_U0_peek_resp_V_din;
wire    peek_handler_U0_peek_resp_V_write;
wire    ap_sync_continue;
wire    pcie_read_resp_passer_U0_ap_start;
wire    pcie_read_resp_passer_U0_ap_done;
wire    pcie_read_resp_passer_U0_ap_continue;
wire    pcie_read_resp_passer_U0_ap_idle;
wire    pcie_read_resp_passer_U0_ap_ready;
wire    pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_last_din;
wire    pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_data_V_din;
wire    pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_data_V_write;
wire    pcie_read_resp_passer_U0_pcie_read_resp_V_last_read;
wire    pcie_read_resp_passer_U0_pcie_read_resp_V_data_V_read;
wire    pcie_read_throttle_unit_U0_ap_start;
wire    pcie_read_throttle_unit_U0_ap_done;
wire    pcie_read_throttle_unit_U0_ap_continue;
wire    pcie_read_throttle_unit_U0_ap_idle;
wire    pcie_read_throttle_unit_U0_ap_ready;
wire    pcie_read_throttle_unit_U0_start_out;
wire    pcie_read_throttle_unit_U0_start_write;
wire    pcie_read_throttle_unit_U0_dma_read_throttle_params_V_read;
wire    pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_last_dout;
wire    pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_last_read;
wire    pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_data_V_read;
wire    pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_last_din;
wire    pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_last_write;
wire   [511:0] pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_data_V_din;
wire    pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_data_V_write;
wire    pipe0_data_handler_U0_ap_start;
wire    pipe0_data_handler_U0_start_full_n;
wire    pipe0_data_handler_U0_ap_done;
wire    pipe0_data_handler_U0_ap_continue;
wire    pipe0_data_handler_U0_ap_idle;
wire    pipe0_data_handler_U0_ap_ready;
wire    pipe0_data_handler_U0_start_out;
wire    pipe0_data_handler_U0_start_write;
wire    pipe0_data_handler_U0_kbuf_addrs_V_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_sector_off_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_sector_num_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_tag_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_rw_dout;
wire    pipe0_data_handler_U0_reqs_incoming_V_rw_read;
wire   [7:0] pipe0_data_handler_U0_host_dram_read_req_V_num_din;
wire    pipe0_data_handler_U0_host_dram_read_req_V_num_write;
wire   [63:0] pipe0_data_handler_U0_host_dram_read_req_V_addr_din;
wire    pipe0_data_handler_U0_host_dram_read_req_V_addr_write;
wire   [7:0] pipe0_data_handler_U0_pcie_read_req_V_num_din;
wire    pipe0_data_handler_U0_pcie_read_req_V_num_write;
wire   [63:0] pipe0_data_handler_U0_pcie_read_req_V_addr_din;
wire    pipe0_data_handler_U0_pcie_read_req_V_addr_write;
wire   [31:0] pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_off_din;
wire    pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_off_write;
wire   [31:0] pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_num_din;
wire    pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_num_write;
wire   [31:0] pipe0_data_handler_U0_rd_reqs_pipe0_write_V_tag_din;
wire    pipe0_data_handler_U0_rd_reqs_pipe0_write_V_tag_write;
wire    pipe0_data_handler_U0_rd_reqs_pipe0_write_V_rw_din;
wire    pipe0_data_handler_U0_rd_reqs_pipe0_write_V_rw_write;
wire   [31:0] pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_off_din;
wire    pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_off_write;
wire   [31:0] pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_num_din;
wire    pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_num_write;
wire   [31:0] pipe0_data_handler_U0_wr_reqs_pipe0_write_V_tag_din;
wire    pipe0_data_handler_U0_wr_reqs_pipe0_write_V_tag_write;
wire    pipe0_data_handler_U0_wr_reqs_pipe0_write_V_rw_din;
wire    pipe0_data_handler_U0_wr_reqs_pipe0_write_V_rw_write;
wire   [63:0] pipe0_data_handler_U0_rd_kbuf_addr_pipe0_write_V_din;
wire    pipe0_data_handler_U0_rd_kbuf_addr_pipe0_write_V_write;
wire   [63:0] pipe0_data_handler_U0_wr_kbuf_addr_pipe0_write_V_din;
wire    pipe0_data_handler_U0_wr_kbuf_addr_pipe0_write_V_write;
reg    pipe1_data_handler_U0_ap_start;
wire    pipe1_data_handler_U0_ap_done;
wire    pipe1_data_handler_U0_ap_continue;
wire    pipe1_data_handler_U0_ap_idle;
wire    pipe1_data_handler_U0_ap_ready;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_read_V_sector_off_read;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_read_V_sector_num_read;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_read_V_tag_read;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_read_V_rw_dout;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_read_V_rw_read;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_read_V_sector_off_read;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_read_V_sector_num_read;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_read_V_tag_read;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_read_V_rw_dout;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_read_V_rw_read;
wire    pipe1_data_handler_U0_host_dram_read_resp_V_last_dout;
wire    pipe1_data_handler_U0_host_dram_read_resp_V_last_read;
wire    pipe1_data_handler_U0_host_dram_read_resp_V_data_V_read;
wire    pipe1_data_handler_U0_pcie_read_resp_V_last_dout;
wire    pipe1_data_handler_U0_pcie_read_resp_V_last_read;
wire    pipe1_data_handler_U0_pcie_read_resp_V_data_V_read;
wire   [31:0] pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_off_din;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_off_write;
wire   [31:0] pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_num_din;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_num_write;
wire   [31:0] pipe1_data_handler_U0_rd_reqs_pipe1_write_V_tag_din;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_write_V_tag_write;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_write_V_rw_din;
wire    pipe1_data_handler_U0_rd_reqs_pipe1_write_V_rw_write;
wire   [31:0] pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_off_din;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_off_write;
wire   [31:0] pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_num_din;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_num_write;
wire   [31:0] pipe1_data_handler_U0_wr_reqs_pipe1_write_V_tag_din;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_write_V_tag_write;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_write_V_rw_din;
wire    pipe1_data_handler_U0_wr_reqs_pipe1_write_V_rw_write;
wire    pipe1_data_handler_U0_rd_data_valid_pipe1_write_V_din;
wire    pipe1_data_handler_U0_rd_data_valid_pipe1_write_V_write;
wire    pipe1_data_handler_U0_wr_data_valid_pipe1_write_V_din;
wire    pipe1_data_handler_U0_wr_data_valid_pipe1_write_V_write;
wire    pipe1_data_handler_U0_data_pipe2_V_last_din;
wire    pipe1_data_handler_U0_data_pipe2_V_last_write;
wire   [511:0] pipe1_data_handler_U0_data_pipe2_V_data_V_din;
wire    pipe1_data_handler_U0_data_pipe2_V_data_V_write;
wire    pipe1_data_handler_U0_host_dram_write_req_data_V_last_din;
wire    pipe1_data_handler_U0_host_dram_write_req_data_V_last_write;
wire   [511:0] pipe1_data_handler_U0_host_dram_write_req_data_V_data_V_din;
wire    pipe1_data_handler_U0_host_dram_write_req_data_V_data_V_write;
reg    pipe2_data_handler_U0_ap_start;
wire    pipe2_data_handler_U0_ap_done;
wire    pipe2_data_handler_U0_ap_continue;
wire    pipe2_data_handler_U0_ap_idle;
wire    pipe2_data_handler_U0_ap_ready;
wire    pipe2_data_handler_U0_rd_reqs_pipe2_read_V_sector_off_read;
wire    pipe2_data_handler_U0_rd_reqs_pipe2_read_V_sector_num_read;
wire    pipe2_data_handler_U0_rd_reqs_pipe2_read_V_tag_read;
wire    pipe2_data_handler_U0_rd_reqs_pipe2_read_V_rw_dout;
wire    pipe2_data_handler_U0_rd_reqs_pipe2_read_V_rw_read;
wire    pipe2_data_handler_U0_wr_reqs_pipe2_read_V_sector_off_read;
wire    pipe2_data_handler_U0_wr_reqs_pipe2_read_V_sector_num_read;
wire    pipe2_data_handler_U0_wr_reqs_pipe2_read_V_tag_read;
wire    pipe2_data_handler_U0_wr_reqs_pipe2_read_V_rw_dout;
wire    pipe2_data_handler_U0_wr_reqs_pipe2_read_V_rw_read;
wire    pipe2_data_handler_U0_rd_data_valid_pipe2_read_V_dout;
wire    pipe2_data_handler_U0_rd_data_valid_pipe2_read_V_read;
wire    pipe2_data_handler_U0_wr_data_valid_pipe2_read_V_dout;
wire    pipe2_data_handler_U0_wr_data_valid_pipe2_read_V_read;
wire    pipe2_data_handler_U0_rd_kbuf_addr_pipe2_read_V_read;
wire    pipe2_data_handler_U0_wr_kbuf_addr_pipe2_read_V_read;
wire    pipe2_data_handler_U0_data_pipe2_V_last_dout;
wire    pipe2_data_handler_U0_data_pipe2_V_last_read;
wire    pipe2_data_handler_U0_data_pipe2_V_data_V_read;
wire   [7:0] pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_write;
wire   [63:0] pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_write;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_write;
wire   [511:0] pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_write;
wire   [7:0] pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_din;
wire    pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_write;
wire   [63:0] pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_din;
wire    pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_write;
wire    pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_last_din;
wire    pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_last_write;
wire   [511:0] pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_din;
wire    pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_write;
wire   [7:0] pipe2_data_handler_U0_host_dram_write_req_apply_V_num_din;
wire    pipe2_data_handler_U0_host_dram_write_req_apply_V_num_write;
wire   [63:0] pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_din;
wire    pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_write;
wire   [63:0] pipe2_data_handler_U0_wrcmd_kbuf_addrs_V_din;
wire    pipe2_data_handler_U0_wrcmd_kbuf_addrs_V_write;
wire    pipeline_data_passer_U0_ap_start;
wire    pipeline_data_passer_U0_ap_done;
wire    pipeline_data_passer_U0_ap_continue;
wire    pipeline_data_passer_U0_ap_idle;
wire    pipeline_data_passer_U0_ap_ready;
wire    pipeline_data_passer_U0_rd_reqs_pipe0_write_V_sector_off_read;
wire    pipeline_data_passer_U0_rd_reqs_pipe0_write_V_sector_num_read;
wire    pipeline_data_passer_U0_rd_reqs_pipe0_write_V_tag_read;
wire    pipeline_data_passer_U0_rd_reqs_pipe0_write_V_rw_dout;
wire    pipeline_data_passer_U0_rd_reqs_pipe0_write_V_rw_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe0_write_V_sector_off_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe0_write_V_sector_num_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe0_write_V_tag_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe0_write_V_rw_dout;
wire    pipeline_data_passer_U0_wr_reqs_pipe0_write_V_rw_read;
wire   [31:0] pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_off_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_off_write;
wire   [31:0] pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_num_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_num_write;
wire   [31:0] pipeline_data_passer_U0_rd_reqs_pipe1_read_V_tag_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_read_V_tag_write;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_read_V_rw_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_read_V_rw_write;
wire   [31:0] pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_off_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_off_write;
wire   [31:0] pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_num_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_num_write;
wire   [31:0] pipeline_data_passer_U0_wr_reqs_pipe1_read_V_tag_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_read_V_tag_write;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_read_V_rw_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_read_V_rw_write;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_write_V_sector_off_read;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_write_V_sector_num_read;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_write_V_tag_read;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_write_V_rw_dout;
wire    pipeline_data_passer_U0_rd_reqs_pipe1_write_V_rw_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_write_V_sector_off_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_write_V_sector_num_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_write_V_tag_read;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_write_V_rw_dout;
wire    pipeline_data_passer_U0_wr_reqs_pipe1_write_V_rw_read;
wire   [31:0] pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_off_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_off_write;
wire   [31:0] pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_num_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_num_write;
wire   [31:0] pipeline_data_passer_U0_rd_reqs_pipe2_read_V_tag_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe2_read_V_tag_write;
wire    pipeline_data_passer_U0_rd_reqs_pipe2_read_V_rw_din;
wire    pipeline_data_passer_U0_rd_reqs_pipe2_read_V_rw_write;
wire   [31:0] pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_off_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_off_write;
wire   [31:0] pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_num_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_num_write;
wire   [31:0] pipeline_data_passer_U0_wr_reqs_pipe2_read_V_tag_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe2_read_V_tag_write;
wire    pipeline_data_passer_U0_wr_reqs_pipe2_read_V_rw_din;
wire    pipeline_data_passer_U0_wr_reqs_pipe2_read_V_rw_write;
wire    pipeline_data_passer_U0_rd_data_valid_pipe1_write_V_dout;
wire    pipeline_data_passer_U0_rd_data_valid_pipe1_write_V_read;
wire    pipeline_data_passer_U0_wr_data_valid_pipe1_write_V_dout;
wire    pipeline_data_passer_U0_wr_data_valid_pipe1_write_V_read;
wire    pipeline_data_passer_U0_rd_data_valid_pipe2_read_V_din;
wire    pipeline_data_passer_U0_rd_data_valid_pipe2_read_V_write;
wire    pipeline_data_passer_U0_wr_data_valid_pipe2_read_V_din;
wire    pipeline_data_passer_U0_wr_data_valid_pipe2_read_V_write;
wire    pipeline_data_passer_U0_rd_kbuf_addr_pipe0_write_V_read;
wire    pipeline_data_passer_U0_wr_kbuf_addr_pipe0_write_V_read;
wire   [63:0] pipeline_data_passer_U0_rd_kbuf_addr_pipe2_read_V_din;
wire    pipeline_data_passer_U0_rd_kbuf_addr_pipe2_read_V_write;
wire   [63:0] pipeline_data_passer_U0_wr_kbuf_addr_pipe2_read_V_din;
wire    pipeline_data_passer_U0_wr_kbuf_addr_pipe2_read_V_write;
reg    pcie_write_multiplexer_U0_ap_start;
wire    pcie_write_multiplexer_U0_ap_done;
wire    pcie_write_multiplexer_U0_ap_continue;
wire    pcie_write_multiplexer_U0_ap_idle;
wire    pcie_write_multiplexer_U0_ap_ready;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_pcie_write_req_data_V_last_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_data_V_last_write;
wire   [511:0] pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_write;
wire   [7:0] pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_write;
wire   [63:0] pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_write;
wire    pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_addr_read;
wire    pcie_write_throttle_unit_U0_ap_start;
wire    pcie_write_throttle_unit_U0_ap_done;
wire    pcie_write_throttle_unit_U0_ap_continue;
wire    pcie_write_throttle_unit_U0_ap_idle;
wire    pcie_write_throttle_unit_U0_ap_ready;
wire    pcie_write_throttle_unit_U0_dma_write_throttle_params_V_read;
wire    pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_last_dout;
wire    pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_last_read;
wire    pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_data_V_read;
wire    pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_apply_V_num_read;
wire    pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_apply_V_addr_read;
wire   [7:0] pcie_write_throttle_unit_U0_pcie_write_req_apply_V_num_din;
wire    pcie_write_throttle_unit_U0_pcie_write_req_apply_V_num_write;
wire   [63:0] pcie_write_throttle_unit_U0_pcie_write_req_apply_V_addr_din;
wire    pcie_write_throttle_unit_U0_pcie_write_req_apply_V_addr_write;
wire   [0:0] pcie_write_throttle_unit_U0_pcie_write_req_data_V_last_din;
wire    pcie_write_throttle_unit_U0_pcie_write_req_data_V_last_write;
wire   [511:0] pcie_write_throttle_unit_U0_pcie_write_req_data_V_data_V_din;
wire    pcie_write_throttle_unit_U0_pcie_write_req_data_V_data_V_write;
reg    dram_read_req_multiplexer_U0_ap_start;
wire    dram_read_req_multiplexer_U0_ap_done;
wire    dram_read_req_multiplexer_U0_ap_continue;
wire    dram_read_req_multiplexer_U0_ap_idle;
wire    dram_read_req_multiplexer_U0_ap_ready;
wire    dram_read_req_multiplexer_U0_host_dram_read_req_V_num_read;
wire    dram_read_req_multiplexer_U0_host_dram_read_req_V_addr_read;
wire    dram_read_req_multiplexer_U0_device_dram_read_req_V_num_read;
wire    dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_read;
wire   [7:0] dram_read_req_multiplexer_U0_unified_dram_read_req_V_num_din;
wire    dram_read_req_multiplexer_U0_unified_dram_read_req_V_num_write;
wire   [63:0] dram_read_req_multiplexer_U0_unified_dram_read_req_V_addr_din;
wire    dram_read_req_multiplexer_U0_unified_dram_read_req_V_addr_write;
wire    dram_read_req_multiplexer_U0_release_device_dram_resp_buf_flits_V_dout;
wire    dram_read_req_multiplexer_U0_release_device_dram_resp_buf_flits_V_read;
wire    dram_read_req_multiplexer_U0_dram_read_context_write_V_din;
wire    dram_read_req_multiplexer_U0_dram_read_context_write_V_write;
reg    dram_read_resp_multiplexer_U0_ap_start;
wire    dram_read_resp_multiplexer_U0_ap_done;
wire    dram_read_resp_multiplexer_U0_ap_continue;
wire    dram_read_resp_multiplexer_U0_ap_idle;
wire    dram_read_resp_multiplexer_U0_ap_ready;
wire    dram_read_resp_multiplexer_U0_host_dram_read_resp_V_last_din;
wire    dram_read_resp_multiplexer_U0_host_dram_read_resp_V_last_write;
wire   [511:0] dram_read_resp_multiplexer_U0_host_dram_read_resp_V_data_V_din;
wire    dram_read_resp_multiplexer_U0_host_dram_read_resp_V_data_V_write;
wire    dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_din;
wire    dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_write;
wire   [511:0] dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_din;
wire    dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_write;
wire    dram_read_resp_multiplexer_U0_release_device_dram_resp_buf_flits_V_din;
wire    dram_read_resp_multiplexer_U0_release_device_dram_resp_buf_flits_V_write;
wire    dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_last_dout;
wire    dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_last_read;
wire    dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_data_V_read;
wire    dram_read_resp_multiplexer_U0_dram_read_context_read_V_dout;
wire    dram_read_resp_multiplexer_U0_dram_read_context_read_V_read;
wire    dram_read_throttle_unit_U0_ap_start;
wire    dram_read_throttle_unit_U0_ap_done;
wire    dram_read_throttle_unit_U0_ap_continue;
wire    dram_read_throttle_unit_U0_ap_idle;
wire    dram_read_throttle_unit_U0_ap_ready;
wire    dram_read_throttle_unit_U0_drive_read_throttle_params_V_read;
wire    dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_last_dout;
wire    dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_last_read;
wire    dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_data_V_read;
wire    dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_last_din;
wire    dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_last_write;
wire   [511:0] dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_data_V_din;
wire    dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_data_V_write;
reg    dram_write_req_time_marker_U0_ap_start;
wire    dram_write_req_time_marker_U0_ap_done;
wire    dram_write_req_time_marker_U0_ap_continue;
wire    dram_write_req_time_marker_U0_ap_idle;
wire    dram_write_req_time_marker_U0_ap_ready;
wire    dram_write_req_time_marker_U0_host_dram_write_req_data_V_last_dout;
wire    dram_write_req_time_marker_U0_host_dram_write_req_data_V_last_read;
wire    dram_write_req_time_marker_U0_host_dram_write_req_data_V_data_V_read;
wire    dram_write_req_time_marker_U0_host_dram_write_req_apply_V_num_read;
wire    dram_write_req_time_marker_U0_host_dram_write_req_apply_V_addr_read;
wire    dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_last_din;
wire    dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_last_write;
wire   [511:0] dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_data_V_din;
wire    dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_data_V_write;
wire   [7:0] dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_din;
wire    dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_write;
wire   [63:0] dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_din;
wire    dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_write;
wire   [63:0] dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_time_din;
wire    dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_time_write;
wire    dram_write_delay_unit_U0_ap_start;
wire    dram_write_delay_unit_U0_ap_done;
wire    dram_write_delay_unit_U0_ap_continue;
wire    dram_write_delay_unit_U0_ap_idle;
wire    dram_write_delay_unit_U0_ap_ready;
wire    dram_write_delay_unit_U0_device_write_delay_cycle_cnts_V_read;
wire    dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_last_dout;
wire    dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_last_read;
wire    dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_data_V_read;
wire    dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_read;
wire    dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_read;
wire    dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_time_read;
wire    dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_last_din;
wire    dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_last_write;
wire   [511:0] dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_din;
wire    dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_write;
wire   [7:0] dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_din;
wire    dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_write;
wire   [63:0] dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_din;
wire    dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_write;
wire    dram_write_throttle_unit_U0_ap_start;
wire    dram_write_throttle_unit_U0_start_full_n;
wire    dram_write_throttle_unit_U0_ap_done;
wire    dram_write_throttle_unit_U0_ap_continue;
wire    dram_write_throttle_unit_U0_ap_idle;
wire    dram_write_throttle_unit_U0_ap_ready;
wire    dram_write_throttle_unit_U0_start_out;
wire    dram_write_throttle_unit_U0_start_write;
wire    dram_write_throttle_unit_U0_drive_write_throttle_params_V_read;
wire    dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_last_dout;
wire    dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_last_read;
wire    dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_read;
wire    dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_read;
wire    dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_read;
wire    dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_last_din;
wire    dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_last_write;
wire   [511:0] dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_data_V_din;
wire    dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_data_V_write;
wire   [7:0] dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_num_din;
wire    dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_num_write;
wire   [63:0] dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_addr_din;
wire    dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_addr_write;
wire    dram_read_req_time_marker_U0_ap_start;
wire    dram_read_req_time_marker_U0_ap_done;
wire    dram_read_req_time_marker_U0_ap_continue;
wire    dram_read_req_time_marker_U0_ap_idle;
wire    dram_read_req_time_marker_U0_ap_ready;
wire    dram_read_req_time_marker_U0_before_delay_host_dram_read_req_V_num_read;
wire    dram_read_req_time_marker_U0_before_delay_host_dram_read_req_V_addr_read;
wire   [7:0] dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_num_din;
wire    dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_num_write;
wire   [63:0] dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_addr_din;
wire    dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_addr_write;
wire   [63:0] dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_time_din;
wire    dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_time_write;
wire    dram_read_req_time_marker_U0_before_delay_device_dram_read_req_V_num_read;
wire    dram_read_req_time_marker_U0_before_delay_device_dram_read_req_V_addr_read;
wire   [7:0] dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_num_din;
wire    dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_num_write;
wire   [63:0] dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_addr_din;
wire    dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_addr_write;
wire   [63:0] dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_time_din;
wire    dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_time_write;
wire    dram_read_delay_unit_U0_ap_start;
wire    dram_read_delay_unit_U0_ap_done;
wire    dram_read_delay_unit_U0_ap_continue;
wire    dram_read_delay_unit_U0_ap_idle;
wire    dram_read_delay_unit_U0_ap_ready;
wire    dram_read_delay_unit_U0_device_read_delay_cycle_cnts_V_read;
wire    dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_req_num_read;
wire    dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_req_addr_read;
wire    dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_time_read;
wire   [7:0] dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_num_din;
wire    dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_num_write;
wire   [63:0] dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_addr_din;
wire    dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_addr_write;
wire    dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_req_num_read;
wire    dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_req_addr_read;
wire    dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_time_read;
wire   [7:0] dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_num_din;
wire    dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_num_write;
wire   [63:0] dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_addr_din;
wire    dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_addr_write;
wire    pipe0_dram_dispatcher_U0_ap_start;
wire    pipe0_dram_dispatcher_U0_ap_done;
wire    pipe0_dram_dispatcher_U0_ap_continue;
wire    pipe0_dram_dispatcher_U0_ap_idle;
wire    pipe0_dram_dispatcher_U0_ap_ready;
wire    pipe0_dram_dispatcher_U0_after_delay_unified_dram_read_req_V_num_read;
wire    pipe0_dram_dispatcher_U0_after_delay_unified_dram_read_req_V_addr_read;
wire    pipe0_dram_dispatcher_U0_after_throttle_unified_dram_write_req_apply_V_num_read;
wire    pipe0_dram_dispatcher_U0_after_throttle_unified_dram_write_req_apply_V_addr_read;
wire   [7:0] pipe0_dram_dispatcher_U0_dramA_read_req_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramA_read_req_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramA_read_req_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramA_read_req_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramB_read_req_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramB_read_req_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramB_read_req_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramB_read_req_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramC_read_req_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramC_read_req_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramC_read_req_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramC_read_req_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramD_read_req_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramD_read_req_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramD_read_req_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramD_read_req_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_num_din;
wire    pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_num_write;
wire   [63:0] pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_addr_din;
wire    pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_addr_write;
wire   [7:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_write;
wire   [7:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_write;
wire   [31:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_write;
wire   [31:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_write;
wire   [7:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_write;
wire   [7:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_write;
wire   [31:0] pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_din;
wire    pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_write;
wire    pipe1_dram_dispatcher_U0_ap_start;
wire    pipe1_dram_dispatcher_U0_ap_done;
wire    pipe1_dram_dispatcher_U0_ap_continue;
wire    pipe1_dram_dispatcher_U0_ap_idle;
wire    pipe1_dram_dispatcher_U0_ap_ready;
wire    pipe1_dram_dispatcher_U0_start_out;
wire    pipe1_dram_dispatcher_U0_start_write;
wire    pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_last_din;
wire    pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_last_write;
wire   [511:0] pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_data_V_din;
wire    pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_data_V_write;
wire    pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_last_dout;
wire    pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_last_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_data_V_read;
wire    pipe1_dram_dispatcher_U0_dramA_read_resp_V_last_dout;
wire    pipe1_dram_dispatcher_U0_dramA_read_resp_V_last_read;
wire    pipe1_dram_dispatcher_U0_dramA_read_resp_V_data_V_read;
wire    pipe1_dram_dispatcher_U0_dramA_write_req_data_V_last_din;
wire    pipe1_dram_dispatcher_U0_dramA_write_req_data_V_last_write;
wire   [511:0] pipe1_dram_dispatcher_U0_dramA_write_req_data_V_data_V_din;
wire    pipe1_dram_dispatcher_U0_dramA_write_req_data_V_data_V_write;
wire    pipe1_dram_dispatcher_U0_dramB_read_resp_V_last_dout;
wire    pipe1_dram_dispatcher_U0_dramB_read_resp_V_last_read;
wire    pipe1_dram_dispatcher_U0_dramB_read_resp_V_data_V_read;
wire    pipe1_dram_dispatcher_U0_dramB_write_req_data_V_last_din;
wire    pipe1_dram_dispatcher_U0_dramB_write_req_data_V_last_write;
wire   [511:0] pipe1_dram_dispatcher_U0_dramB_write_req_data_V_data_V_din;
wire    pipe1_dram_dispatcher_U0_dramB_write_req_data_V_data_V_write;
wire    pipe1_dram_dispatcher_U0_dramC_read_resp_V_last_dout;
wire    pipe1_dram_dispatcher_U0_dramC_read_resp_V_last_read;
wire    pipe1_dram_dispatcher_U0_dramC_read_resp_V_data_V_read;
wire    pipe1_dram_dispatcher_U0_dramC_write_req_data_V_last_din;
wire    pipe1_dram_dispatcher_U0_dramC_write_req_data_V_last_write;
wire   [511:0] pipe1_dram_dispatcher_U0_dramC_write_req_data_V_data_V_din;
wire    pipe1_dram_dispatcher_U0_dramC_write_req_data_V_data_V_write;
wire    pipe1_dram_dispatcher_U0_dramD_read_resp_V_last_dout;
wire    pipe1_dram_dispatcher_U0_dramD_read_resp_V_last_read;
wire    pipe1_dram_dispatcher_U0_dramD_read_resp_V_data_V_read;
wire    pipe1_dram_dispatcher_U0_dramD_write_req_data_V_last_din;
wire    pipe1_dram_dispatcher_U0_dramD_write_req_data_V_last_write;
wire   [511:0] pipe1_dram_dispatcher_U0_dramD_write_req_data_V_data_V_din;
wire    pipe1_dram_dispatcher_U0_dramD_write_req_data_V_data_V_write;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_read;
wire    pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_read;
wire    pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_last_din;
wire    pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_last_write;
wire   [511:0] pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_din;
wire    pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_write;
wire   [7:0] pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_din;
wire    pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_write;
wire   [63:0] pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_din;
wire    pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_write;
wire    pipe1_dram_dispatcher_U0_wrcmd_kbuf_addrs_V_read;
wire    read_mode_dram_helper_app_U0_ap_start;
wire    read_mode_dram_helper_app_U0_ap_done;
wire    read_mode_dram_helper_app_U0_ap_continue;
wire    read_mode_dram_helper_app_U0_ap_idle;
wire    read_mode_dram_helper_app_U0_ap_ready;
wire    read_mode_dram_helper_app_U0_app_file_infos_V_read;
wire    read_mode_dram_helper_app_U0_app_is_write_mode_V_dout;
wire    read_mode_dram_helper_app_U0_app_is_write_mode_V_read;
wire   [7:0] read_mode_dram_helper_app_U0_device_dram_read_req_V_num_din;
wire    read_mode_dram_helper_app_U0_device_dram_read_req_V_num_write;
wire   [63:0] read_mode_dram_helper_app_U0_device_dram_read_req_V_addr_din;
wire    read_mode_dram_helper_app_U0_device_dram_read_req_V_addr_write;
wire    read_mode_dram_helper_app_U0_device_dram_read_resp_V_last_dout;
wire    read_mode_dram_helper_app_U0_device_dram_read_resp_V_last_read;
wire    read_mode_dram_helper_app_U0_device_dram_read_resp_V_data_V_read;
wire   [511:0] read_mode_dram_helper_app_U0_app_input_data_V_data_V_din;
wire    read_mode_dram_helper_app_U0_app_input_data_V_data_V_write;
wire   [15:0] read_mode_dram_helper_app_U0_app_input_data_V_len_din;
wire    read_mode_dram_helper_app_U0_app_input_data_V_len_write;
wire    read_mode_dram_helper_app_U0_app_input_data_V_eop_din;
wire    read_mode_dram_helper_app_U0_app_input_data_V_eop_write;
wire    read_mode_dram_helper_app_U0_reset_dram_helper_app_V_dout;
wire    read_mode_dram_helper_app_U0_reset_dram_helper_app_V_read;
wire    read_mode_pcie_helper_app_U0_ap_start;
wire    read_mode_pcie_helper_app_U0_ap_done;
wire    read_mode_pcie_helper_app_U0_ap_continue;
wire    read_mode_pcie_helper_app_U0_ap_idle;
wire    read_mode_pcie_helper_app_U0_ap_ready;
wire    read_mode_pcie_helper_app_U0_app_buf_addrs_chan_V_read;
wire   [7:0] read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_num_din;
wire    read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_num_write;
wire   [63:0] read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_addr_din;
wire    read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_addr_write;
wire    read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_last_din;
wire    read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_last_write;
wire   [511:0] read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_data_V_din;
wire    read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_data_V_write;
wire    read_mode_pcie_helper_app_U0_app_output_data_splitted_V_data_V_read;
wire    read_mode_pcie_helper_app_U0_app_output_data_splitted_V_len_read;
wire    read_mode_pcie_helper_app_U0_app_output_data_splitted_V_eop_dout;
wire    read_mode_pcie_helper_app_U0_app_output_data_splitted_V_eop_read;
wire    read_mode_pcie_helper_app_U0_app_output_data_meta_V_num_read;
wire    read_mode_pcie_helper_app_U0_app_output_data_meta_V_eop_dout;
wire    read_mode_pcie_helper_app_U0_app_output_data_meta_V_eop_read;
wire    read_mode_pcie_helper_app_U0_app_free_buf_V_dout;
wire    read_mode_pcie_helper_app_U0_app_free_buf_V_read;
wire    read_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_dout;
wire    read_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_read;
reg    pcie_data_splitter_app_U0_ap_start;
wire    pcie_data_splitter_app_U0_ap_done;
wire    pcie_data_splitter_app_U0_ap_continue;
wire    pcie_data_splitter_app_U0_ap_idle;
wire    pcie_data_splitter_app_U0_ap_ready;
wire    pcie_data_splitter_app_U0_app_output_data_V_data_V_read;
wire    pcie_data_splitter_app_U0_app_output_data_V_len_read;
wire    pcie_data_splitter_app_U0_app_output_data_V_eop_dout;
wire    pcie_data_splitter_app_U0_app_output_data_V_eop_read;
wire   [511:0] pcie_data_splitter_app_U0_app_output_data_splitted_V_data_V_din;
wire    pcie_data_splitter_app_U0_app_output_data_splitted_V_data_V_write;
wire   [15:0] pcie_data_splitter_app_U0_app_output_data_splitted_V_len_din;
wire    pcie_data_splitter_app_U0_app_output_data_splitted_V_len_write;
wire    pcie_data_splitter_app_U0_app_output_data_splitted_V_eop_din;
wire    pcie_data_splitter_app_U0_app_output_data_splitted_V_eop_write;
wire   [31:0] pcie_data_splitter_app_U0_app_output_data_meta_V_num_din;
wire    pcie_data_splitter_app_U0_app_output_data_meta_V_num_write;
wire    pcie_data_splitter_app_U0_app_output_data_meta_V_eop_din;
wire    pcie_data_splitter_app_U0_app_output_data_meta_V_eop_write;
wire    pcie_data_splitter_app_U0_reset_pcie_data_splitter_app_V_dout;
wire    pcie_data_splitter_app_U0_reset_pcie_data_splitter_app_V_read;
wire    pcie_read_req_multiplexer_U0_ap_start;
wire    pcie_read_req_multiplexer_U0_ap_done;
wire    pcie_read_req_multiplexer_U0_ap_continue;
wire    pcie_read_req_multiplexer_U0_ap_idle;
wire    pcie_read_req_multiplexer_U0_ap_ready;
wire    pcie_read_req_multiplexer_U0_device_pcie_read_req_V_num_read;
wire    pcie_read_req_multiplexer_U0_device_pcie_read_req_V_addr_read;
wire    pcie_read_req_multiplexer_U0_host_pcie_read_req_V_num_read;
wire    pcie_read_req_multiplexer_U0_host_pcie_read_req_V_addr_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramA_read_req_V_num_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramA_read_req_V_addr_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramB_read_req_V_num_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramB_read_req_V_addr_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramC_read_req_V_num_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramC_read_req_V_addr_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramD_read_req_V_num_read;
wire    pcie_read_req_multiplexer_U0_cosim_dramD_read_req_V_addr_read;
wire   [7:0] pcie_read_req_multiplexer_U0_pcie_read_mux_context_V_din;
wire    pcie_read_req_multiplexer_U0_pcie_read_mux_context_V_write;
wire   [7:0] pcie_read_req_multiplexer_U0_pcie_read_req_V_num_din;
wire    pcie_read_req_multiplexer_U0_pcie_read_req_V_num_write;
wire   [63:0] pcie_read_req_multiplexer_U0_pcie_read_req_V_addr_din;
wire    pcie_read_req_multiplexer_U0_pcie_read_req_V_addr_write;
wire    pcie_read_resp_multiplexer_U0_ap_start;
wire    pcie_read_resp_multiplexer_U0_ap_done;
wire    pcie_read_resp_multiplexer_U0_ap_continue;
wire    pcie_read_resp_multiplexer_U0_ap_idle;
wire    pcie_read_resp_multiplexer_U0_ap_ready;
wire    pcie_read_resp_multiplexer_U0_pcie_read_resp_V_last_dout;
wire    pcie_read_resp_multiplexer_U0_pcie_read_resp_V_last_read;
wire    pcie_read_resp_multiplexer_U0_pcie_read_resp_V_data_V_read;
wire    pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_last_din;
wire    pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_data_V_din;
wire    pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_data_V_write;
wire    pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_last_din;
wire    pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_data_V_din;
wire    pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_data_V_write;
wire    pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_last_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_data_V_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_data_V_write;
wire    pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_last_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_data_V_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_data_V_write;
wire    pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_last_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_data_V_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_data_V_write;
wire    pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_last_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_data_V_din;
wire    pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_data_V_write;
wire    pcie_read_resp_multiplexer_U0_pcie_read_mux_context_V_read;
reg    app_input_data_merger_U0_ap_start;
wire    app_input_data_merger_U0_ap_done;
wire    app_input_data_merger_U0_ap_continue;
wire    app_input_data_merger_U0_ap_idle;
wire    app_input_data_merger_U0_ap_ready;
wire    app_input_data_merger_U0_pre_merged_app_input_data_V_data_V_read;
wire    app_input_data_merger_U0_pre_merged_app_input_data_V_len_read;
wire    app_input_data_merger_U0_pre_merged_app_input_data_V_eop_dout;
wire    app_input_data_merger_U0_pre_merged_app_input_data_V_eop_read;
wire   [511:0] app_input_data_merger_U0_app_input_data_V_data_V_din;
wire    app_input_data_merger_U0_app_input_data_V_data_V_write;
wire   [15:0] app_input_data_merger_U0_app_input_data_V_len_din;
wire    app_input_data_merger_U0_app_input_data_V_len_write;
wire    app_input_data_merger_U0_app_input_data_V_eop_din;
wire    app_input_data_merger_U0_app_input_data_V_eop_write;
wire    app_input_data_merger_U0_reset_app_input_data_merger_V_dout;
wire    app_input_data_merger_U0_reset_app_input_data_merger_V_read;
reg    dram_write_mux_U0_ap_start;
wire    dram_write_mux_U0_ap_done;
wire    dram_write_mux_U0_ap_continue;
wire    dram_write_mux_U0_ap_idle;
wire    dram_write_mux_U0_ap_ready;
wire   [7:0] dram_write_mux_U0_dram_write_req_apply_V_num_din;
wire    dram_write_mux_U0_dram_write_req_apply_V_num_write;
wire   [63:0] dram_write_mux_U0_dram_write_req_apply_V_addr_din;
wire    dram_write_mux_U0_dram_write_req_apply_V_addr_write;
wire    dram_write_mux_U0_dram_write_req_data_V_last_din;
wire    dram_write_mux_U0_dram_write_req_data_V_last_write;
wire   [511:0] dram_write_mux_U0_dram_write_req_data_V_data_V_din;
wire    dram_write_mux_U0_dram_write_req_data_V_data_V_write;
wire    dram_write_mux_U0_host_dram_write_req_apply_V_num_read;
wire    dram_write_mux_U0_host_dram_write_req_apply_V_addr_read;
wire    dram_write_mux_U0_host_dram_write_req_data_V_last_dout;
wire    dram_write_mux_U0_host_dram_write_req_data_V_last_read;
wire    dram_write_mux_U0_host_dram_write_req_data_V_data_V_read;
wire    dram_write_mux_U0_device_dram_write_req_apply_V_num_read;
wire    dram_write_mux_U0_device_dram_write_req_apply_V_addr_read;
wire    dram_write_mux_U0_device_dram_write_req_data_V_last_dout;
wire    dram_write_mux_U0_device_dram_write_req_data_V_last_read;
wire    dram_write_mux_U0_device_dram_write_req_data_V_data_V_read;
wire    app_input_data_mux_U0_ap_start;
wire    app_input_data_mux_U0_ap_done;
wire    app_input_data_mux_U0_ap_continue;
wire    app_input_data_mux_U0_ap_idle;
wire    app_input_data_mux_U0_ap_ready;
wire    app_input_data_mux_U0_read_mode_app_input_data_V_data_V_read;
wire    app_input_data_mux_U0_read_mode_app_input_data_V_len_read;
wire    app_input_data_mux_U0_read_mode_app_input_data_V_eop_dout;
wire    app_input_data_mux_U0_read_mode_app_input_data_V_eop_read;
wire    app_input_data_mux_U0_write_mode_app_input_data_V_data_V_read;
wire    app_input_data_mux_U0_write_mode_app_input_data_V_len_read;
wire    app_input_data_mux_U0_write_mode_app_input_data_V_eop_dout;
wire    app_input_data_mux_U0_write_mode_app_input_data_V_eop_read;
wire   [511:0] app_input_data_mux_U0_app_input_data_V_data_V_din;
wire    app_input_data_mux_U0_app_input_data_V_data_V_write;
wire   [15:0] app_input_data_mux_U0_app_input_data_V_len_din;
wire    app_input_data_mux_U0_app_input_data_V_len_write;
wire    app_input_data_mux_U0_app_input_data_V_eop_din;
wire    app_input_data_mux_U0_app_input_data_V_eop_write;
wire    app_input_data_mux_U0_peek_virt_written_bytes_req_V_read;
wire   [31:0] app_input_data_mux_U0_peek_virt_written_bytes_resp_V_din;
wire    app_input_data_mux_U0_peek_virt_written_bytes_resp_V_write;
wire    app_input_data_mux_U0_reset_app_input_data_mux_V_dout;
wire    app_input_data_mux_U0_reset_app_input_data_mux_V_read;
wire    app_output_data_demux_U0_ap_start;
wire    app_output_data_demux_U0_ap_done;
wire    app_output_data_demux_U0_ap_continue;
wire    app_output_data_demux_U0_ap_idle;
wire    app_output_data_demux_U0_ap_ready;
wire    app_output_data_demux_U0_start_out;
wire    app_output_data_demux_U0_start_write;
wire    app_output_data_demux_U0_app_is_write_mode_V_dout;
wire    app_output_data_demux_U0_app_is_write_mode_V_read;
wire    app_output_data_demux_U0_app_output_data_V_data_V_read;
wire    app_output_data_demux_U0_app_output_data_V_len_read;
wire    app_output_data_demux_U0_app_output_data_V_eop_dout;
wire    app_output_data_demux_U0_app_output_data_V_eop_read;
wire   [511:0] app_output_data_demux_U0_read_mode_app_output_data_V_data_V_din;
wire    app_output_data_demux_U0_read_mode_app_output_data_V_data_V_write;
wire   [15:0] app_output_data_demux_U0_read_mode_app_output_data_V_len_din;
wire    app_output_data_demux_U0_read_mode_app_output_data_V_len_write;
wire    app_output_data_demux_U0_read_mode_app_output_data_V_eop_din;
wire    app_output_data_demux_U0_read_mode_app_output_data_V_eop_write;
wire   [511:0] app_output_data_demux_U0_write_mode_app_output_data_V_data_V_din;
wire    app_output_data_demux_U0_write_mode_app_output_data_V_data_V_write;
wire   [15:0] app_output_data_demux_U0_write_mode_app_output_data_V_len_din;
wire    app_output_data_demux_U0_write_mode_app_output_data_V_len_write;
wire    app_output_data_demux_U0_write_mode_app_output_data_V_eop_din;
wire    app_output_data_demux_U0_write_mode_app_output_data_V_eop_write;
wire    app_output_data_demux_U0_reset_app_output_data_demux_V_dout;
wire    app_output_data_demux_U0_reset_app_output_data_demux_V_read;
wire    write_mode_pcie_helper_app_U0_ap_start;
wire    write_mode_pcie_helper_app_U0_ap_done;
wire    write_mode_pcie_helper_app_U0_ap_continue;
wire    write_mode_pcie_helper_app_U0_ap_idle;
wire    write_mode_pcie_helper_app_U0_ap_ready;
wire    write_mode_pcie_helper_app_U0_app_buf_addrs_chan_V_read;
wire    write_mode_pcie_helper_app_U0_app_commit_write_buf_V_read;
wire   [7:0] write_mode_pcie_helper_app_U0_device_pcie_read_req_V_num_din;
wire    write_mode_pcie_helper_app_U0_device_pcie_read_req_V_num_write;
wire   [63:0] write_mode_pcie_helper_app_U0_device_pcie_read_req_V_addr_din;
wire    write_mode_pcie_helper_app_U0_device_pcie_read_req_V_addr_write;
wire    write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_last_dout;
wire    write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_last_read;
wire    write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_data_V_read;
wire   [15:0] write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_len_din;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_len_write;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_last_din;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_last_write;
wire   [63:0] write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_metadata_addr_din;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_metadata_addr_write;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_last_din;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_last_write;
wire   [511:0] write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_data_V_din;
wire    write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_data_V_write;
wire    write_mode_pcie_helper_app_U0_release_buffered_device_pcie_read_resp_V_dout;
wire    write_mode_pcie_helper_app_U0_release_buffered_device_pcie_read_resp_V_read;
wire    write_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_dout;
wire    write_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_read;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_ap_start;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_ap_done;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_ap_continue;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_ap_idle;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_ap_ready;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_last_dout;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_last_read;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_data_V_read;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_release_buffered_device_pcie_read_resp_V_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_release_buffered_device_pcie_read_resp_V_write;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_len_read;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_last_dout;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_last_read;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_metadata_addr_read;
wire   [511:0] write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_data_V_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_data_V_write;
wire   [15:0] write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_len_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_len_write;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_eop_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_eop_write;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_app_write_total_len_V_read;
wire   [7:0] write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_num_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_num_write;
wire   [63:0] write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_addr_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_addr_write;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_last_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_last_write;
wire   [511:0] write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_data_V_din;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_data_V_write;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_dout;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_read;
wire    write_mode_app_output_data_caching_U0_ap_start;
wire    write_mode_app_output_data_caching_U0_ap_done;
wire    write_mode_app_output_data_caching_U0_ap_continue;
wire    write_mode_app_output_data_caching_U0_ap_idle;
wire    write_mode_app_output_data_caching_U0_ap_ready;
wire    write_mode_app_output_data_caching_U0_app_output_data_V_data_V_read;
wire    write_mode_app_output_data_caching_U0_app_output_data_V_len_read;
wire    write_mode_app_output_data_caching_U0_app_output_data_V_eop_dout;
wire    write_mode_app_output_data_caching_U0_app_output_data_V_eop_read;
wire   [511:0] write_mode_app_output_data_caching_U0_cached_app_output_data_V_data_V_din;
wire    write_mode_app_output_data_caching_U0_cached_app_output_data_V_data_V_write;
wire   [15:0] write_mode_app_output_data_caching_U0_cached_app_output_data_V_len_din;
wire    write_mode_app_output_data_caching_U0_cached_app_output_data_V_len_write;
wire    write_mode_app_output_data_caching_U0_cached_app_output_data_V_eop_din;
wire    write_mode_app_output_data_caching_U0_cached_app_output_data_V_eop_write;
wire   [7:0] write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_num_din;
wire    write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_num_write;
wire   [63:0] write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_addr_din;
wire    write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_addr_write;
wire    write_mode_app_output_data_caching_U0_reset_write_mode_app_output_data_caching_V_dout;
wire    write_mode_app_output_data_caching_U0_reset_write_mode_app_output_data_caching_V_read;
wire    write_mode_dram_helper_app_U0_ap_start;
wire    write_mode_dram_helper_app_U0_ap_done;
wire    write_mode_dram_helper_app_U0_ap_continue;
wire    write_mode_dram_helper_app_U0_ap_idle;
wire    write_mode_dram_helper_app_U0_ap_ready;
wire    write_mode_dram_helper_app_U0_peek_real_written_bytes_req_V_read;
wire   [31:0] write_mode_dram_helper_app_U0_peek_real_written_bytes_resp_V_din;
wire    write_mode_dram_helper_app_U0_peek_real_written_bytes_resp_V_write;
wire    write_mode_dram_helper_app_U0_peek_write_finished_req_V_read;
wire   [31:0] write_mode_dram_helper_app_U0_peek_write_finished_resp_V_din;
wire    write_mode_dram_helper_app_U0_peek_write_finished_resp_V_write;
wire    write_mode_dram_helper_app_U0_app_file_infos_V_read;
wire    write_mode_dram_helper_app_U0_app_is_write_mode_V_dout;
wire    write_mode_dram_helper_app_U0_app_is_write_mode_V_read;
wire    write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_data_V_read;
wire    write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_len_read;
wire    write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_eop_dout;
wire    write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_eop_read;
wire    write_mode_dram_helper_app_U0_cached_device_dram_write_req_apply_V_num_read;
wire    write_mode_dram_helper_app_U0_cached_device_dram_write_req_apply_V_addr_read;
wire   [7:0] write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_num_din;
wire    write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_num_write;
wire   [63:0] write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_addr_din;
wire    write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_addr_write;
wire    write_mode_dram_helper_app_U0_device_dram_write_req_data_V_last_din;
wire    write_mode_dram_helper_app_U0_device_dram_write_req_data_V_last_write;
wire   [511:0] write_mode_dram_helper_app_U0_device_dram_write_req_data_V_data_V_din;
wire    write_mode_dram_helper_app_U0_device_dram_write_req_data_V_data_V_write;
wire    write_mode_dram_helper_app_U0_reset_dram_helper_app_V_dout;
wire    write_mode_dram_helper_app_U0_reset_dram_helper_app_V_read;
wire    dram_data_caching_U0_ap_start;
wire    dram_data_caching_U0_ap_done;
wire    dram_data_caching_U0_ap_continue;
wire    dram_data_caching_U0_ap_idle;
wire    dram_data_caching_U0_ap_ready;
wire    dram_data_caching_U0_dramA_read_resp_V_last_dout;
wire    dram_data_caching_U0_dramA_read_resp_V_last_read;
wire    dram_data_caching_U0_dramA_read_resp_V_data_V_read;
wire    dram_data_caching_U0_dramB_read_resp_V_last_dout;
wire    dram_data_caching_U0_dramB_read_resp_V_last_read;
wire    dram_data_caching_U0_dramB_read_resp_V_data_V_read;
wire    dram_data_caching_U0_dramC_read_resp_V_last_dout;
wire    dram_data_caching_U0_dramC_read_resp_V_last_read;
wire    dram_data_caching_U0_dramC_read_resp_V_data_V_read;
wire    dram_data_caching_U0_dramD_read_resp_V_last_dout;
wire    dram_data_caching_U0_dramD_read_resp_V_last_read;
wire    dram_data_caching_U0_dramD_read_resp_V_data_V_read;
wire    dram_data_caching_U0_cached_dramA_read_resp_V_last_din;
wire    dram_data_caching_U0_cached_dramA_read_resp_V_last_write;
wire   [511:0] dram_data_caching_U0_cached_dramA_read_resp_V_data_V_din;
wire    dram_data_caching_U0_cached_dramA_read_resp_V_data_V_write;
wire    dram_data_caching_U0_cached_dramB_read_resp_V_last_din;
wire    dram_data_caching_U0_cached_dramB_read_resp_V_last_write;
wire   [511:0] dram_data_caching_U0_cached_dramB_read_resp_V_data_V_din;
wire    dram_data_caching_U0_cached_dramB_read_resp_V_data_V_write;
wire    dram_data_caching_U0_cached_dramC_read_resp_V_last_din;
wire    dram_data_caching_U0_cached_dramC_read_resp_V_last_write;
wire   [511:0] dram_data_caching_U0_cached_dramC_read_resp_V_data_V_din;
wire    dram_data_caching_U0_cached_dramC_read_resp_V_data_V_write;
wire    dram_data_caching_U0_cached_dramD_read_resp_V_last_din;
wire    dram_data_caching_U0_cached_dramD_read_resp_V_last_write;
wire   [511:0] dram_data_caching_U0_cached_dramD_read_resp_V_data_V_din;
wire    dram_data_caching_U0_cached_dramD_read_resp_V_data_V_write;
wire    dram_data_caching_U0_dramA_write_req_data_V_last_din;
wire    dram_data_caching_U0_dramA_write_req_data_V_last_write;
wire   [511:0] dram_data_caching_U0_dramA_write_req_data_V_data_V_din;
wire    dram_data_caching_U0_dramA_write_req_data_V_data_V_write;
wire    dram_data_caching_U0_dramB_write_req_data_V_last_din;
wire    dram_data_caching_U0_dramB_write_req_data_V_last_write;
wire   [511:0] dram_data_caching_U0_dramB_write_req_data_V_data_V_din;
wire    dram_data_caching_U0_dramB_write_req_data_V_data_V_write;
wire    dram_data_caching_U0_dramC_write_req_data_V_last_din;
wire    dram_data_caching_U0_dramC_write_req_data_V_last_write;
wire   [511:0] dram_data_caching_U0_dramC_write_req_data_V_data_V_din;
wire    dram_data_caching_U0_dramC_write_req_data_V_data_V_write;
wire    dram_data_caching_U0_dramD_write_req_data_V_last_din;
wire    dram_data_caching_U0_dramD_write_req_data_V_last_write;
wire   [511:0] dram_data_caching_U0_dramD_write_req_data_V_data_V_din;
wire    dram_data_caching_U0_dramD_write_req_data_V_data_V_write;
wire    dram_data_caching_U0_cached_dramA_write_req_data_V_last_dout;
wire    dram_data_caching_U0_cached_dramA_write_req_data_V_last_read;
wire    dram_data_caching_U0_cached_dramA_write_req_data_V_data_V_read;
wire    dram_data_caching_U0_cached_dramB_write_req_data_V_last_dout;
wire    dram_data_caching_U0_cached_dramB_write_req_data_V_last_read;
wire    dram_data_caching_U0_cached_dramB_write_req_data_V_data_V_read;
wire    dram_data_caching_U0_cached_dramC_write_req_data_V_last_dout;
wire    dram_data_caching_U0_cached_dramC_write_req_data_V_last_read;
wire    dram_data_caching_U0_cached_dramC_write_req_data_V_data_V_read;
wire    dram_data_caching_U0_cached_dramD_write_req_data_V_last_dout;
wire    dram_data_caching_U0_cached_dramD_write_req_data_V_last_read;
wire    dram_data_caching_U0_cached_dramD_write_req_data_V_data_V_read;
wire    reset_propaganda_U0_ap_start;
wire    reset_propaganda_U0_ap_done;
wire    reset_propaganda_U0_ap_continue;
wire    reset_propaganda_U0_ap_idle;
wire    reset_propaganda_U0_ap_ready;
wire    reset_propaganda_U0_reset_app_stencil_V_din;
wire    reset_propaganda_U0_reset_app_stencil_V_write;
wire    reset_propaganda_U0_reset_sigs_V_dout;
wire    reset_propaganda_U0_reset_sigs_V_read;
wire    reset_propaganda_U0_reset_read_mode_dram_helper_app_V_din;
wire    reset_propaganda_U0_reset_read_mode_dram_helper_app_V_write;
wire    reset_propaganda_U0_reset_write_mode_dram_helper_app_V_din;
wire    reset_propaganda_U0_reset_write_mode_dram_helper_app_V_write;
wire    reset_propaganda_U0_reset_read_mode_pcie_helper_app_V_din;
wire    reset_propaganda_U0_reset_read_mode_pcie_helper_app_V_write;
wire    reset_propaganda_U0_reset_write_mode_pcie_helper_app_V_din;
wire    reset_propaganda_U0_reset_write_mode_pcie_helper_app_V_write;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_V_din;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_V_write;
wire    reset_propaganda_U0_reset_app_output_data_demux_V_din;
wire    reset_propaganda_U0_reset_app_output_data_demux_V_write;
wire    reset_propaganda_U0_reset_app_input_data_mux_V_din;
wire    reset_propaganda_U0_reset_app_input_data_mux_V_write;
wire    reset_propaganda_U0_reset_write_mode_app_output_data_caching_V_din;
wire    reset_propaganda_U0_reset_write_mode_app_output_data_caching_V_write;
wire    reset_propaganda_U0_reset_app_input_data_merger_V_din;
wire    reset_propaganda_U0_reset_app_input_data_merger_V_write;
wire    reset_propaganda_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_din;
wire    reset_propaganda_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_write;
wire    app_stencil_U0_ap_start;
wire    app_stencil_U0_ap_done;
wire    app_stencil_U0_ap_continue;
wire    app_stencil_U0_ap_idle;
wire    app_stencil_U0_ap_ready;
wire    app_stencil_U0_reset_app_stencil_V_dout;
wire    app_stencil_U0_reset_app_stencil_V_read;
wire    app_stencil_U0_app_input_params_V_read;
wire    app_stencil_U0_app_input_data_V_data_V_read;
wire    app_stencil_U0_app_input_data_V_len_read;
wire    app_stencil_U0_app_input_data_V_eop_dout;
wire    app_stencil_U0_app_input_data_V_eop_read;
wire   [511:0] app_stencil_U0_app_output_data_V_data_V_din;
wire    app_stencil_U0_app_output_data_V_data_V_write;
wire   [15:0] app_stencil_U0_app_output_data_V_len_din;
wire    app_stencil_U0_app_output_data_V_len_write;
wire    app_stencil_U0_app_output_data_V_eop_din;
wire    app_stencil_U0_app_output_data_V_eop_write;
wire    reqs_incoming_V_sector_off_full_n;
wire   [31:0] reqs_incoming_V_sector_off_dout;
wire    reqs_incoming_V_sector_off_empty_n;
wire    reqs_incoming_V_sector_num_full_n;
wire   [31:0] reqs_incoming_V_sector_num_dout;
wire    reqs_incoming_V_sector_num_empty_n;
wire    reqs_incoming_V_tag_full_n;
wire   [31:0] reqs_incoming_V_tag_dout;
wire    reqs_incoming_V_tag_empty_n;
wire   [0:0] reqs_incoming_V_rw_din;
wire    reqs_incoming_V_rw_full_n;
wire   [0:0] reqs_incoming_V_rw_dout;
wire    reqs_incoming_V_rw_empty_n;
wire    kbuf_addrs_V_full_n;
wire   [31:0] kbuf_addrs_V_dout;
wire    kbuf_addrs_V_empty_n;
wire    dma_read_throttle_params_V_full_n;
wire   [31:0] dma_read_throttle_params_V_dout;
wire    dma_read_throttle_params_V_empty_n;
wire    dma_write_throttle_params_V_full_n;
wire   [31:0] dma_write_throttle_params_V_dout;
wire    dma_write_throttle_params_V_empty_n;
wire    drive_read_delay_cycle_cnts_V_full_n;
wire   [31:0] drive_read_delay_cycle_cnts_V_dout;
wire    drive_read_delay_cycle_cnts_V_empty_n;
wire    drive_write_delay_cycle_cnts_V_full_n;
wire   [31:0] drive_write_delay_cycle_cnts_V_dout;
wire    drive_write_delay_cycle_cnts_V_empty_n;
wire    drive_read_throttle_params_V_full_n;
wire   [31:0] drive_read_throttle_params_V_dout;
wire    drive_read_throttle_params_V_empty_n;
wire    drive_write_throttle_params_V_full_n;
wire   [31:0] drive_write_throttle_params_V_dout;
wire    drive_write_throttle_params_V_empty_n;
wire    app_file_infos_0_V_full_n;
wire   [31:0] app_file_infos_0_V_dout;
wire    app_file_infos_0_V_empty_n;
wire    app_file_infos_1_V_full_n;
wire   [31:0] app_file_infos_1_V_dout;
wire    app_file_infos_1_V_empty_n;
wire    read_mode_app_buf_addrs_V_full_n;
wire   [31:0] read_mode_app_buf_addrs_V_dout;
wire    read_mode_app_buf_addrs_V_empty_n;
wire    write_mode_app_buf_addrs_V_full_n;
wire   [31:0] write_mode_app_buf_addrs_V_dout;
wire    write_mode_app_buf_addrs_V_empty_n;
wire   [0:0] app_free_buf_V_din;
wire    app_free_buf_V_full_n;
wire   [0:0] app_free_buf_V_dout;
wire    app_free_buf_V_empty_n;
wire    app_write_total_len_V_full_n;
wire   [63:0] app_write_total_len_V_dout;
wire    app_write_total_len_V_empty_n;
wire    app_input_params_V_full_n;
wire   [31:0] app_input_params_V_dout;
wire    app_input_params_V_empty_n;
wire    app_commit_write_buf_V_full_n;
wire   [31:0] app_commit_write_buf_V_dout;
wire    app_commit_write_buf_V_empty_n;
wire   [0:0] app_is_write_mode_0_V_din;
wire    app_is_write_mode_0_V_full_n;
wire   [0:0] app_is_write_mode_0_V_dout;
wire    app_is_write_mode_0_V_empty_n;
wire   [0:0] app_is_write_mode_1_V_din;
wire    app_is_write_mode_1_V_full_n;
wire   [0:0] app_is_write_mode_1_V_dout;
wire    app_is_write_mode_1_V_empty_n;
wire   [0:0] app_is_write_mode_2_V_din;
wire    app_is_write_mode_2_V_full_n;
wire   [0:0] app_is_write_mode_2_V_dout;
wire    app_is_write_mode_2_V_empty_n;
wire   [0:0] reset_sigs_V_din;
wire    reset_sigs_V_full_n;
wire   [0:0] reset_sigs_V_dout;
wire    reset_sigs_V_empty_n;
wire    peek_real_written_bytes_req_V_full_n;
wire   [31:0] peek_real_written_bytes_req_V_dout;
wire    peek_real_written_bytes_req_V_empty_n;
wire    peek_real_written_bytes_resp_V_full_n;
wire   [31:0] peek_real_written_bytes_resp_V_dout;
wire    peek_real_written_bytes_resp_V_empty_n;
wire    peek_write_finished_req_V_full_n;
wire   [31:0] peek_write_finished_req_V_dout;
wire    peek_write_finished_req_V_empty_n;
wire    peek_write_finished_resp_V_full_n;
wire   [31:0] peek_write_finished_resp_V_dout;
wire    peek_write_finished_resp_V_empty_n;
wire    peek_virt_written_bytes_req_V_full_n;
wire   [31:0] peek_virt_written_bytes_req_V_dout;
wire    peek_virt_written_bytes_req_V_empty_n;
wire    peek_virt_written_bytes_resp_V_full_n;
wire   [31:0] peek_virt_written_bytes_resp_V_dout;
wire    peek_virt_written_bytes_resp_V_empty_n;
wire   [0:0] before_throttle_pcie_read_resp_V_last_din;
wire    before_throttle_pcie_read_resp_V_last_full_n;
wire   [0:0] before_throttle_pcie_read_resp_V_last_dout;
wire    before_throttle_pcie_read_resp_V_last_empty_n;
wire    before_throttle_pcie_read_resp_V_data_V_full_n;
wire   [511:0] before_throttle_pcie_read_resp_V_data_V_dout;
wire    before_throttle_pcie_read_resp_V_data_V_empty_n;
wire   [0:0] after_throttle_pcie_read_resp_V_last_din;
wire    after_throttle_pcie_read_resp_V_last_full_n;
wire   [0:0] after_throttle_pcie_read_resp_V_last_dout;
wire    after_throttle_pcie_read_resp_V_last_empty_n;
wire    after_throttle_pcie_read_resp_V_data_V_full_n;
wire   [511:0] after_throttle_pcie_read_resp_V_data_V_dout;
wire    after_throttle_pcie_read_resp_V_data_V_empty_n;
wire    host_dram_read_req_V_num_full_n;
wire   [7:0] host_dram_read_req_V_num_dout;
wire    host_dram_read_req_V_num_empty_n;
wire    host_dram_read_req_V_addr_full_n;
wire   [63:0] host_dram_read_req_V_addr_dout;
wire    host_dram_read_req_V_addr_empty_n;
wire    host_pcie_read_req_V_num_full_n;
wire   [7:0] host_pcie_read_req_V_num_dout;
wire    host_pcie_read_req_V_num_empty_n;
wire    host_pcie_read_req_V_addr_full_n;
wire   [63:0] host_pcie_read_req_V_addr_dout;
wire    host_pcie_read_req_V_addr_empty_n;
wire    rd_reqs_pipe0_write_V_sector_off_full_n;
wire   [31:0] rd_reqs_pipe0_write_V_sector_off_dout;
wire    rd_reqs_pipe0_write_V_sector_off_empty_n;
wire    rd_reqs_pipe0_write_V_sector_num_full_n;
wire   [31:0] rd_reqs_pipe0_write_V_sector_num_dout;
wire    rd_reqs_pipe0_write_V_sector_num_empty_n;
wire    rd_reqs_pipe0_write_V_tag_full_n;
wire   [31:0] rd_reqs_pipe0_write_V_tag_dout;
wire    rd_reqs_pipe0_write_V_tag_empty_n;
wire   [0:0] rd_reqs_pipe0_write_V_rw_din;
wire    rd_reqs_pipe0_write_V_rw_full_n;
wire   [0:0] rd_reqs_pipe0_write_V_rw_dout;
wire    rd_reqs_pipe0_write_V_rw_empty_n;
wire    wr_reqs_pipe0_write_V_sector_off_full_n;
wire   [31:0] wr_reqs_pipe0_write_V_sector_off_dout;
wire    wr_reqs_pipe0_write_V_sector_off_empty_n;
wire    wr_reqs_pipe0_write_V_sector_num_full_n;
wire   [31:0] wr_reqs_pipe0_write_V_sector_num_dout;
wire    wr_reqs_pipe0_write_V_sector_num_empty_n;
wire    wr_reqs_pipe0_write_V_tag_full_n;
wire   [31:0] wr_reqs_pipe0_write_V_tag_dout;
wire    wr_reqs_pipe0_write_V_tag_empty_n;
wire   [0:0] wr_reqs_pipe0_write_V_rw_din;
wire    wr_reqs_pipe0_write_V_rw_full_n;
wire   [0:0] wr_reqs_pipe0_write_V_rw_dout;
wire    wr_reqs_pipe0_write_V_rw_empty_n;
wire    rd_kbuf_addr_pipe0_write_V_full_n;
wire   [63:0] rd_kbuf_addr_pipe0_write_V_dout;
wire    rd_kbuf_addr_pipe0_write_V_empty_n;
wire    wr_kbuf_addr_pipe0_write_V_full_n;
wire   [63:0] wr_kbuf_addr_pipe0_write_V_dout;
wire    wr_kbuf_addr_pipe0_write_V_empty_n;
wire    rd_reqs_pipe1_read_V_sector_off_full_n;
wire   [31:0] rd_reqs_pipe1_read_V_sector_off_dout;
wire    rd_reqs_pipe1_read_V_sector_off_empty_n;
wire    rd_reqs_pipe1_read_V_sector_num_full_n;
wire   [31:0] rd_reqs_pipe1_read_V_sector_num_dout;
wire    rd_reqs_pipe1_read_V_sector_num_empty_n;
wire    rd_reqs_pipe1_read_V_tag_full_n;
wire   [31:0] rd_reqs_pipe1_read_V_tag_dout;
wire    rd_reqs_pipe1_read_V_tag_empty_n;
wire   [0:0] rd_reqs_pipe1_read_V_rw_din;
wire    rd_reqs_pipe1_read_V_rw_full_n;
wire   [0:0] rd_reqs_pipe1_read_V_rw_dout;
wire    rd_reqs_pipe1_read_V_rw_empty_n;
wire    wr_reqs_pipe1_read_V_sector_off_full_n;
wire   [31:0] wr_reqs_pipe1_read_V_sector_off_dout;
wire    wr_reqs_pipe1_read_V_sector_off_empty_n;
wire    wr_reqs_pipe1_read_V_sector_num_full_n;
wire   [31:0] wr_reqs_pipe1_read_V_sector_num_dout;
wire    wr_reqs_pipe1_read_V_sector_num_empty_n;
wire    wr_reqs_pipe1_read_V_tag_full_n;
wire   [31:0] wr_reqs_pipe1_read_V_tag_dout;
wire    wr_reqs_pipe1_read_V_tag_empty_n;
wire   [0:0] wr_reqs_pipe1_read_V_rw_din;
wire    wr_reqs_pipe1_read_V_rw_full_n;
wire   [0:0] wr_reqs_pipe1_read_V_rw_dout;
wire    wr_reqs_pipe1_read_V_rw_empty_n;
wire   [0:0] host_dram_read_resp_V_last_din;
wire    host_dram_read_resp_V_last_full_n;
wire   [0:0] host_dram_read_resp_V_last_dout;
wire    host_dram_read_resp_V_last_empty_n;
wire    host_dram_read_resp_V_data_V_full_n;
wire   [511:0] host_dram_read_resp_V_data_V_dout;
wire    host_dram_read_resp_V_data_V_empty_n;
wire   [0:0] host_after_throttle_pcie_read_resp_V_last_din;
wire    host_after_throttle_pcie_read_resp_V_last_full_n;
wire   [0:0] host_after_throttle_pcie_read_resp_V_last_dout;
wire    host_after_throttle_pcie_read_resp_V_last_empty_n;
wire    host_after_throttle_pcie_read_resp_V_data_V_full_n;
wire   [511:0] host_after_throttle_pcie_read_resp_V_data_V_dout;
wire    host_after_throttle_pcie_read_resp_V_data_V_empty_n;
wire    rd_reqs_pipe1_write_V_sector_off_full_n;
wire   [31:0] rd_reqs_pipe1_write_V_sector_off_dout;
wire    rd_reqs_pipe1_write_V_sector_off_empty_n;
wire    rd_reqs_pipe1_write_V_sector_num_full_n;
wire   [31:0] rd_reqs_pipe1_write_V_sector_num_dout;
wire    rd_reqs_pipe1_write_V_sector_num_empty_n;
wire    rd_reqs_pipe1_write_V_tag_full_n;
wire   [31:0] rd_reqs_pipe1_write_V_tag_dout;
wire    rd_reqs_pipe1_write_V_tag_empty_n;
wire   [0:0] rd_reqs_pipe1_write_V_rw_din;
wire    rd_reqs_pipe1_write_V_rw_full_n;
wire   [0:0] rd_reqs_pipe1_write_V_rw_dout;
wire    rd_reqs_pipe1_write_V_rw_empty_n;
wire    wr_reqs_pipe1_write_V_sector_off_full_n;
wire   [31:0] wr_reqs_pipe1_write_V_sector_off_dout;
wire    wr_reqs_pipe1_write_V_sector_off_empty_n;
wire    wr_reqs_pipe1_write_V_sector_num_full_n;
wire   [31:0] wr_reqs_pipe1_write_V_sector_num_dout;
wire    wr_reqs_pipe1_write_V_sector_num_empty_n;
wire    wr_reqs_pipe1_write_V_tag_full_n;
wire   [31:0] wr_reqs_pipe1_write_V_tag_dout;
wire    wr_reqs_pipe1_write_V_tag_empty_n;
wire   [0:0] wr_reqs_pipe1_write_V_rw_din;
wire    wr_reqs_pipe1_write_V_rw_full_n;
wire   [0:0] wr_reqs_pipe1_write_V_rw_dout;
wire    wr_reqs_pipe1_write_V_rw_empty_n;
wire   [0:0] rd_data_valid_pipe1_write_V_din;
wire    rd_data_valid_pipe1_write_V_full_n;
wire   [0:0] rd_data_valid_pipe1_write_V_dout;
wire    rd_data_valid_pipe1_write_V_empty_n;
wire   [0:0] wr_data_valid_pipe1_write_V_din;
wire    wr_data_valid_pipe1_write_V_full_n;
wire   [0:0] wr_data_valid_pipe1_write_V_dout;
wire    wr_data_valid_pipe1_write_V_empty_n;
wire   [0:0] data_pipe2_V_last_din;
wire    data_pipe2_V_last_full_n;
wire   [0:0] data_pipe2_V_last_dout;
wire    data_pipe2_V_last_empty_n;
wire    data_pipe2_V_data_V_full_n;
wire   [511:0] data_pipe2_V_data_V_dout;
wire    data_pipe2_V_data_V_empty_n;
wire   [0:0] host_dram_write_req_data_V_last_din;
wire    host_dram_write_req_data_V_last_full_n;
wire   [0:0] host_dram_write_req_data_V_last_dout;
wire    host_dram_write_req_data_V_last_empty_n;
wire    host_dram_write_req_data_V_data_V_full_n;
wire   [511:0] host_dram_write_req_data_V_data_V_dout;
wire    host_dram_write_req_data_V_data_V_empty_n;
wire    rd_reqs_pipe2_read_V_sector_off_full_n;
wire   [31:0] rd_reqs_pipe2_read_V_sector_off_dout;
wire    rd_reqs_pipe2_read_V_sector_off_empty_n;
wire    rd_reqs_pipe2_read_V_sector_num_full_n;
wire   [31:0] rd_reqs_pipe2_read_V_sector_num_dout;
wire    rd_reqs_pipe2_read_V_sector_num_empty_n;
wire    rd_reqs_pipe2_read_V_tag_full_n;
wire   [31:0] rd_reqs_pipe2_read_V_tag_dout;
wire    rd_reqs_pipe2_read_V_tag_empty_n;
wire   [0:0] rd_reqs_pipe2_read_V_rw_din;
wire    rd_reqs_pipe2_read_V_rw_full_n;
wire   [0:0] rd_reqs_pipe2_read_V_rw_dout;
wire    rd_reqs_pipe2_read_V_rw_empty_n;
wire    wr_reqs_pipe2_read_V_sector_off_full_n;
wire   [31:0] wr_reqs_pipe2_read_V_sector_off_dout;
wire    wr_reqs_pipe2_read_V_sector_off_empty_n;
wire    wr_reqs_pipe2_read_V_sector_num_full_n;
wire   [31:0] wr_reqs_pipe2_read_V_sector_num_dout;
wire    wr_reqs_pipe2_read_V_sector_num_empty_n;
wire    wr_reqs_pipe2_read_V_tag_full_n;
wire   [31:0] wr_reqs_pipe2_read_V_tag_dout;
wire    wr_reqs_pipe2_read_V_tag_empty_n;
wire   [0:0] wr_reqs_pipe2_read_V_rw_din;
wire    wr_reqs_pipe2_read_V_rw_full_n;
wire   [0:0] wr_reqs_pipe2_read_V_rw_dout;
wire    wr_reqs_pipe2_read_V_rw_empty_n;
wire   [0:0] rd_data_valid_pipe2_read_V_din;
wire    rd_data_valid_pipe2_read_V_full_n;
wire   [0:0] rd_data_valid_pipe2_read_V_dout;
wire    rd_data_valid_pipe2_read_V_empty_n;
wire   [0:0] wr_data_valid_pipe2_read_V_din;
wire    wr_data_valid_pipe2_read_V_full_n;
wire   [0:0] wr_data_valid_pipe2_read_V_dout;
wire    wr_data_valid_pipe2_read_V_empty_n;
wire    rd_kbuf_addr_pipe2_read_V_full_n;
wire   [63:0] rd_kbuf_addr_pipe2_read_V_dout;
wire    rd_kbuf_addr_pipe2_read_V_empty_n;
wire    wr_kbuf_addr_pipe2_read_V_full_n;
wire   [63:0] wr_kbuf_addr_pipe2_read_V_dout;
wire    wr_kbuf_addr_pipe2_read_V_empty_n;
wire    host_data_pcie_write_req_apply_V_num_full_n;
wire   [7:0] host_data_pcie_write_req_apply_V_num_dout;
wire    host_data_pcie_write_req_apply_V_num_empty_n;
wire    host_data_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] host_data_pcie_write_req_apply_V_addr_dout;
wire    host_data_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] host_data_pcie_write_req_data_V_last_din;
wire    host_data_pcie_write_req_data_V_last_full_n;
wire   [0:0] host_data_pcie_write_req_data_V_last_dout;
wire    host_data_pcie_write_req_data_V_last_empty_n;
wire    host_data_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] host_data_pcie_write_req_data_V_data_V_dout;
wire    host_data_pcie_write_req_data_V_data_V_empty_n;
wire    host_rdcmd_fin_pcie_write_req_apply_V_num_full_n;
wire   [7:0] host_rdcmd_fin_pcie_write_req_apply_V_num_dout;
wire    host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n;
wire    host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] host_rdcmd_fin_pcie_write_req_apply_V_addr_dout;
wire    host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] host_rdcmd_fin_pcie_write_req_data_V_last_din;
wire    host_rdcmd_fin_pcie_write_req_data_V_last_full_n;
wire   [0:0] host_rdcmd_fin_pcie_write_req_data_V_last_dout;
wire    host_rdcmd_fin_pcie_write_req_data_V_last_empty_n;
wire    host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] host_rdcmd_fin_pcie_write_req_data_V_data_V_dout;
wire    host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n;
wire    host_dram_write_req_apply_V_num_full_n;
wire   [7:0] host_dram_write_req_apply_V_num_dout;
wire    host_dram_write_req_apply_V_num_empty_n;
wire    host_dram_write_req_apply_V_addr_full_n;
wire   [63:0] host_dram_write_req_apply_V_addr_dout;
wire    host_dram_write_req_apply_V_addr_empty_n;
wire    wrcmd_kbuf_addrs_V_full_n;
wire   [63:0] wrcmd_kbuf_addrs_V_dout;
wire    wrcmd_kbuf_addrs_V_empty_n;
wire   [0:0] before_throttle_pcie_write_req_data_V_last_din;
wire    before_throttle_pcie_write_req_data_V_last_full_n;
wire   [0:0] before_throttle_pcie_write_req_data_V_last_dout;
wire    before_throttle_pcie_write_req_data_V_last_empty_n;
wire    before_throttle_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] before_throttle_pcie_write_req_data_V_data_V_dout;
wire    before_throttle_pcie_write_req_data_V_data_V_empty_n;
wire    before_throttle_pcie_write_req_apply_V_num_full_n;
wire   [7:0] before_throttle_pcie_write_req_apply_V_num_dout;
wire    before_throttle_pcie_write_req_apply_V_num_empty_n;
wire    before_throttle_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] before_throttle_pcie_write_req_apply_V_addr_dout;
wire    before_throttle_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] host_wrcmd_fin_pcie_write_req_data_V_last_din;
wire    host_wrcmd_fin_pcie_write_req_data_V_last_full_n;
wire   [0:0] host_wrcmd_fin_pcie_write_req_data_V_last_dout;
wire    host_wrcmd_fin_pcie_write_req_data_V_last_empty_n;
wire    host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] host_wrcmd_fin_pcie_write_req_data_V_data_V_dout;
wire    host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n;
wire    host_wrcmd_fin_pcie_write_req_apply_V_num_full_n;
wire   [7:0] host_wrcmd_fin_pcie_write_req_apply_V_num_dout;
wire    host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n;
wire    host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] host_wrcmd_fin_pcie_write_req_apply_V_addr_dout;
wire    host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] read_mode_device_pcie_write_req_data_V_last_din;
wire    read_mode_device_pcie_write_req_data_V_last_full_n;
wire   [0:0] read_mode_device_pcie_write_req_data_V_last_dout;
wire    read_mode_device_pcie_write_req_data_V_last_empty_n;
wire    read_mode_device_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] read_mode_device_pcie_write_req_data_V_data_V_dout;
wire    read_mode_device_pcie_write_req_data_V_data_V_empty_n;
wire    read_mode_device_pcie_write_req_apply_V_num_full_n;
wire   [7:0] read_mode_device_pcie_write_req_apply_V_num_dout;
wire    read_mode_device_pcie_write_req_apply_V_num_empty_n;
wire    read_mode_device_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] read_mode_device_pcie_write_req_apply_V_addr_dout;
wire    read_mode_device_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] write_mode_device_pcie_write_req_data_V_last_din;
wire    write_mode_device_pcie_write_req_data_V_last_full_n;
wire   [0:0] write_mode_device_pcie_write_req_data_V_last_dout;
wire    write_mode_device_pcie_write_req_data_V_last_empty_n;
wire    write_mode_device_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] write_mode_device_pcie_write_req_data_V_data_V_dout;
wire    write_mode_device_pcie_write_req_data_V_data_V_empty_n;
wire    write_mode_device_pcie_write_req_apply_V_num_full_n;
wire   [7:0] write_mode_device_pcie_write_req_apply_V_num_dout;
wire    write_mode_device_pcie_write_req_apply_V_num_empty_n;
wire    write_mode_device_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] write_mode_device_pcie_write_req_apply_V_addr_dout;
wire    write_mode_device_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramA_write_req_data_V_last_din;
wire    cosim_dramA_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramA_write_req_data_V_last_dout;
wire    cosim_dramA_write_req_data_V_last_empty_n;
wire    cosim_dramA_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramA_write_req_data_V_data_V_dout;
wire    cosim_dramA_write_req_data_V_data_V_empty_n;
wire    cosim_dramA_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramA_write_req_apply_V_num_dout;
wire    cosim_dramA_write_req_apply_V_num_empty_n;
wire    cosim_dramA_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramA_write_req_apply_V_addr_dout;
wire    cosim_dramA_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramB_write_req_data_V_last_din;
wire    cosim_dramB_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramB_write_req_data_V_last_dout;
wire    cosim_dramB_write_req_data_V_last_empty_n;
wire    cosim_dramB_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramB_write_req_data_V_data_V_dout;
wire    cosim_dramB_write_req_data_V_data_V_empty_n;
wire    cosim_dramB_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramB_write_req_apply_V_num_dout;
wire    cosim_dramB_write_req_apply_V_num_empty_n;
wire    cosim_dramB_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramB_write_req_apply_V_addr_dout;
wire    cosim_dramB_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramC_write_req_data_V_last_din;
wire    cosim_dramC_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramC_write_req_data_V_last_dout;
wire    cosim_dramC_write_req_data_V_last_empty_n;
wire    cosim_dramC_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramC_write_req_data_V_data_V_dout;
wire    cosim_dramC_write_req_data_V_data_V_empty_n;
wire    cosim_dramC_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramC_write_req_apply_V_num_dout;
wire    cosim_dramC_write_req_apply_V_num_empty_n;
wire    cosim_dramC_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramC_write_req_apply_V_addr_dout;
wire    cosim_dramC_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramD_write_req_data_V_last_din;
wire    cosim_dramD_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramD_write_req_data_V_last_dout;
wire    cosim_dramD_write_req_data_V_last_empty_n;
wire    cosim_dramD_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramD_write_req_data_V_data_V_dout;
wire    cosim_dramD_write_req_data_V_data_V_empty_n;
wire    cosim_dramD_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramD_write_req_apply_V_num_dout;
wire    cosim_dramD_write_req_apply_V_num_empty_n;
wire    cosim_dramD_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramD_write_req_apply_V_addr_dout;
wire    cosim_dramD_write_req_apply_V_addr_empty_n;
wire    after_delay_host_dram_read_req_V_num_full_n;
wire   [7:0] after_delay_host_dram_read_req_V_num_dout;
wire    after_delay_host_dram_read_req_V_num_empty_n;
wire    after_delay_host_dram_read_req_V_addr_full_n;
wire   [63:0] after_delay_host_dram_read_req_V_addr_dout;
wire    after_delay_host_dram_read_req_V_addr_empty_n;
wire    after_delay_device_dram_read_req_V_num_full_n;
wire   [7:0] after_delay_device_dram_read_req_V_num_dout;
wire    after_delay_device_dram_read_req_V_num_empty_n;
wire    after_delay_device_dram_read_req_V_addr_full_n;
wire   [63:0] after_delay_device_dram_read_req_V_addr_dout;
wire    after_delay_device_dram_read_req_V_addr_empty_n;
wire    after_delay_unified_dram_read_req_V_num_full_n;
wire   [7:0] after_delay_unified_dram_read_req_V_num_dout;
wire    after_delay_unified_dram_read_req_V_num_empty_n;
wire    after_delay_unified_dram_read_req_V_addr_full_n;
wire   [63:0] after_delay_unified_dram_read_req_V_addr_dout;
wire    after_delay_unified_dram_read_req_V_addr_empty_n;
wire   [0:0] release_device_dram_resp_buf_flits_V_din;
wire    release_device_dram_resp_buf_flits_V_full_n;
wire   [0:0] release_device_dram_resp_buf_flits_V_dout;
wire    release_device_dram_resp_buf_flits_V_empty_n;
wire   [0:0] dram_read_context_V_din;
wire    dram_read_context_V_full_n;
wire   [0:0] dram_read_context_V_dout;
wire    dram_read_context_V_empty_n;
wire   [0:0] device_dram_read_resp_V_last_din;
wire    device_dram_read_resp_V_last_full_n;
wire   [0:0] device_dram_read_resp_V_last_dout;
wire    device_dram_read_resp_V_last_empty_n;
wire    device_dram_read_resp_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_V_data_V_dout;
wire    device_dram_read_resp_V_data_V_empty_n;
wire   [0:0] after_throttle_unified_dram_read_resp_V_last_din;
wire    after_throttle_unified_dram_read_resp_V_last_full_n;
wire   [0:0] after_throttle_unified_dram_read_resp_V_last_dout;
wire    after_throttle_unified_dram_read_resp_V_last_empty_n;
wire    after_throttle_unified_dram_read_resp_V_data_V_full_n;
wire   [511:0] after_throttle_unified_dram_read_resp_V_data_V_dout;
wire    after_throttle_unified_dram_read_resp_V_data_V_empty_n;
wire   [0:0] before_throttle_unified_dram_read_resp_V_last_din;
wire    before_throttle_unified_dram_read_resp_V_last_full_n;
wire   [0:0] before_throttle_unified_dram_read_resp_V_last_dout;
wire    before_throttle_unified_dram_read_resp_V_last_empty_n;
wire    before_throttle_unified_dram_read_resp_V_data_V_full_n;
wire   [511:0] before_throttle_unified_dram_read_resp_V_data_V_dout;
wire    before_throttle_unified_dram_read_resp_V_data_V_empty_n;
wire   [0:0] after_mux_dram_write_req_data_V_last_din;
wire    after_mux_dram_write_req_data_V_last_full_n;
wire   [0:0] after_mux_dram_write_req_data_V_last_dout;
wire    after_mux_dram_write_req_data_V_last_empty_n;
wire    after_mux_dram_write_req_data_V_data_V_full_n;
wire   [511:0] after_mux_dram_write_req_data_V_data_V_dout;
wire    after_mux_dram_write_req_data_V_data_V_empty_n;
wire    after_mux_dram_write_req_apply_V_num_full_n;
wire   [7:0] after_mux_dram_write_req_apply_V_num_dout;
wire    after_mux_dram_write_req_apply_V_num_empty_n;
wire    after_mux_dram_write_req_apply_V_addr_full_n;
wire   [63:0] after_mux_dram_write_req_apply_V_addr_dout;
wire    after_mux_dram_write_req_apply_V_addr_empty_n;
wire   [0:0] before_delay_dram_write_req_data_V_last_din;
wire    before_delay_dram_write_req_data_V_last_full_n;
wire   [0:0] before_delay_dram_write_req_data_V_last_dout;
wire    before_delay_dram_write_req_data_V_last_empty_n;
wire    before_delay_dram_write_req_data_V_data_V_full_n;
wire   [511:0] before_delay_dram_write_req_data_V_data_V_dout;
wire    before_delay_dram_write_req_data_V_data_V_empty_n;
wire    before_delay_dram_write_req_apply_with_time_V_req_apply_num_full_n;
wire   [7:0] before_delay_dram_write_req_apply_with_time_V_req_apply_num_dout;
wire    before_delay_dram_write_req_apply_with_time_V_req_apply_num_empty_n;
wire    before_delay_dram_write_req_apply_with_time_V_req_apply_addr_full_n;
wire   [63:0] before_delay_dram_write_req_apply_with_time_V_req_apply_addr_dout;
wire    before_delay_dram_write_req_apply_with_time_V_req_apply_addr_empty_n;
wire    before_delay_dram_write_req_apply_with_time_V_time_full_n;
wire   [63:0] before_delay_dram_write_req_apply_with_time_V_time_dout;
wire    before_delay_dram_write_req_apply_with_time_V_time_empty_n;
wire   [0:0] before_throttle_unified_dram_write_req_data_V_last_din;
wire    before_throttle_unified_dram_write_req_data_V_last_full_n;
wire   [0:0] before_throttle_unified_dram_write_req_data_V_last_dout;
wire    before_throttle_unified_dram_write_req_data_V_last_empty_n;
wire    before_throttle_unified_dram_write_req_data_V_data_V_full_n;
wire   [511:0] before_throttle_unified_dram_write_req_data_V_data_V_dout;
wire    before_throttle_unified_dram_write_req_data_V_data_V_empty_n;
wire    before_throttle_unified_dram_write_req_apply_V_num_full_n;
wire   [7:0] before_throttle_unified_dram_write_req_apply_V_num_dout;
wire    before_throttle_unified_dram_write_req_apply_V_num_empty_n;
wire    before_throttle_unified_dram_write_req_apply_V_addr_full_n;
wire   [63:0] before_throttle_unified_dram_write_req_apply_V_addr_dout;
wire    before_throttle_unified_dram_write_req_apply_V_addr_empty_n;
wire   [0:0] after_throttle_unified_dram_write_req_data_V_last_din;
wire    after_throttle_unified_dram_write_req_data_V_last_full_n;
wire   [0:0] after_throttle_unified_dram_write_req_data_V_last_dout;
wire    after_throttle_unified_dram_write_req_data_V_last_empty_n;
wire    after_throttle_unified_dram_write_req_data_V_data_V_full_n;
wire   [511:0] after_throttle_unified_dram_write_req_data_V_data_V_dout;
wire    after_throttle_unified_dram_write_req_data_V_data_V_empty_n;
wire    after_throttle_unified_dram_write_req_apply_V_num_full_n;
wire   [7:0] after_throttle_unified_dram_write_req_apply_V_num_dout;
wire    after_throttle_unified_dram_write_req_apply_V_num_empty_n;
wire    after_throttle_unified_dram_write_req_apply_V_addr_full_n;
wire   [63:0] after_throttle_unified_dram_write_req_apply_V_addr_dout;
wire    after_throttle_unified_dram_write_req_apply_V_addr_empty_n;
wire    before_delay_host_dram_read_req_with_time_V_req_num_full_n;
wire   [7:0] before_delay_host_dram_read_req_with_time_V_req_num_dout;
wire    before_delay_host_dram_read_req_with_time_V_req_num_empty_n;
wire    before_delay_host_dram_read_req_with_time_V_req_addr_full_n;
wire   [63:0] before_delay_host_dram_read_req_with_time_V_req_addr_dout;
wire    before_delay_host_dram_read_req_with_time_V_req_addr_empty_n;
wire    before_delay_host_dram_read_req_with_time_V_time_full_n;
wire   [63:0] before_delay_host_dram_read_req_with_time_V_time_dout;
wire    before_delay_host_dram_read_req_with_time_V_time_empty_n;
wire    device_dram_read_req_V_num_full_n;
wire   [7:0] device_dram_read_req_V_num_dout;
wire    device_dram_read_req_V_num_empty_n;
wire    device_dram_read_req_V_addr_full_n;
wire   [63:0] device_dram_read_req_V_addr_dout;
wire    device_dram_read_req_V_addr_empty_n;
wire    before_delay_device_dram_read_req_with_time_V_req_num_full_n;
wire   [7:0] before_delay_device_dram_read_req_with_time_V_req_num_dout;
wire    before_delay_device_dram_read_req_with_time_V_req_num_empty_n;
wire    before_delay_device_dram_read_req_with_time_V_req_addr_full_n;
wire   [63:0] before_delay_device_dram_read_req_with_time_V_req_addr_dout;
wire    before_delay_device_dram_read_req_with_time_V_req_addr_empty_n;
wire    before_delay_device_dram_read_req_with_time_V_time_full_n;
wire   [63:0] before_delay_device_dram_read_req_with_time_V_time_dout;
wire    before_delay_device_dram_read_req_with_time_V_time_empty_n;
wire    cosim_dramA_read_req_V_num_full_n;
wire   [7:0] cosim_dramA_read_req_V_num_dout;
wire    cosim_dramA_read_req_V_num_empty_n;
wire    cosim_dramA_read_req_V_addr_full_n;
wire   [63:0] cosim_dramA_read_req_V_addr_dout;
wire    cosim_dramA_read_req_V_addr_empty_n;
wire    cosim_dramB_read_req_V_num_full_n;
wire   [7:0] cosim_dramB_read_req_V_num_dout;
wire    cosim_dramB_read_req_V_num_empty_n;
wire    cosim_dramB_read_req_V_addr_full_n;
wire   [63:0] cosim_dramB_read_req_V_addr_dout;
wire    cosim_dramB_read_req_V_addr_empty_n;
wire    cosim_dramC_read_req_V_num_full_n;
wire   [7:0] cosim_dramC_read_req_V_num_dout;
wire    cosim_dramC_read_req_V_num_empty_n;
wire    cosim_dramC_read_req_V_addr_full_n;
wire   [63:0] cosim_dramC_read_req_V_addr_dout;
wire    cosim_dramC_read_req_V_addr_empty_n;
wire    cosim_dramD_read_req_V_num_full_n;
wire   [7:0] cosim_dramD_read_req_V_num_dout;
wire    cosim_dramD_read_req_V_num_empty_n;
wire    cosim_dramD_read_req_V_addr_full_n;
wire   [63:0] cosim_dramD_read_req_V_addr_dout;
wire    cosim_dramD_read_req_V_addr_empty_n;
wire    unified_dram_dispatcher_write_context_V_bank_id_full_n;
wire   [7:0] unified_dram_dispatcher_write_context_V_bank_id_dout;
wire    unified_dram_dispatcher_write_context_V_bank_id_empty_n;
wire    unified_dram_dispatcher_write_context_V_end_bank_id_full_n;
wire   [7:0] unified_dram_dispatcher_write_context_V_end_bank_id_dout;
wire    unified_dram_dispatcher_write_context_V_end_bank_id_empty_n;
wire    unified_dram_dispatcher_write_context_V_before_boundry_num_full_n;
wire   [31:0] unified_dram_dispatcher_write_context_V_before_boundry_num_dout;
wire    unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n;
wire    unified_dram_dispatcher_write_context_V_cmd_num_full_n;
wire   [31:0] unified_dram_dispatcher_write_context_V_cmd_num_dout;
wire    unified_dram_dispatcher_write_context_V_cmd_num_empty_n;
wire    unified_dram_dispatcher_read_context_V_bank_id_full_n;
wire   [7:0] unified_dram_dispatcher_read_context_V_bank_id_dout;
wire    unified_dram_dispatcher_read_context_V_bank_id_empty_n;
wire    unified_dram_dispatcher_read_context_V_end_bank_id_full_n;
wire   [7:0] unified_dram_dispatcher_read_context_V_end_bank_id_dout;
wire    unified_dram_dispatcher_read_context_V_end_bank_id_empty_n;
wire    unified_dram_dispatcher_read_context_V_cmd_num_full_n;
wire   [31:0] unified_dram_dispatcher_read_context_V_cmd_num_dout;
wire    unified_dram_dispatcher_read_context_V_cmd_num_empty_n;
wire   [0:0] cached_dramA_read_resp_V_last_din;
wire    cached_dramA_read_resp_V_last_full_n;
wire   [0:0] cached_dramA_read_resp_V_last_dout;
wire    cached_dramA_read_resp_V_last_empty_n;
wire    cached_dramA_read_resp_V_data_V_full_n;
wire   [511:0] cached_dramA_read_resp_V_data_V_dout;
wire    cached_dramA_read_resp_V_data_V_empty_n;
wire   [0:0] cached_dramA_write_req_data_V_last_din;
wire    cached_dramA_write_req_data_V_last_full_n;
wire   [0:0] cached_dramA_write_req_data_V_last_dout;
wire    cached_dramA_write_req_data_V_last_empty_n;
wire    cached_dramA_write_req_data_V_data_V_full_n;
wire   [511:0] cached_dramA_write_req_data_V_data_V_dout;
wire    cached_dramA_write_req_data_V_data_V_empty_n;
wire   [0:0] cached_dramB_read_resp_V_last_din;
wire    cached_dramB_read_resp_V_last_full_n;
wire   [0:0] cached_dramB_read_resp_V_last_dout;
wire    cached_dramB_read_resp_V_last_empty_n;
wire    cached_dramB_read_resp_V_data_V_full_n;
wire   [511:0] cached_dramB_read_resp_V_data_V_dout;
wire    cached_dramB_read_resp_V_data_V_empty_n;
wire   [0:0] cached_dramB_write_req_data_V_last_din;
wire    cached_dramB_write_req_data_V_last_full_n;
wire   [0:0] cached_dramB_write_req_data_V_last_dout;
wire    cached_dramB_write_req_data_V_last_empty_n;
wire    cached_dramB_write_req_data_V_data_V_full_n;
wire   [511:0] cached_dramB_write_req_data_V_data_V_dout;
wire    cached_dramB_write_req_data_V_data_V_empty_n;
wire   [0:0] cached_dramC_read_resp_V_last_din;
wire    cached_dramC_read_resp_V_last_full_n;
wire   [0:0] cached_dramC_read_resp_V_last_dout;
wire    cached_dramC_read_resp_V_last_empty_n;
wire    cached_dramC_read_resp_V_data_V_full_n;
wire   [511:0] cached_dramC_read_resp_V_data_V_dout;
wire    cached_dramC_read_resp_V_data_V_empty_n;
wire   [0:0] cached_dramC_write_req_data_V_last_din;
wire    cached_dramC_write_req_data_V_last_full_n;
wire   [0:0] cached_dramC_write_req_data_V_last_dout;
wire    cached_dramC_write_req_data_V_last_empty_n;
wire    cached_dramC_write_req_data_V_data_V_full_n;
wire   [511:0] cached_dramC_write_req_data_V_data_V_dout;
wire    cached_dramC_write_req_data_V_data_V_empty_n;
wire   [0:0] cached_dramD_read_resp_V_last_din;
wire    cached_dramD_read_resp_V_last_full_n;
wire   [0:0] cached_dramD_read_resp_V_last_dout;
wire    cached_dramD_read_resp_V_last_empty_n;
wire    cached_dramD_read_resp_V_data_V_full_n;
wire   [511:0] cached_dramD_read_resp_V_data_V_dout;
wire    cached_dramD_read_resp_V_data_V_empty_n;
wire   [0:0] cached_dramD_write_req_data_V_last_din;
wire    cached_dramD_write_req_data_V_last_full_n;
wire   [0:0] cached_dramD_write_req_data_V_last_dout;
wire    cached_dramD_write_req_data_V_last_empty_n;
wire    cached_dramD_write_req_data_V_data_V_full_n;
wire   [511:0] cached_dramD_write_req_data_V_data_V_dout;
wire    cached_dramD_write_req_data_V_data_V_empty_n;
wire    read_mode_app_input_data_V_data_V_full_n;
wire   [511:0] read_mode_app_input_data_V_data_V_dout;
wire    read_mode_app_input_data_V_data_V_empty_n;
wire    read_mode_app_input_data_V_len_full_n;
wire   [15:0] read_mode_app_input_data_V_len_dout;
wire    read_mode_app_input_data_V_len_empty_n;
wire   [0:0] read_mode_app_input_data_V_eop_din;
wire    read_mode_app_input_data_V_eop_full_n;
wire   [0:0] read_mode_app_input_data_V_eop_dout;
wire    read_mode_app_input_data_V_eop_empty_n;
wire   [0:0] reset_read_mode_dram_helper_app_V_din;
wire    reset_read_mode_dram_helper_app_V_full_n;
wire   [0:0] reset_read_mode_dram_helper_app_V_dout;
wire    reset_read_mode_dram_helper_app_V_empty_n;
wire    app_output_data_splitted_V_data_V_full_n;
wire   [511:0] app_output_data_splitted_V_data_V_dout;
wire    app_output_data_splitted_V_data_V_empty_n;
wire    app_output_data_splitted_V_len_full_n;
wire   [15:0] app_output_data_splitted_V_len_dout;
wire    app_output_data_splitted_V_len_empty_n;
wire   [0:0] app_output_data_splitted_V_eop_din;
wire    app_output_data_splitted_V_eop_full_n;
wire   [0:0] app_output_data_splitted_V_eop_dout;
wire    app_output_data_splitted_V_eop_empty_n;
wire    app_output_data_meta_V_num_full_n;
wire   [31:0] app_output_data_meta_V_num_dout;
wire    app_output_data_meta_V_num_empty_n;
wire   [0:0] app_output_data_meta_V_eop_din;
wire    app_output_data_meta_V_eop_full_n;
wire   [0:0] app_output_data_meta_V_eop_dout;
wire    app_output_data_meta_V_eop_empty_n;
wire   [0:0] reset_read_mode_pcie_helper_app_V_din;
wire    reset_read_mode_pcie_helper_app_V_full_n;
wire   [0:0] reset_read_mode_pcie_helper_app_V_dout;
wire    reset_read_mode_pcie_helper_app_V_empty_n;
wire    read_mode_app_output_data_V_data_V_full_n;
wire   [511:0] read_mode_app_output_data_V_data_V_dout;
wire    read_mode_app_output_data_V_data_V_empty_n;
wire    read_mode_app_output_data_V_len_full_n;
wire   [15:0] read_mode_app_output_data_V_len_dout;
wire    read_mode_app_output_data_V_len_empty_n;
wire   [0:0] read_mode_app_output_data_V_eop_din;
wire    read_mode_app_output_data_V_eop_full_n;
wire   [0:0] read_mode_app_output_data_V_eop_dout;
wire    read_mode_app_output_data_V_eop_empty_n;
wire   [0:0] reset_pcie_data_splitter_app_V_din;
wire    reset_pcie_data_splitter_app_V_full_n;
wire   [0:0] reset_pcie_data_splitter_app_V_dout;
wire    reset_pcie_data_splitter_app_V_empty_n;
wire    device_pcie_read_req_V_num_full_n;
wire   [7:0] device_pcie_read_req_V_num_dout;
wire    device_pcie_read_req_V_num_empty_n;
wire    device_pcie_read_req_V_addr_full_n;
wire   [63:0] device_pcie_read_req_V_addr_dout;
wire    device_pcie_read_req_V_addr_empty_n;
wire    pcie_read_mux_context_V_full_n;
wire   [7:0] pcie_read_mux_context_V_dout;
wire    pcie_read_mux_context_V_empty_n;
wire   [0:0] device_after_throttle_pcie_read_resp_V_last_din;
wire    device_after_throttle_pcie_read_resp_V_last_full_n;
wire   [0:0] device_after_throttle_pcie_read_resp_V_last_dout;
wire    device_after_throttle_pcie_read_resp_V_last_empty_n;
wire    device_after_throttle_pcie_read_resp_V_data_V_full_n;
wire   [511:0] device_after_throttle_pcie_read_resp_V_data_V_dout;
wire    device_after_throttle_pcie_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramA_read_resp_V_last_din;
wire    cosim_dramA_read_resp_V_last_full_n;
wire   [0:0] cosim_dramA_read_resp_V_last_dout;
wire    cosim_dramA_read_resp_V_last_empty_n;
wire    cosim_dramA_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramA_read_resp_V_data_V_dout;
wire    cosim_dramA_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramB_read_resp_V_last_din;
wire    cosim_dramB_read_resp_V_last_full_n;
wire   [0:0] cosim_dramB_read_resp_V_last_dout;
wire    cosim_dramB_read_resp_V_last_empty_n;
wire    cosim_dramB_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramB_read_resp_V_data_V_dout;
wire    cosim_dramB_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramC_read_resp_V_last_din;
wire    cosim_dramC_read_resp_V_last_full_n;
wire   [0:0] cosim_dramC_read_resp_V_last_dout;
wire    cosim_dramC_read_resp_V_last_empty_n;
wire    cosim_dramC_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramC_read_resp_V_data_V_dout;
wire    cosim_dramC_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramD_read_resp_V_last_din;
wire    cosim_dramD_read_resp_V_last_full_n;
wire   [0:0] cosim_dramD_read_resp_V_last_dout;
wire    cosim_dramD_read_resp_V_last_empty_n;
wire    cosim_dramD_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramD_read_resp_V_data_V_dout;
wire    cosim_dramD_read_resp_V_data_V_empty_n;
wire    pre_merged_write_mode_app_input_data_V_data_V_full_n;
wire   [511:0] pre_merged_write_mode_app_input_data_V_data_V_dout;
wire    pre_merged_write_mode_app_input_data_V_data_V_empty_n;
wire    pre_merged_write_mode_app_input_data_V_len_full_n;
wire   [15:0] pre_merged_write_mode_app_input_data_V_len_dout;
wire    pre_merged_write_mode_app_input_data_V_len_empty_n;
wire   [0:0] pre_merged_write_mode_app_input_data_V_eop_din;
wire    pre_merged_write_mode_app_input_data_V_eop_full_n;
wire   [0:0] pre_merged_write_mode_app_input_data_V_eop_dout;
wire    pre_merged_write_mode_app_input_data_V_eop_empty_n;
wire    write_mode_app_input_data_V_data_V_full_n;
wire   [511:0] write_mode_app_input_data_V_data_V_dout;
wire    write_mode_app_input_data_V_data_V_empty_n;
wire    write_mode_app_input_data_V_len_full_n;
wire   [15:0] write_mode_app_input_data_V_len_dout;
wire    write_mode_app_input_data_V_len_empty_n;
wire   [0:0] write_mode_app_input_data_V_eop_din;
wire    write_mode_app_input_data_V_eop_full_n;
wire   [0:0] write_mode_app_input_data_V_eop_dout;
wire    write_mode_app_input_data_V_eop_empty_n;
wire   [0:0] reset_app_input_data_merger_V_din;
wire    reset_app_input_data_merger_V_full_n;
wire   [0:0] reset_app_input_data_merger_V_dout;
wire    reset_app_input_data_merger_V_empty_n;
wire    device_dram_write_req_apply_V_num_full_n;
wire   [7:0] device_dram_write_req_apply_V_num_dout;
wire    device_dram_write_req_apply_V_num_empty_n;
wire    device_dram_write_req_apply_V_addr_full_n;
wire   [63:0] device_dram_write_req_apply_V_addr_dout;
wire    device_dram_write_req_apply_V_addr_empty_n;
wire   [0:0] device_dram_write_req_data_V_last_din;
wire    device_dram_write_req_data_V_last_full_n;
wire   [0:0] device_dram_write_req_data_V_last_dout;
wire    device_dram_write_req_data_V_last_empty_n;
wire    device_dram_write_req_data_V_data_V_full_n;
wire   [511:0] device_dram_write_req_data_V_data_V_dout;
wire    device_dram_write_req_data_V_data_V_empty_n;
wire    app_input_data_V_data_V_full_n;
wire   [511:0] app_input_data_V_data_V_dout;
wire    app_input_data_V_data_V_empty_n;
wire    app_input_data_V_len_full_n;
wire   [15:0] app_input_data_V_len_dout;
wire    app_input_data_V_len_empty_n;
wire   [0:0] app_input_data_V_eop_din;
wire    app_input_data_V_eop_full_n;
wire   [0:0] app_input_data_V_eop_dout;
wire    app_input_data_V_eop_empty_n;
wire   [0:0] reset_app_input_data_mux_V_din;
wire    reset_app_input_data_mux_V_full_n;
wire   [0:0] reset_app_input_data_mux_V_dout;
wire    reset_app_input_data_mux_V_empty_n;
wire    app_output_data_V_data_V_full_n;
wire   [511:0] app_output_data_V_data_V_dout;
wire    app_output_data_V_data_V_empty_n;
wire    app_output_data_V_len_full_n;
wire   [15:0] app_output_data_V_len_dout;
wire    app_output_data_V_len_empty_n;
wire   [0:0] app_output_data_V_eop_din;
wire    app_output_data_V_eop_full_n;
wire   [0:0] app_output_data_V_eop_dout;
wire    app_output_data_V_eop_empty_n;
wire    write_mode_app_output_data_V_data_V_full_n;
wire   [511:0] write_mode_app_output_data_V_data_V_dout;
wire    write_mode_app_output_data_V_data_V_empty_n;
wire    write_mode_app_output_data_V_len_full_n;
wire   [15:0] write_mode_app_output_data_V_len_dout;
wire    write_mode_app_output_data_V_len_empty_n;
wire   [0:0] write_mode_app_output_data_V_eop_din;
wire    write_mode_app_output_data_V_eop_full_n;
wire   [0:0] write_mode_app_output_data_V_eop_dout;
wire    write_mode_app_output_data_V_eop_empty_n;
wire   [0:0] reset_app_output_data_demux_V_din;
wire    reset_app_output_data_demux_V_full_n;
wire   [0:0] reset_app_output_data_demux_V_dout;
wire    reset_app_output_data_demux_V_empty_n;
wire    buffered_device_pcie_read_req_context_V_len_full_n;
wire   [15:0] buffered_device_pcie_read_req_context_V_len_dout;
wire    buffered_device_pcie_read_req_context_V_len_empty_n;
wire   [0:0] buffered_device_pcie_read_req_context_V_last_din;
wire    buffered_device_pcie_read_req_context_V_last_full_n;
wire   [0:0] buffered_device_pcie_read_req_context_V_last_dout;
wire    buffered_device_pcie_read_req_context_V_last_empty_n;
wire    buffered_device_pcie_read_req_context_V_metadata_addr_full_n;
wire   [63:0] buffered_device_pcie_read_req_context_V_metadata_addr_dout;
wire    buffered_device_pcie_read_req_context_V_metadata_addr_empty_n;
wire   [0:0] buffered_device_pcie_read_resp_V_last_din;
wire    buffered_device_pcie_read_resp_V_last_full_n;
wire   [0:0] buffered_device_pcie_read_resp_V_last_dout;
wire    buffered_device_pcie_read_resp_V_last_empty_n;
wire    buffered_device_pcie_read_resp_V_data_V_full_n;
wire   [511:0] buffered_device_pcie_read_resp_V_data_V_dout;
wire    buffered_device_pcie_read_resp_V_data_V_empty_n;
wire   [0:0] release_buffered_device_pcie_read_resp_V_din;
wire    release_buffered_device_pcie_read_resp_V_full_n;
wire   [0:0] release_buffered_device_pcie_read_resp_V_dout;
wire    release_buffered_device_pcie_read_resp_V_empty_n;
wire   [0:0] reset_write_mode_pcie_helper_app_V_din;
wire    reset_write_mode_pcie_helper_app_V_full_n;
wire   [0:0] reset_write_mode_pcie_helper_app_V_dout;
wire    reset_write_mode_pcie_helper_app_V_empty_n;
wire   [0:0] reset_write_mode_pre_merged_app_input_data_forwarder_V_din;
wire    reset_write_mode_pre_merged_app_input_data_forwarder_V_full_n;
wire   [0:0] reset_write_mode_pre_merged_app_input_data_forwarder_V_dout;
wire    reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n;
wire    cached_write_mode_app_output_data_V_data_V_full_n;
wire   [511:0] cached_write_mode_app_output_data_V_data_V_dout;
wire    cached_write_mode_app_output_data_V_data_V_empty_n;
wire    cached_write_mode_app_output_data_V_len_full_n;
wire   [15:0] cached_write_mode_app_output_data_V_len_dout;
wire    cached_write_mode_app_output_data_V_len_empty_n;
wire   [0:0] cached_write_mode_app_output_data_V_eop_din;
wire    cached_write_mode_app_output_data_V_eop_full_n;
wire   [0:0] cached_write_mode_app_output_data_V_eop_dout;
wire    cached_write_mode_app_output_data_V_eop_empty_n;
wire    cached_device_dram_write_req_apply_V_num_full_n;
wire   [7:0] cached_device_dram_write_req_apply_V_num_dout;
wire    cached_device_dram_write_req_apply_V_num_empty_n;
wire    cached_device_dram_write_req_apply_V_addr_full_n;
wire   [63:0] cached_device_dram_write_req_apply_V_addr_dout;
wire    cached_device_dram_write_req_apply_V_addr_empty_n;
wire   [0:0] reset_write_mode_app_output_data_caching_V_din;
wire    reset_write_mode_app_output_data_caching_V_full_n;
wire   [0:0] reset_write_mode_app_output_data_caching_V_dout;
wire    reset_write_mode_app_output_data_caching_V_empty_n;
wire   [0:0] reset_write_mode_dram_helper_app_V_din;
wire    reset_write_mode_dram_helper_app_V_full_n;
wire   [0:0] reset_write_mode_dram_helper_app_V_dout;
wire    reset_write_mode_dram_helper_app_V_empty_n;
wire   [0:0] reset_app_stencil_V_din;
wire    reset_app_stencil_V_full_n;
wire   [0:0] reset_app_stencil_V_dout;
wire    reset_app_stencil_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_poke_handler_U0_ap_ready;
wire    ap_sync_poke_handler_U0_ap_ready;
reg   [1:0] poke_handler_U0_ap_ready_count;
reg    ap_sync_reg_peek_handler_U0_ap_ready;
wire    ap_sync_peek_handler_U0_ap_ready;
reg   [1:0] peek_handler_U0_ap_ready_count;
reg    ap_sync_reg_pcie_read_resp_passer_U0_ap_ready;
wire    ap_sync_pcie_read_resp_passer_U0_ap_ready;
reg   [1:0] pcie_read_resp_passer_U0_ap_ready_count;
wire   [0:0] start_for_pcie_read_throttle_unit_U0_din;
wire    start_for_pcie_read_throttle_unit_U0_full_n;
wire   [0:0] start_for_pcie_read_throttle_unit_U0_dout;
wire    start_for_pcie_read_throttle_unit_U0_empty_n;
wire   [0:0] start_for_pipe0_data_handler_U0_din;
wire    start_for_pipe0_data_handler_U0_full_n;
wire   [0:0] start_for_pipe0_data_handler_U0_dout;
wire    start_for_pipe0_data_handler_U0_empty_n;
wire   [0:0] start_for_pcie_write_throttle_unit_U0_din;
wire    start_for_pcie_write_throttle_unit_U0_full_n;
wire   [0:0] start_for_pcie_write_throttle_unit_U0_dout;
wire    start_for_pcie_write_throttle_unit_U0_empty_n;
wire   [0:0] start_for_dram_read_throttle_unit_U0_din;
wire    start_for_dram_read_throttle_unit_U0_full_n;
wire   [0:0] start_for_dram_read_throttle_unit_U0_dout;
wire    start_for_dram_read_throttle_unit_U0_empty_n;
wire   [0:0] start_for_dram_write_delay_unit_U0_din;
wire    start_for_dram_write_delay_unit_U0_full_n;
wire   [0:0] start_for_dram_write_delay_unit_U0_dout;
wire    start_for_dram_write_delay_unit_U0_empty_n;
wire   [0:0] start_for_dram_write_throttle_unit_U0_din;
wire    start_for_dram_write_throttle_unit_U0_full_n;
wire   [0:0] start_for_dram_write_throttle_unit_U0_dout;
wire    start_for_dram_write_throttle_unit_U0_empty_n;
wire   [0:0] start_for_dram_read_delay_unit_U0_din;
wire    start_for_dram_read_delay_unit_U0_full_n;
wire   [0:0] start_for_dram_read_delay_unit_U0_dout;
wire    start_for_dram_read_delay_unit_U0_empty_n;
wire   [0:0] start_for_read_mode_dram_helper_app_U0_din;
wire    start_for_read_mode_dram_helper_app_U0_full_n;
wire   [0:0] start_for_read_mode_dram_helper_app_U0_dout;
wire    start_for_read_mode_dram_helper_app_U0_empty_n;
wire   [0:0] start_for_read_mode_pcie_helper_app_U0_din;
wire    start_for_read_mode_pcie_helper_app_U0_full_n;
wire   [0:0] start_for_read_mode_pcie_helper_app_U0_dout;
wire    start_for_read_mode_pcie_helper_app_U0_empty_n;
wire   [0:0] start_for_app_output_data_demux_U0_din;
wire    start_for_app_output_data_demux_U0_full_n;
wire   [0:0] start_for_app_output_data_demux_U0_dout;
wire    start_for_app_output_data_demux_U0_empty_n;
wire   [0:0] start_for_write_mode_pcie_helper_app_U0_din;
wire    start_for_write_mode_pcie_helper_app_U0_full_n;
wire   [0:0] start_for_write_mode_pcie_helper_app_U0_dout;
wire    start_for_write_mode_pcie_helper_app_U0_empty_n;
wire   [0:0] start_for_write_mode_pre_merged_app_input_data_forwarder_U0_din;
wire    start_for_write_mode_pre_merged_app_input_data_forwarder_U0_full_n;
wire   [0:0] start_for_write_mode_pre_merged_app_input_data_forwarder_U0_dout;
wire    start_for_write_mode_pre_merged_app_input_data_forwarder_U0_empty_n;
wire   [0:0] start_for_write_mode_dram_helper_app_U0_din;
wire    start_for_write_mode_dram_helper_app_U0_full_n;
wire   [0:0] start_for_write_mode_dram_helper_app_U0_dout;
wire    start_for_write_mode_dram_helper_app_U0_empty_n;
wire   [0:0] start_for_reset_propaganda_U0_din;
wire    start_for_reset_propaganda_U0_full_n;
wire   [0:0] start_for_reset_propaganda_U0_dout;
wire    start_for_reset_propaganda_U0_empty_n;
wire   [0:0] start_for_app_stencil_U0_din;
wire    start_for_app_stencil_U0_full_n;
wire   [0:0] start_for_app_stencil_U0_dout;
wire    start_for_app_stencil_U0_empty_n;
wire   [0:0] start_for_app_input_data_mux_U0_din;
wire    start_for_app_input_data_mux_U0_full_n;
wire   [0:0] start_for_app_input_data_mux_U0_dout;
wire    start_for_app_input_data_mux_U0_empty_n;
wire    pcie_read_resp_passer_U0_start_full_n;
wire    pcie_read_resp_passer_U0_start_write;
wire   [0:0] start_for_pcie_read_resp_multiplexer_U0_din;
wire    start_for_pcie_read_resp_multiplexer_U0_full_n;
wire   [0:0] start_for_pcie_read_resp_multiplexer_U0_dout;
wire    start_for_pcie_read_resp_multiplexer_U0_empty_n;
wire   [0:0] start_for_pipeline_data_passer_U0_din;
wire    start_for_pipeline_data_passer_U0_full_n;
wire   [0:0] start_for_pipeline_data_passer_U0_dout;
wire    start_for_pipeline_data_passer_U0_empty_n;
wire   [0:0] start_for_dram_read_req_time_marker_U0_din;
wire    start_for_dram_read_req_time_marker_U0_full_n;
wire   [0:0] start_for_dram_read_req_time_marker_U0_dout;
wire    start_for_dram_read_req_time_marker_U0_empty_n;
wire   [0:0] start_for_pcie_read_req_multiplexer_U0_din;
wire    start_for_pcie_read_req_multiplexer_U0_full_n;
wire   [0:0] start_for_pcie_read_req_multiplexer_U0_dout;
wire    start_for_pcie_read_req_multiplexer_U0_empty_n;
wire    pipe1_data_handler_U0_start_full_n;
wire    pipe1_data_handler_U0_start_write;
wire    pipe2_data_handler_U0_start_full_n;
wire    pipe2_data_handler_U0_start_write;
wire    pipeline_data_passer_U0_start_full_n;
wire    pipeline_data_passer_U0_start_write;
wire    pcie_write_multiplexer_U0_start_full_n;
wire    pcie_write_multiplexer_U0_start_write;
wire    pcie_write_throttle_unit_U0_start_full_n;
wire    pcie_write_throttle_unit_U0_start_write;
wire    dram_read_req_multiplexer_U0_start_full_n;
wire    dram_read_req_multiplexer_U0_start_write;
wire    dram_read_resp_multiplexer_U0_start_full_n;
wire    dram_read_resp_multiplexer_U0_start_write;
wire    dram_read_throttle_unit_U0_start_full_n;
wire    dram_read_throttle_unit_U0_start_write;
wire    dram_write_req_time_marker_U0_start_full_n;
wire    dram_write_req_time_marker_U0_start_write;
wire    dram_write_delay_unit_U0_start_full_n;
wire    dram_write_delay_unit_U0_start_write;
wire   [0:0] start_for_pipe0_dram_dispatcher_U0_din;
wire    start_for_pipe0_dram_dispatcher_U0_full_n;
wire   [0:0] start_for_pipe0_dram_dispatcher_U0_dout;
wire    start_for_pipe0_dram_dispatcher_U0_empty_n;
wire   [0:0] start_for_pipe1_dram_dispatcher_U0_din;
wire    start_for_pipe1_dram_dispatcher_U0_full_n;
wire   [0:0] start_for_pipe1_dram_dispatcher_U0_dout;
wire    start_for_pipe1_dram_dispatcher_U0_empty_n;
wire    dram_read_req_time_marker_U0_start_full_n;
wire    dram_read_req_time_marker_U0_start_write;
wire    dram_read_delay_unit_U0_start_full_n;
wire    dram_read_delay_unit_U0_start_write;
wire    pipe0_dram_dispatcher_U0_start_full_n;
wire    pipe0_dram_dispatcher_U0_start_write;
wire   [0:0] start_for_dram_data_caching_U0_din;
wire    start_for_dram_data_caching_U0_full_n;
wire   [0:0] start_for_dram_data_caching_U0_dout;
wire    start_for_dram_data_caching_U0_empty_n;
wire    read_mode_dram_helper_app_U0_start_full_n;
wire    read_mode_dram_helper_app_U0_start_write;
wire    read_mode_pcie_helper_app_U0_start_full_n;
wire    read_mode_pcie_helper_app_U0_start_write;
wire    pcie_data_splitter_app_U0_start_full_n;
wire    pcie_data_splitter_app_U0_start_write;
wire    pcie_read_req_multiplexer_U0_start_full_n;
wire    pcie_read_req_multiplexer_U0_start_write;
wire    pcie_read_resp_multiplexer_U0_start_full_n;
wire    pcie_read_resp_multiplexer_U0_start_write;
wire    app_input_data_merger_U0_start_full_n;
wire    app_input_data_merger_U0_start_write;
wire    dram_write_mux_U0_start_full_n;
wire    dram_write_mux_U0_start_write;
wire    app_input_data_mux_U0_start_full_n;
wire    app_input_data_mux_U0_start_write;
wire   [0:0] start_for_write_mode_app_output_data_caching_U0_din;
wire    start_for_write_mode_app_output_data_caching_U0_full_n;
wire   [0:0] start_for_write_mode_app_output_data_caching_U0_dout;
wire    start_for_write_mode_app_output_data_caching_U0_empty_n;
wire    write_mode_pcie_helper_app_U0_start_full_n;
wire    write_mode_pcie_helper_app_U0_start_write;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_start_full_n;
wire    write_mode_pre_merged_app_input_data_forwarder_U0_start_write;
wire    write_mode_app_output_data_caching_U0_start_full_n;
wire    write_mode_app_output_data_caching_U0_start_write;
wire    write_mode_dram_helper_app_U0_start_full_n;
wire    write_mode_dram_helper_app_U0_start_write;
wire    dram_data_caching_U0_start_full_n;
wire    dram_data_caching_U0_start_write;
wire    reset_propaganda_U0_start_full_n;
wire    reset_propaganda_U0_start_write;
wire    app_stencil_U0_start_full_n;
wire    app_stencil_U0_start_write;

// power-on initialization
initial begin
#0 pipe1_data_handler_U0_ap_start = 1'b0;
#0 pipe2_data_handler_U0_ap_start = 1'b0;
#0 pcie_write_multiplexer_U0_ap_start = 1'b0;
#0 dram_read_req_multiplexer_U0_ap_start = 1'b0;
#0 dram_read_resp_multiplexer_U0_ap_start = 1'b0;
#0 dram_write_req_time_marker_U0_ap_start = 1'b0;
#0 pcie_data_splitter_app_U0_ap_start = 1'b0;
#0 app_input_data_merger_U0_ap_start = 1'b0;
#0 dram_write_mux_U0_ap_start = 1'b0;
#0 ap_sync_reg_poke_handler_U0_ap_ready = 1'b0;
#0 poke_handler_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_peek_handler_U0_ap_ready = 1'b0;
#0 peek_handler_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_pcie_read_resp_passer_U0_ap_ready = 1'b0;
#0 pcie_read_resp_passer_U0_ap_ready_count = 2'd0;
end

poke_handler poke_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(poke_handler_U0_ap_done),
    .ap_continue(poke_handler_U0_ap_continue),
    .ap_idle(poke_handler_U0_ap_idle),
    .ap_ready(poke_handler_U0_ap_ready),
    
    
    .reqs_incoming_V_sector_off_din(poke_handler_U0_reqs_incoming_V_sector_off_din),
    .reqs_incoming_V_sector_off_full_n(reqs_incoming_V_sector_off_full_n),
    .reqs_incoming_V_sector_off_write(poke_handler_U0_reqs_incoming_V_sector_off_write),
    .reqs_incoming_V_sector_num_din(poke_handler_U0_reqs_incoming_V_sector_num_din),
    .reqs_incoming_V_sector_num_full_n(reqs_incoming_V_sector_num_full_n),
    .reqs_incoming_V_sector_num_write(poke_handler_U0_reqs_incoming_V_sector_num_write),
    .reqs_incoming_V_tag_din(poke_handler_U0_reqs_incoming_V_tag_din),
    .reqs_incoming_V_tag_full_n(reqs_incoming_V_tag_full_n),
    .reqs_incoming_V_tag_write(poke_handler_U0_reqs_incoming_V_tag_write),
    .reqs_incoming_V_rw_din(poke_handler_U0_reqs_incoming_V_rw_din),
    .reqs_incoming_V_rw_full_n(reqs_incoming_V_rw_full_n),
    .reqs_incoming_V_rw_write(poke_handler_U0_reqs_incoming_V_rw_write),
    .kbuf_addrs_V_din(poke_handler_U0_kbuf_addrs_V_din),
    .kbuf_addrs_V_full_n(kbuf_addrs_V_full_n),
    .kbuf_addrs_V_write(poke_handler_U0_kbuf_addrs_V_write),
    .dma_read_throttle_params_V_din(poke_handler_U0_dma_read_throttle_params_V_din),
    .dma_read_throttle_params_V_full_n(dma_read_throttle_params_V_full_n),
    .dma_read_throttle_params_V_write(poke_handler_U0_dma_read_throttle_params_V_write),
    .dma_write_throttle_params_V_din(poke_handler_U0_dma_write_throttle_params_V_din),
    .dma_write_throttle_params_V_full_n(dma_write_throttle_params_V_full_n),
    .dma_write_throttle_params_V_write(poke_handler_U0_dma_write_throttle_params_V_write),
    .device_read_delay_cycle_cnts_V_din(poke_handler_U0_device_read_delay_cycle_cnts_V_din),
    .device_read_delay_cycle_cnts_V_full_n(drive_read_delay_cycle_cnts_V_full_n),
    .device_read_delay_cycle_cnts_V_write(poke_handler_U0_device_read_delay_cycle_cnts_V_write),
    .device_write_delay_cycle_cnts_V_din(poke_handler_U0_device_write_delay_cycle_cnts_V_din),
    .device_write_delay_cycle_cnts_V_full_n(drive_write_delay_cycle_cnts_V_full_n),
    .device_write_delay_cycle_cnts_V_write(poke_handler_U0_device_write_delay_cycle_cnts_V_write),
    .drive_read_throttle_params_V_din(poke_handler_U0_drive_read_throttle_params_V_din),
    .drive_read_throttle_params_V_full_n(drive_read_throttle_params_V_full_n),
    .drive_read_throttle_params_V_write(poke_handler_U0_drive_read_throttle_params_V_write),
    .drive_write_throttle_params_V_din(poke_handler_U0_drive_write_throttle_params_V_din),
    .drive_write_throttle_params_V_full_n(drive_write_throttle_params_V_full_n),
    .drive_write_throttle_params_V_write(poke_handler_U0_drive_write_throttle_params_V_write),
    .app_file_infos_0_V_din(poke_handler_U0_app_file_infos_0_V_din),
    .app_file_infos_0_V_full_n(app_file_infos_0_V_full_n),
    .app_file_infos_0_V_write(poke_handler_U0_app_file_infos_0_V_write),
    .app_file_infos_1_V_din(poke_handler_U0_app_file_infos_1_V_din),
    .app_file_infos_1_V_full_n(app_file_infos_1_V_full_n),
    .app_file_infos_1_V_write(poke_handler_U0_app_file_infos_1_V_write),
    .read_mode_app_buf_addrs_V_din(poke_handler_U0_read_mode_app_buf_addrs_V_din),
    .read_mode_app_buf_addrs_V_full_n(read_mode_app_buf_addrs_V_full_n),
    .read_mode_app_buf_addrs_V_write(poke_handler_U0_read_mode_app_buf_addrs_V_write),
    .write_mode_app_buf_addrs_V_din(poke_handler_U0_write_mode_app_buf_addrs_V_din),
    .write_mode_app_buf_addrs_V_full_n(write_mode_app_buf_addrs_V_full_n),
    .write_mode_app_buf_addrs_V_write(poke_handler_U0_write_mode_app_buf_addrs_V_write),
    .app_free_buf_V_din(poke_handler_U0_app_free_buf_V_din),
    .app_free_buf_V_full_n(app_free_buf_V_full_n),
    .app_free_buf_V_write(poke_handler_U0_app_free_buf_V_write),
    .app_write_total_len_V_din(poke_handler_U0_app_write_total_len_V_din),
    .app_write_total_len_V_full_n(app_write_total_len_V_full_n),
    .app_write_total_len_V_write(poke_handler_U0_app_write_total_len_V_write),
    .app_input_params_V_din(poke_handler_U0_app_input_params_V_din),
    .app_input_params_V_full_n(app_input_params_V_full_n),
    .app_input_params_V_write(poke_handler_U0_app_input_params_V_write),
    .app_commit_write_buf_V_din(poke_handler_U0_app_commit_write_buf_V_din),
    .app_commit_write_buf_V_full_n(app_commit_write_buf_V_full_n),
    .app_commit_write_buf_V_write(poke_handler_U0_app_commit_write_buf_V_write),
    .app_is_write_mode_0_V_din(poke_handler_U0_app_is_write_mode_0_V_din),
    .app_is_write_mode_0_V_full_n(app_is_write_mode_0_V_full_n),
    .app_is_write_mode_0_V_write(poke_handler_U0_app_is_write_mode_0_V_write),
    .app_is_write_mode_1_V_din(poke_handler_U0_app_is_write_mode_1_V_din),
    .app_is_write_mode_1_V_full_n(app_is_write_mode_1_V_full_n),
    .app_is_write_mode_1_V_write(poke_handler_U0_app_is_write_mode_1_V_write),
    .app_is_write_mode_2_V_din(poke_handler_U0_app_is_write_mode_2_V_din),
    .app_is_write_mode_2_V_full_n(app_is_write_mode_2_V_full_n),
    .app_is_write_mode_2_V_write(poke_handler_U0_app_is_write_mode_2_V_write),
    .reset_sigs_V_din(poke_handler_U0_reset_sigs_V_din),
    .reset_sigs_V_full_n(reset_sigs_V_full_n),
    .reset_sigs_V_write(poke_handler_U0_reset_sigs_V_write),
    .poke_V_tag_dout(poke_V_tag_dout),
    .poke_V_tag_empty_n(poke_V_tag_empty_n),
    .poke_V_tag_read(poke_handler_U0_poke_V_tag_read),
    .poke_V_data_dout(poke_V_data_dout),
    .poke_V_data_empty_n(poke_V_data_empty_n),
    .poke_V_data_read(poke_handler_U0_poke_V_data_read)
);

peek_handler peek_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(peek_handler_U0_ap_done),
    .ap_continue(peek_handler_U0_ap_continue),
    .ap_idle(peek_handler_U0_ap_idle),
    .ap_ready(peek_handler_U0_ap_ready),
    
    
    .peek_real_written_bytes_req_V_din(peek_handler_U0_peek_real_written_bytes_req_V_din),
    .peek_real_written_bytes_req_V_full_n(peek_real_written_bytes_req_V_full_n),
    .peek_real_written_bytes_req_V_write(peek_handler_U0_peek_real_written_bytes_req_V_write),
    .peek_real_written_bytes_resp_V_dout(peek_real_written_bytes_resp_V_dout),
    .peek_real_written_bytes_resp_V_empty_n(peek_real_written_bytes_resp_V_empty_n),
    .peek_real_written_bytes_resp_V_read(peek_handler_U0_peek_real_written_bytes_resp_V_read),
    .peek_write_finished_req_V_din(peek_handler_U0_peek_write_finished_req_V_din),
    .peek_write_finished_req_V_full_n(peek_write_finished_req_V_full_n),
    .peek_write_finished_req_V_write(peek_handler_U0_peek_write_finished_req_V_write),
    .peek_write_finished_resp_V_dout(peek_write_finished_resp_V_dout),
    .peek_write_finished_resp_V_empty_n(peek_write_finished_resp_V_empty_n),
    .peek_write_finished_resp_V_read(peek_handler_U0_peek_write_finished_resp_V_read),
    .peek_virt_written_bytes_req_V_din(peek_handler_U0_peek_virt_written_bytes_req_V_din),
    .peek_virt_written_bytes_req_V_full_n(peek_virt_written_bytes_req_V_full_n),
    .peek_virt_written_bytes_req_V_write(peek_handler_U0_peek_virt_written_bytes_req_V_write),
    .peek_virt_written_bytes_resp_V_dout(peek_virt_written_bytes_resp_V_dout),
    .peek_virt_written_bytes_resp_V_empty_n(peek_virt_written_bytes_resp_V_empty_n),
    .peek_virt_written_bytes_resp_V_read(peek_handler_U0_peek_virt_written_bytes_resp_V_read),
    .peek_req_V_dout(peek_req_V_dout),
    .peek_req_V_empty_n(peek_req_V_empty_n),
    .peek_req_V_read(peek_handler_U0_peek_req_V_read),
    .peek_resp_V_din(peek_handler_U0_peek_resp_V_din),
    .peek_resp_V_full_n(peek_resp_V_full_n),
    .peek_resp_V_write(peek_handler_U0_peek_resp_V_write)
);

pcie_read_resp_passer pcie_read_resp_passer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_read_resp_passer_U0_ap_done),
    .ap_continue(pcie_read_resp_passer_U0_ap_continue),
    .ap_idle(pcie_read_resp_passer_U0_ap_idle),
    .ap_ready(pcie_read_resp_passer_U0_ap_ready),
    .before_throttle_pcie_read_resp_V_last_din(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_last_din),
    .before_throttle_pcie_read_resp_V_last_full_n(before_throttle_pcie_read_resp_V_last_full_n),
    .before_throttle_pcie_read_resp_V_last_write(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_last_write),
    .before_throttle_pcie_read_resp_V_data_V_din(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_data_V_din),
    .before_throttle_pcie_read_resp_V_data_V_full_n(before_throttle_pcie_read_resp_V_data_V_full_n),
    .before_throttle_pcie_read_resp_V_data_V_write(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_data_V_write),
    .pcie_read_resp_V_last_dout(pcie_read_resp_V_last_dout),
    .pcie_read_resp_V_last_empty_n(pcie_read_resp_V_last_empty_n),
    .pcie_read_resp_V_last_read(pcie_read_resp_passer_U0_pcie_read_resp_V_last_read),
    .pcie_read_resp_V_data_V_dout(pcie_read_resp_V_data_V_dout),
    .pcie_read_resp_V_data_V_empty_n(pcie_read_resp_V_data_V_empty_n),
    .pcie_read_resp_V_data_V_read(pcie_read_resp_passer_U0_pcie_read_resp_V_data_V_read)
);

pcie_read_throttle_unit pcie_read_throttle_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(pcie_read_throttle_unit_U0_ap_done),
    .ap_continue(pcie_read_throttle_unit_U0_ap_continue),
    .ap_idle(pcie_read_throttle_unit_U0_ap_idle),
    .ap_ready(pcie_read_throttle_unit_U0_ap_ready),
    
    
    .dma_read_throttle_params_V_dout(dma_read_throttle_params_V_dout),
    .dma_read_throttle_params_V_empty_n(dma_read_throttle_params_V_empty_n),
    .dma_read_throttle_params_V_read(pcie_read_throttle_unit_U0_dma_read_throttle_params_V_read),
    .before_throttle_pcie_read_resp_V_last_dout(pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_last_dout),
    .before_throttle_pcie_read_resp_V_last_empty_n(before_throttle_pcie_read_resp_V_last_empty_n),
    .before_throttle_pcie_read_resp_V_last_read(pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_last_read),
    .before_throttle_pcie_read_resp_V_data_V_dout(before_throttle_pcie_read_resp_V_data_V_dout),
    .before_throttle_pcie_read_resp_V_data_V_empty_n(before_throttle_pcie_read_resp_V_data_V_empty_n),
    .before_throttle_pcie_read_resp_V_data_V_read(pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_data_V_read),
    .after_throttle_pcie_read_resp_V_last_din(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_last_din),
    .after_throttle_pcie_read_resp_V_last_full_n(after_throttle_pcie_read_resp_V_last_full_n),
    .after_throttle_pcie_read_resp_V_last_write(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_last_write),
    .after_throttle_pcie_read_resp_V_data_V_din(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_data_V_din),
    .after_throttle_pcie_read_resp_V_data_V_full_n(after_throttle_pcie_read_resp_V_data_V_full_n),
    .after_throttle_pcie_read_resp_V_data_V_write(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_data_V_write)
);

pipe0_data_handler pipe0_data_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(pipe0_data_handler_U0_ap_done),
    .ap_continue(pipe0_data_handler_U0_ap_continue),
    .ap_idle(pipe0_data_handler_U0_ap_idle),
    .ap_ready(pipe0_data_handler_U0_ap_ready),
    
    
    .kbuf_addrs_V_dout(kbuf_addrs_V_dout),
    .kbuf_addrs_V_empty_n(kbuf_addrs_V_empty_n),
    .kbuf_addrs_V_read(pipe0_data_handler_U0_kbuf_addrs_V_read),
    .reqs_incoming_V_sector_off_dout(reqs_incoming_V_sector_off_dout),
    .reqs_incoming_V_sector_off_empty_n(reqs_incoming_V_sector_off_empty_n),
    .reqs_incoming_V_sector_off_read(pipe0_data_handler_U0_reqs_incoming_V_sector_off_read),
    .reqs_incoming_V_sector_num_dout(reqs_incoming_V_sector_num_dout),
    .reqs_incoming_V_sector_num_empty_n(reqs_incoming_V_sector_num_empty_n),
    .reqs_incoming_V_sector_num_read(pipe0_data_handler_U0_reqs_incoming_V_sector_num_read),
    .reqs_incoming_V_tag_dout(reqs_incoming_V_tag_dout),
    .reqs_incoming_V_tag_empty_n(reqs_incoming_V_tag_empty_n),
    .reqs_incoming_V_tag_read(pipe0_data_handler_U0_reqs_incoming_V_tag_read),
    .reqs_incoming_V_rw_dout(pipe0_data_handler_U0_reqs_incoming_V_rw_dout),
    .reqs_incoming_V_rw_empty_n(reqs_incoming_V_rw_empty_n),
    .reqs_incoming_V_rw_read(pipe0_data_handler_U0_reqs_incoming_V_rw_read),
    .host_dram_read_req_V_num_din(pipe0_data_handler_U0_host_dram_read_req_V_num_din),
    .host_dram_read_req_V_num_full_n(host_dram_read_req_V_num_full_n),
    .host_dram_read_req_V_num_write(pipe0_data_handler_U0_host_dram_read_req_V_num_write),
    .host_dram_read_req_V_addr_din(pipe0_data_handler_U0_host_dram_read_req_V_addr_din),
    .host_dram_read_req_V_addr_full_n(host_dram_read_req_V_addr_full_n),
    .host_dram_read_req_V_addr_write(pipe0_data_handler_U0_host_dram_read_req_V_addr_write),
    .pcie_read_req_V_num_din(pipe0_data_handler_U0_pcie_read_req_V_num_din),
    .pcie_read_req_V_num_full_n(host_pcie_read_req_V_num_full_n),
    .pcie_read_req_V_num_write(pipe0_data_handler_U0_pcie_read_req_V_num_write),
    .pcie_read_req_V_addr_din(pipe0_data_handler_U0_pcie_read_req_V_addr_din),
    .pcie_read_req_V_addr_full_n(host_pcie_read_req_V_addr_full_n),
    .pcie_read_req_V_addr_write(pipe0_data_handler_U0_pcie_read_req_V_addr_write),
    .rd_reqs_pipe0_write_V_sector_off_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_off_din),
    .rd_reqs_pipe0_write_V_sector_off_full_n(rd_reqs_pipe0_write_V_sector_off_full_n),
    .rd_reqs_pipe0_write_V_sector_off_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_off_write),
    .rd_reqs_pipe0_write_V_sector_num_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_num_din),
    .rd_reqs_pipe0_write_V_sector_num_full_n(rd_reqs_pipe0_write_V_sector_num_full_n),
    .rd_reqs_pipe0_write_V_sector_num_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_num_write),
    .rd_reqs_pipe0_write_V_tag_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_tag_din),
    .rd_reqs_pipe0_write_V_tag_full_n(rd_reqs_pipe0_write_V_tag_full_n),
    .rd_reqs_pipe0_write_V_tag_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_tag_write),
    .rd_reqs_pipe0_write_V_rw_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_rw_din),
    .rd_reqs_pipe0_write_V_rw_full_n(rd_reqs_pipe0_write_V_rw_full_n),
    .rd_reqs_pipe0_write_V_rw_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_rw_write),
    .wr_reqs_pipe0_write_V_sector_off_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_off_din),
    .wr_reqs_pipe0_write_V_sector_off_full_n(wr_reqs_pipe0_write_V_sector_off_full_n),
    .wr_reqs_pipe0_write_V_sector_off_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_off_write),
    .wr_reqs_pipe0_write_V_sector_num_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_num_din),
    .wr_reqs_pipe0_write_V_sector_num_full_n(wr_reqs_pipe0_write_V_sector_num_full_n),
    .wr_reqs_pipe0_write_V_sector_num_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_num_write),
    .wr_reqs_pipe0_write_V_tag_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_tag_din),
    .wr_reqs_pipe0_write_V_tag_full_n(wr_reqs_pipe0_write_V_tag_full_n),
    .wr_reqs_pipe0_write_V_tag_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_tag_write),
    .wr_reqs_pipe0_write_V_rw_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_rw_din),
    .wr_reqs_pipe0_write_V_rw_full_n(wr_reqs_pipe0_write_V_rw_full_n),
    .wr_reqs_pipe0_write_V_rw_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_rw_write),
    .rd_kbuf_addr_pipe0_write_V_din(pipe0_data_handler_U0_rd_kbuf_addr_pipe0_write_V_din),
    .rd_kbuf_addr_pipe0_write_V_full_n(rd_kbuf_addr_pipe0_write_V_full_n),
    .rd_kbuf_addr_pipe0_write_V_write(pipe0_data_handler_U0_rd_kbuf_addr_pipe0_write_V_write),
    .wr_kbuf_addr_pipe0_write_V_din(pipe0_data_handler_U0_wr_kbuf_addr_pipe0_write_V_din),
    .wr_kbuf_addr_pipe0_write_V_full_n(wr_kbuf_addr_pipe0_write_V_full_n),
    .wr_kbuf_addr_pipe0_write_V_write(pipe0_data_handler_U0_wr_kbuf_addr_pipe0_write_V_write)
);

pipe1_data_handler pipe1_data_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipe1_data_handler_U0_ap_done),
    .ap_continue(pipe1_data_handler_U0_ap_continue),
    .ap_idle(pipe1_data_handler_U0_ap_idle),
    .ap_ready(pipe1_data_handler_U0_ap_ready),
    .rd_reqs_pipe1_read_V_sector_off_dout(rd_reqs_pipe1_read_V_sector_off_dout),
    .rd_reqs_pipe1_read_V_sector_off_empty_n(rd_reqs_pipe1_read_V_sector_off_empty_n),
    .rd_reqs_pipe1_read_V_sector_off_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_sector_off_read),
    .rd_reqs_pipe1_read_V_sector_num_dout(rd_reqs_pipe1_read_V_sector_num_dout),
    .rd_reqs_pipe1_read_V_sector_num_empty_n(rd_reqs_pipe1_read_V_sector_num_empty_n),
    .rd_reqs_pipe1_read_V_sector_num_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_sector_num_read),
    .rd_reqs_pipe1_read_V_tag_dout(rd_reqs_pipe1_read_V_tag_dout),
    .rd_reqs_pipe1_read_V_tag_empty_n(rd_reqs_pipe1_read_V_tag_empty_n),
    .rd_reqs_pipe1_read_V_tag_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_tag_read),
    .rd_reqs_pipe1_read_V_rw_dout(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_rw_dout),
    .rd_reqs_pipe1_read_V_rw_empty_n(rd_reqs_pipe1_read_V_rw_empty_n),
    .rd_reqs_pipe1_read_V_rw_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_rw_read),
    .wr_reqs_pipe1_read_V_sector_off_dout(wr_reqs_pipe1_read_V_sector_off_dout),
    .wr_reqs_pipe1_read_V_sector_off_empty_n(wr_reqs_pipe1_read_V_sector_off_empty_n),
    .wr_reqs_pipe1_read_V_sector_off_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_sector_off_read),
    .wr_reqs_pipe1_read_V_sector_num_dout(wr_reqs_pipe1_read_V_sector_num_dout),
    .wr_reqs_pipe1_read_V_sector_num_empty_n(wr_reqs_pipe1_read_V_sector_num_empty_n),
    .wr_reqs_pipe1_read_V_sector_num_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_sector_num_read),
    .wr_reqs_pipe1_read_V_tag_dout(wr_reqs_pipe1_read_V_tag_dout),
    .wr_reqs_pipe1_read_V_tag_empty_n(wr_reqs_pipe1_read_V_tag_empty_n),
    .wr_reqs_pipe1_read_V_tag_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_tag_read),
    .wr_reqs_pipe1_read_V_rw_dout(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_rw_dout),
    .wr_reqs_pipe1_read_V_rw_empty_n(wr_reqs_pipe1_read_V_rw_empty_n),
    .wr_reqs_pipe1_read_V_rw_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_rw_read),
    .host_dram_read_resp_V_last_dout(pipe1_data_handler_U0_host_dram_read_resp_V_last_dout),
    .host_dram_read_resp_V_last_empty_n(host_dram_read_resp_V_last_empty_n),
    .host_dram_read_resp_V_last_read(pipe1_data_handler_U0_host_dram_read_resp_V_last_read),
    .host_dram_read_resp_V_data_V_dout(host_dram_read_resp_V_data_V_dout),
    .host_dram_read_resp_V_data_V_empty_n(host_dram_read_resp_V_data_V_empty_n),
    .host_dram_read_resp_V_data_V_read(pipe1_data_handler_U0_host_dram_read_resp_V_data_V_read),
    .pcie_read_resp_V_last_dout(pipe1_data_handler_U0_pcie_read_resp_V_last_dout),
    .pcie_read_resp_V_last_empty_n(host_after_throttle_pcie_read_resp_V_last_empty_n),
    .pcie_read_resp_V_last_read(pipe1_data_handler_U0_pcie_read_resp_V_last_read),
    .pcie_read_resp_V_data_V_dout(host_after_throttle_pcie_read_resp_V_data_V_dout),
    .pcie_read_resp_V_data_V_empty_n(host_after_throttle_pcie_read_resp_V_data_V_empty_n),
    .pcie_read_resp_V_data_V_read(pipe1_data_handler_U0_pcie_read_resp_V_data_V_read),
    .rd_reqs_pipe1_write_V_sector_off_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_off_din),
    .rd_reqs_pipe1_write_V_sector_off_full_n(rd_reqs_pipe1_write_V_sector_off_full_n),
    .rd_reqs_pipe1_write_V_sector_off_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_off_write),
    .rd_reqs_pipe1_write_V_sector_num_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_num_din),
    .rd_reqs_pipe1_write_V_sector_num_full_n(rd_reqs_pipe1_write_V_sector_num_full_n),
    .rd_reqs_pipe1_write_V_sector_num_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_num_write),
    .rd_reqs_pipe1_write_V_tag_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_tag_din),
    .rd_reqs_pipe1_write_V_tag_full_n(rd_reqs_pipe1_write_V_tag_full_n),
    .rd_reqs_pipe1_write_V_tag_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_tag_write),
    .rd_reqs_pipe1_write_V_rw_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_rw_din),
    .rd_reqs_pipe1_write_V_rw_full_n(rd_reqs_pipe1_write_V_rw_full_n),
    .rd_reqs_pipe1_write_V_rw_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_rw_write),
    .wr_reqs_pipe1_write_V_sector_off_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_off_din),
    .wr_reqs_pipe1_write_V_sector_off_full_n(wr_reqs_pipe1_write_V_sector_off_full_n),
    .wr_reqs_pipe1_write_V_sector_off_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_off_write),
    .wr_reqs_pipe1_write_V_sector_num_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_num_din),
    .wr_reqs_pipe1_write_V_sector_num_full_n(wr_reqs_pipe1_write_V_sector_num_full_n),
    .wr_reqs_pipe1_write_V_sector_num_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_num_write),
    .wr_reqs_pipe1_write_V_tag_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_tag_din),
    .wr_reqs_pipe1_write_V_tag_full_n(wr_reqs_pipe1_write_V_tag_full_n),
    .wr_reqs_pipe1_write_V_tag_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_tag_write),
    .wr_reqs_pipe1_write_V_rw_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_rw_din),
    .wr_reqs_pipe1_write_V_rw_full_n(wr_reqs_pipe1_write_V_rw_full_n),
    .wr_reqs_pipe1_write_V_rw_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_rw_write),
    .rd_data_valid_pipe1_write_V_din(pipe1_data_handler_U0_rd_data_valid_pipe1_write_V_din),
    .rd_data_valid_pipe1_write_V_full_n(rd_data_valid_pipe1_write_V_full_n),
    .rd_data_valid_pipe1_write_V_write(pipe1_data_handler_U0_rd_data_valid_pipe1_write_V_write),
    .wr_data_valid_pipe1_write_V_din(pipe1_data_handler_U0_wr_data_valid_pipe1_write_V_din),
    .wr_data_valid_pipe1_write_V_full_n(wr_data_valid_pipe1_write_V_full_n),
    .wr_data_valid_pipe1_write_V_write(pipe1_data_handler_U0_wr_data_valid_pipe1_write_V_write),
    .data_pipe2_V_last_din(pipe1_data_handler_U0_data_pipe2_V_last_din),
    .data_pipe2_V_last_full_n(data_pipe2_V_last_full_n),
    .data_pipe2_V_last_write(pipe1_data_handler_U0_data_pipe2_V_last_write),
    .data_pipe2_V_data_V_din(pipe1_data_handler_U0_data_pipe2_V_data_V_din),
    .data_pipe2_V_data_V_full_n(data_pipe2_V_data_V_full_n),
    .data_pipe2_V_data_V_write(pipe1_data_handler_U0_data_pipe2_V_data_V_write),
    .host_dram_write_req_data_V_last_din(pipe1_data_handler_U0_host_dram_write_req_data_V_last_din),
    .host_dram_write_req_data_V_last_full_n(host_dram_write_req_data_V_last_full_n),
    .host_dram_write_req_data_V_last_write(pipe1_data_handler_U0_host_dram_write_req_data_V_last_write),
    .host_dram_write_req_data_V_data_V_din(pipe1_data_handler_U0_host_dram_write_req_data_V_data_V_din),
    .host_dram_write_req_data_V_data_V_full_n(host_dram_write_req_data_V_data_V_full_n),
    .host_dram_write_req_data_V_data_V_write(pipe1_data_handler_U0_host_dram_write_req_data_V_data_V_write)
);

pipe2_data_handler pipe2_data_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipe2_data_handler_U0_ap_done),
    .ap_continue(pipe2_data_handler_U0_ap_continue),
    .ap_idle(pipe2_data_handler_U0_ap_idle),
    .ap_ready(pipe2_data_handler_U0_ap_ready),
    .rd_reqs_pipe2_read_V_sector_off_dout(rd_reqs_pipe2_read_V_sector_off_dout),
    .rd_reqs_pipe2_read_V_sector_off_empty_n(rd_reqs_pipe2_read_V_sector_off_empty_n),
    .rd_reqs_pipe2_read_V_sector_off_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_sector_off_read),
    .rd_reqs_pipe2_read_V_sector_num_dout(rd_reqs_pipe2_read_V_sector_num_dout),
    .rd_reqs_pipe2_read_V_sector_num_empty_n(rd_reqs_pipe2_read_V_sector_num_empty_n),
    .rd_reqs_pipe2_read_V_sector_num_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_sector_num_read),
    .rd_reqs_pipe2_read_V_tag_dout(rd_reqs_pipe2_read_V_tag_dout),
    .rd_reqs_pipe2_read_V_tag_empty_n(rd_reqs_pipe2_read_V_tag_empty_n),
    .rd_reqs_pipe2_read_V_tag_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_tag_read),
    .rd_reqs_pipe2_read_V_rw_dout(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_rw_dout),
    .rd_reqs_pipe2_read_V_rw_empty_n(rd_reqs_pipe2_read_V_rw_empty_n),
    .rd_reqs_pipe2_read_V_rw_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_rw_read),
    .wr_reqs_pipe2_read_V_sector_off_dout(wr_reqs_pipe2_read_V_sector_off_dout),
    .wr_reqs_pipe2_read_V_sector_off_empty_n(wr_reqs_pipe2_read_V_sector_off_empty_n),
    .wr_reqs_pipe2_read_V_sector_off_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_sector_off_read),
    .wr_reqs_pipe2_read_V_sector_num_dout(wr_reqs_pipe2_read_V_sector_num_dout),
    .wr_reqs_pipe2_read_V_sector_num_empty_n(wr_reqs_pipe2_read_V_sector_num_empty_n),
    .wr_reqs_pipe2_read_V_sector_num_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_sector_num_read),
    .wr_reqs_pipe2_read_V_tag_dout(wr_reqs_pipe2_read_V_tag_dout),
    .wr_reqs_pipe2_read_V_tag_empty_n(wr_reqs_pipe2_read_V_tag_empty_n),
    .wr_reqs_pipe2_read_V_tag_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_tag_read),
    .wr_reqs_pipe2_read_V_rw_dout(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_rw_dout),
    .wr_reqs_pipe2_read_V_rw_empty_n(wr_reqs_pipe2_read_V_rw_empty_n),
    .wr_reqs_pipe2_read_V_rw_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_rw_read),
    .rd_data_valid_pipe2_read_V_dout(pipe2_data_handler_U0_rd_data_valid_pipe2_read_V_dout),
    .rd_data_valid_pipe2_read_V_empty_n(rd_data_valid_pipe2_read_V_empty_n),
    .rd_data_valid_pipe2_read_V_read(pipe2_data_handler_U0_rd_data_valid_pipe2_read_V_read),
    .wr_data_valid_pipe2_read_V_dout(pipe2_data_handler_U0_wr_data_valid_pipe2_read_V_dout),
    .wr_data_valid_pipe2_read_V_empty_n(wr_data_valid_pipe2_read_V_empty_n),
    .wr_data_valid_pipe2_read_V_read(pipe2_data_handler_U0_wr_data_valid_pipe2_read_V_read),
    .rd_kbuf_addr_pipe2_read_V_dout(rd_kbuf_addr_pipe2_read_V_dout),
    .rd_kbuf_addr_pipe2_read_V_empty_n(rd_kbuf_addr_pipe2_read_V_empty_n),
    .rd_kbuf_addr_pipe2_read_V_read(pipe2_data_handler_U0_rd_kbuf_addr_pipe2_read_V_read),
    .wr_kbuf_addr_pipe2_read_V_dout(wr_kbuf_addr_pipe2_read_V_dout),
    .wr_kbuf_addr_pipe2_read_V_empty_n(wr_kbuf_addr_pipe2_read_V_empty_n),
    .wr_kbuf_addr_pipe2_read_V_read(pipe2_data_handler_U0_wr_kbuf_addr_pipe2_read_V_read),
    .data_pipe2_V_last_dout(pipe2_data_handler_U0_data_pipe2_V_last_dout),
    .data_pipe2_V_last_empty_n(data_pipe2_V_last_empty_n),
    .data_pipe2_V_last_read(pipe2_data_handler_U0_data_pipe2_V_last_read),
    .data_pipe2_V_data_V_dout(data_pipe2_V_data_V_dout),
    .data_pipe2_V_data_V_empty_n(data_pipe2_V_data_V_empty_n),
    .data_pipe2_V_data_V_read(pipe2_data_handler_U0_data_pipe2_V_data_V_read),
    .host_data_pcie_write_req_apply_V_num_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_din),
    .host_data_pcie_write_req_apply_V_num_full_n(host_data_pcie_write_req_apply_V_num_full_n),
    .host_data_pcie_write_req_apply_V_num_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_write),
    .host_data_pcie_write_req_apply_V_addr_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_din),
    .host_data_pcie_write_req_apply_V_addr_full_n(host_data_pcie_write_req_apply_V_addr_full_n),
    .host_data_pcie_write_req_apply_V_addr_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_write),
    .host_data_pcie_write_req_data_V_last_din(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_din),
    .host_data_pcie_write_req_data_V_last_full_n(host_data_pcie_write_req_data_V_last_full_n),
    .host_data_pcie_write_req_data_V_last_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_write),
    .host_data_pcie_write_req_data_V_data_V_din(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_din),
    .host_data_pcie_write_req_data_V_data_V_full_n(host_data_pcie_write_req_data_V_data_V_full_n),
    .host_data_pcie_write_req_data_V_data_V_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_write),
    .host_rdcmd_fin_pcie_write_req_apply_V_num_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_din),
    .host_rdcmd_fin_pcie_write_req_apply_V_num_full_n(host_rdcmd_fin_pcie_write_req_apply_V_num_full_n),
    .host_rdcmd_fin_pcie_write_req_apply_V_num_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_write),
    .host_rdcmd_fin_pcie_write_req_apply_V_addr_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_din),
    .host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n(host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n),
    .host_rdcmd_fin_pcie_write_req_apply_V_addr_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_write),
    .host_rdcmd_fin_pcie_write_req_data_V_last_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_last_din),
    .host_rdcmd_fin_pcie_write_req_data_V_last_full_n(host_rdcmd_fin_pcie_write_req_data_V_last_full_n),
    .host_rdcmd_fin_pcie_write_req_data_V_last_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_last_write),
    .host_rdcmd_fin_pcie_write_req_data_V_data_V_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_din),
    .host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n(host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n),
    .host_rdcmd_fin_pcie_write_req_data_V_data_V_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_write),
    .host_dram_write_req_apply_V_num_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_din),
    .host_dram_write_req_apply_V_num_full_n(host_dram_write_req_apply_V_num_full_n),
    .host_dram_write_req_apply_V_num_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_write),
    .host_dram_write_req_apply_V_addr_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_din),
    .host_dram_write_req_apply_V_addr_full_n(host_dram_write_req_apply_V_addr_full_n),
    .host_dram_write_req_apply_V_addr_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_write),
    .wrcmd_kbuf_addrs_V_din(pipe2_data_handler_U0_wrcmd_kbuf_addrs_V_din),
    .wrcmd_kbuf_addrs_V_full_n(wrcmd_kbuf_addrs_V_full_n),
    .wrcmd_kbuf_addrs_V_write(pipe2_data_handler_U0_wrcmd_kbuf_addrs_V_write)
);

pipeline_data_passer pipeline_data_passer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipeline_data_passer_U0_ap_done),
    .ap_continue(pipeline_data_passer_U0_ap_continue),
    .ap_idle(pipeline_data_passer_U0_ap_idle),
    .ap_ready(pipeline_data_passer_U0_ap_ready),
    .rd_reqs_pipe0_write_V_sector_off_dout(rd_reqs_pipe0_write_V_sector_off_dout),
    .rd_reqs_pipe0_write_V_sector_off_empty_n(rd_reqs_pipe0_write_V_sector_off_empty_n),
    .rd_reqs_pipe0_write_V_sector_off_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_sector_off_read),
    .rd_reqs_pipe0_write_V_sector_num_dout(rd_reqs_pipe0_write_V_sector_num_dout),
    .rd_reqs_pipe0_write_V_sector_num_empty_n(rd_reqs_pipe0_write_V_sector_num_empty_n),
    .rd_reqs_pipe0_write_V_sector_num_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_sector_num_read),
    .rd_reqs_pipe0_write_V_tag_dout(rd_reqs_pipe0_write_V_tag_dout),
    .rd_reqs_pipe0_write_V_tag_empty_n(rd_reqs_pipe0_write_V_tag_empty_n),
    .rd_reqs_pipe0_write_V_tag_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_tag_read),
    .rd_reqs_pipe0_write_V_rw_dout(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_rw_dout),
    .rd_reqs_pipe0_write_V_rw_empty_n(rd_reqs_pipe0_write_V_rw_empty_n),
    .rd_reqs_pipe0_write_V_rw_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_rw_read),
    .wr_reqs_pipe0_write_V_sector_off_dout(wr_reqs_pipe0_write_V_sector_off_dout),
    .wr_reqs_pipe0_write_V_sector_off_empty_n(wr_reqs_pipe0_write_V_sector_off_empty_n),
    .wr_reqs_pipe0_write_V_sector_off_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_sector_off_read),
    .wr_reqs_pipe0_write_V_sector_num_dout(wr_reqs_pipe0_write_V_sector_num_dout),
    .wr_reqs_pipe0_write_V_sector_num_empty_n(wr_reqs_pipe0_write_V_sector_num_empty_n),
    .wr_reqs_pipe0_write_V_sector_num_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_sector_num_read),
    .wr_reqs_pipe0_write_V_tag_dout(wr_reqs_pipe0_write_V_tag_dout),
    .wr_reqs_pipe0_write_V_tag_empty_n(wr_reqs_pipe0_write_V_tag_empty_n),
    .wr_reqs_pipe0_write_V_tag_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_tag_read),
    .wr_reqs_pipe0_write_V_rw_dout(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_rw_dout),
    .wr_reqs_pipe0_write_V_rw_empty_n(wr_reqs_pipe0_write_V_rw_empty_n),
    .wr_reqs_pipe0_write_V_rw_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_rw_read),
    .rd_reqs_pipe1_read_V_sector_off_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_off_din),
    .rd_reqs_pipe1_read_V_sector_off_full_n(rd_reqs_pipe1_read_V_sector_off_full_n),
    .rd_reqs_pipe1_read_V_sector_off_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_off_write),
    .rd_reqs_pipe1_read_V_sector_num_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_num_din),
    .rd_reqs_pipe1_read_V_sector_num_full_n(rd_reqs_pipe1_read_V_sector_num_full_n),
    .rd_reqs_pipe1_read_V_sector_num_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_num_write),
    .rd_reqs_pipe1_read_V_tag_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_tag_din),
    .rd_reqs_pipe1_read_V_tag_full_n(rd_reqs_pipe1_read_V_tag_full_n),
    .rd_reqs_pipe1_read_V_tag_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_tag_write),
    .rd_reqs_pipe1_read_V_rw_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_rw_din),
    .rd_reqs_pipe1_read_V_rw_full_n(rd_reqs_pipe1_read_V_rw_full_n),
    .rd_reqs_pipe1_read_V_rw_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_rw_write),
    .wr_reqs_pipe1_read_V_sector_off_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_off_din),
    .wr_reqs_pipe1_read_V_sector_off_full_n(wr_reqs_pipe1_read_V_sector_off_full_n),
    .wr_reqs_pipe1_read_V_sector_off_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_off_write),
    .wr_reqs_pipe1_read_V_sector_num_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_num_din),
    .wr_reqs_pipe1_read_V_sector_num_full_n(wr_reqs_pipe1_read_V_sector_num_full_n),
    .wr_reqs_pipe1_read_V_sector_num_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_num_write),
    .wr_reqs_pipe1_read_V_tag_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_tag_din),
    .wr_reqs_pipe1_read_V_tag_full_n(wr_reqs_pipe1_read_V_tag_full_n),
    .wr_reqs_pipe1_read_V_tag_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_tag_write),
    .wr_reqs_pipe1_read_V_rw_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_rw_din),
    .wr_reqs_pipe1_read_V_rw_full_n(wr_reqs_pipe1_read_V_rw_full_n),
    .wr_reqs_pipe1_read_V_rw_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_rw_write),
    .rd_reqs_pipe1_write_V_sector_off_dout(rd_reqs_pipe1_write_V_sector_off_dout),
    .rd_reqs_pipe1_write_V_sector_off_empty_n(rd_reqs_pipe1_write_V_sector_off_empty_n),
    .rd_reqs_pipe1_write_V_sector_off_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_sector_off_read),
    .rd_reqs_pipe1_write_V_sector_num_dout(rd_reqs_pipe1_write_V_sector_num_dout),
    .rd_reqs_pipe1_write_V_sector_num_empty_n(rd_reqs_pipe1_write_V_sector_num_empty_n),
    .rd_reqs_pipe1_write_V_sector_num_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_sector_num_read),
    .rd_reqs_pipe1_write_V_tag_dout(rd_reqs_pipe1_write_V_tag_dout),
    .rd_reqs_pipe1_write_V_tag_empty_n(rd_reqs_pipe1_write_V_tag_empty_n),
    .rd_reqs_pipe1_write_V_tag_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_tag_read),
    .rd_reqs_pipe1_write_V_rw_dout(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_rw_dout),
    .rd_reqs_pipe1_write_V_rw_empty_n(rd_reqs_pipe1_write_V_rw_empty_n),
    .rd_reqs_pipe1_write_V_rw_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_rw_read),
    .wr_reqs_pipe1_write_V_sector_off_dout(wr_reqs_pipe1_write_V_sector_off_dout),
    .wr_reqs_pipe1_write_V_sector_off_empty_n(wr_reqs_pipe1_write_V_sector_off_empty_n),
    .wr_reqs_pipe1_write_V_sector_off_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_sector_off_read),
    .wr_reqs_pipe1_write_V_sector_num_dout(wr_reqs_pipe1_write_V_sector_num_dout),
    .wr_reqs_pipe1_write_V_sector_num_empty_n(wr_reqs_pipe1_write_V_sector_num_empty_n),
    .wr_reqs_pipe1_write_V_sector_num_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_sector_num_read),
    .wr_reqs_pipe1_write_V_tag_dout(wr_reqs_pipe1_write_V_tag_dout),
    .wr_reqs_pipe1_write_V_tag_empty_n(wr_reqs_pipe1_write_V_tag_empty_n),
    .wr_reqs_pipe1_write_V_tag_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_tag_read),
    .wr_reqs_pipe1_write_V_rw_dout(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_rw_dout),
    .wr_reqs_pipe1_write_V_rw_empty_n(wr_reqs_pipe1_write_V_rw_empty_n),
    .wr_reqs_pipe1_write_V_rw_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_rw_read),
    .rd_reqs_pipe2_read_V_sector_off_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_off_din),
    .rd_reqs_pipe2_read_V_sector_off_full_n(rd_reqs_pipe2_read_V_sector_off_full_n),
    .rd_reqs_pipe2_read_V_sector_off_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_off_write),
    .rd_reqs_pipe2_read_V_sector_num_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_num_din),
    .rd_reqs_pipe2_read_V_sector_num_full_n(rd_reqs_pipe2_read_V_sector_num_full_n),
    .rd_reqs_pipe2_read_V_sector_num_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_num_write),
    .rd_reqs_pipe2_read_V_tag_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_tag_din),
    .rd_reqs_pipe2_read_V_tag_full_n(rd_reqs_pipe2_read_V_tag_full_n),
    .rd_reqs_pipe2_read_V_tag_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_tag_write),
    .rd_reqs_pipe2_read_V_rw_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_rw_din),
    .rd_reqs_pipe2_read_V_rw_full_n(rd_reqs_pipe2_read_V_rw_full_n),
    .rd_reqs_pipe2_read_V_rw_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_rw_write),
    .wr_reqs_pipe2_read_V_sector_off_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_off_din),
    .wr_reqs_pipe2_read_V_sector_off_full_n(wr_reqs_pipe2_read_V_sector_off_full_n),
    .wr_reqs_pipe2_read_V_sector_off_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_off_write),
    .wr_reqs_pipe2_read_V_sector_num_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_num_din),
    .wr_reqs_pipe2_read_V_sector_num_full_n(wr_reqs_pipe2_read_V_sector_num_full_n),
    .wr_reqs_pipe2_read_V_sector_num_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_num_write),
    .wr_reqs_pipe2_read_V_tag_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_tag_din),
    .wr_reqs_pipe2_read_V_tag_full_n(wr_reqs_pipe2_read_V_tag_full_n),
    .wr_reqs_pipe2_read_V_tag_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_tag_write),
    .wr_reqs_pipe2_read_V_rw_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_rw_din),
    .wr_reqs_pipe2_read_V_rw_full_n(wr_reqs_pipe2_read_V_rw_full_n),
    .wr_reqs_pipe2_read_V_rw_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_rw_write),
    .rd_data_valid_pipe1_write_V_dout(pipeline_data_passer_U0_rd_data_valid_pipe1_write_V_dout),
    .rd_data_valid_pipe1_write_V_empty_n(rd_data_valid_pipe1_write_V_empty_n),
    .rd_data_valid_pipe1_write_V_read(pipeline_data_passer_U0_rd_data_valid_pipe1_write_V_read),
    .wr_data_valid_pipe1_write_V_dout(pipeline_data_passer_U0_wr_data_valid_pipe1_write_V_dout),
    .wr_data_valid_pipe1_write_V_empty_n(wr_data_valid_pipe1_write_V_empty_n),
    .wr_data_valid_pipe1_write_V_read(pipeline_data_passer_U0_wr_data_valid_pipe1_write_V_read),
    .rd_data_valid_pipe2_read_V_din(pipeline_data_passer_U0_rd_data_valid_pipe2_read_V_din),
    .rd_data_valid_pipe2_read_V_full_n(rd_data_valid_pipe2_read_V_full_n),
    .rd_data_valid_pipe2_read_V_write(pipeline_data_passer_U0_rd_data_valid_pipe2_read_V_write),
    .wr_data_valid_pipe2_read_V_din(pipeline_data_passer_U0_wr_data_valid_pipe2_read_V_din),
    .wr_data_valid_pipe2_read_V_full_n(wr_data_valid_pipe2_read_V_full_n),
    .wr_data_valid_pipe2_read_V_write(pipeline_data_passer_U0_wr_data_valid_pipe2_read_V_write),
    .rd_kbuf_addr_pipe0_write_V_dout(rd_kbuf_addr_pipe0_write_V_dout),
    .rd_kbuf_addr_pipe0_write_V_empty_n(rd_kbuf_addr_pipe0_write_V_empty_n),
    .rd_kbuf_addr_pipe0_write_V_read(pipeline_data_passer_U0_rd_kbuf_addr_pipe0_write_V_read),
    .wr_kbuf_addr_pipe0_write_V_dout(wr_kbuf_addr_pipe0_write_V_dout),
    .wr_kbuf_addr_pipe0_write_V_empty_n(wr_kbuf_addr_pipe0_write_V_empty_n),
    .wr_kbuf_addr_pipe0_write_V_read(pipeline_data_passer_U0_wr_kbuf_addr_pipe0_write_V_read),
    .rd_kbuf_addr_pipe2_read_V_din(pipeline_data_passer_U0_rd_kbuf_addr_pipe2_read_V_din),
    .rd_kbuf_addr_pipe2_read_V_full_n(rd_kbuf_addr_pipe2_read_V_full_n),
    .rd_kbuf_addr_pipe2_read_V_write(pipeline_data_passer_U0_rd_kbuf_addr_pipe2_read_V_write),
    .wr_kbuf_addr_pipe2_read_V_din(pipeline_data_passer_U0_wr_kbuf_addr_pipe2_read_V_din),
    .wr_kbuf_addr_pipe2_read_V_full_n(wr_kbuf_addr_pipe2_read_V_full_n),
    .wr_kbuf_addr_pipe2_read_V_write(pipeline_data_passer_U0_wr_kbuf_addr_pipe2_read_V_write)
);

pcie_write_multiplexer pcie_write_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_write_multiplexer_U0_ap_done),
    .ap_continue(pcie_write_multiplexer_U0_ap_continue),
    .ap_idle(pcie_write_multiplexer_U0_ap_idle),
    .ap_ready(pcie_write_multiplexer_U0_ap_ready),
    .host_data_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_dout),
    .host_data_pcie_write_req_data_V_last_empty_n(host_data_pcie_write_req_data_V_last_empty_n),
    .host_data_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_read),
    .host_data_pcie_write_req_data_V_data_V_dout(host_data_pcie_write_req_data_V_data_V_dout),
    .host_data_pcie_write_req_data_V_data_V_empty_n(host_data_pcie_write_req_data_V_data_V_empty_n),
    .host_data_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_data_V_read),
    .host_data_pcie_write_req_apply_V_num_dout(host_data_pcie_write_req_apply_V_num_dout),
    .host_data_pcie_write_req_apply_V_num_empty_n(host_data_pcie_write_req_apply_V_num_empty_n),
    .host_data_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_num_read),
    .host_data_pcie_write_req_apply_V_addr_dout(host_data_pcie_write_req_apply_V_addr_dout),
    .host_data_pcie_write_req_apply_V_addr_empty_n(host_data_pcie_write_req_apply_V_addr_empty_n),
    .host_data_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_addr_read),
    .pcie_write_req_data_V_last_din(pcie_write_multiplexer_U0_pcie_write_req_data_V_last_din),
    .pcie_write_req_data_V_last_full_n(before_throttle_pcie_write_req_data_V_last_full_n),
    .pcie_write_req_data_V_last_write(pcie_write_multiplexer_U0_pcie_write_req_data_V_last_write),
    .pcie_write_req_data_V_data_V_din(pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_din),
    .pcie_write_req_data_V_data_V_full_n(before_throttle_pcie_write_req_data_V_data_V_full_n),
    .pcie_write_req_data_V_data_V_write(pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_write),
    .pcie_write_req_apply_V_num_din(pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_din),
    .pcie_write_req_apply_V_num_full_n(before_throttle_pcie_write_req_apply_V_num_full_n),
    .pcie_write_req_apply_V_num_write(pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_write),
    .pcie_write_req_apply_V_addr_din(pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_din),
    .pcie_write_req_apply_V_addr_full_n(before_throttle_pcie_write_req_apply_V_addr_full_n),
    .pcie_write_req_apply_V_addr_write(pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_write),
    .host_rdcmd_fin_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_last_dout),
    .host_rdcmd_fin_pcie_write_req_data_V_last_empty_n(host_rdcmd_fin_pcie_write_req_data_V_last_empty_n),
    .host_rdcmd_fin_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_last_read),
    .host_rdcmd_fin_pcie_write_req_data_V_data_V_dout(host_rdcmd_fin_pcie_write_req_data_V_data_V_dout),
    .host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n(host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n),
    .host_rdcmd_fin_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_read),
    .host_rdcmd_fin_pcie_write_req_apply_V_num_dout(host_rdcmd_fin_pcie_write_req_apply_V_num_dout),
    .host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n(host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n),
    .host_rdcmd_fin_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_read),
    .host_rdcmd_fin_pcie_write_req_apply_V_addr_dout(host_rdcmd_fin_pcie_write_req_apply_V_addr_dout),
    .host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n(host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n),
    .host_rdcmd_fin_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_read),
    .host_wrcmd_fin_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_last_dout),
    .host_wrcmd_fin_pcie_write_req_data_V_last_empty_n(host_wrcmd_fin_pcie_write_req_data_V_last_empty_n),
    .host_wrcmd_fin_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_last_read),
    .host_wrcmd_fin_pcie_write_req_data_V_data_V_dout(host_wrcmd_fin_pcie_write_req_data_V_data_V_dout),
    .host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n(host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n),
    .host_wrcmd_fin_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_read),
    .host_wrcmd_fin_pcie_write_req_apply_V_num_dout(host_wrcmd_fin_pcie_write_req_apply_V_num_dout),
    .host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n(host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n),
    .host_wrcmd_fin_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_read),
    .host_wrcmd_fin_pcie_write_req_apply_V_addr_dout(host_wrcmd_fin_pcie_write_req_apply_V_addr_dout),
    .host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n(host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n),
    .host_wrcmd_fin_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_read),
    .read_mode_device_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_last_dout),
    .read_mode_device_pcie_write_req_data_V_last_empty_n(read_mode_device_pcie_write_req_data_V_last_empty_n),
    .read_mode_device_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_last_read),
    .read_mode_device_pcie_write_req_data_V_data_V_dout(read_mode_device_pcie_write_req_data_V_data_V_dout),
    .read_mode_device_pcie_write_req_data_V_data_V_empty_n(read_mode_device_pcie_write_req_data_V_data_V_empty_n),
    .read_mode_device_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_data_V_read),
    .read_mode_device_pcie_write_req_apply_V_num_dout(read_mode_device_pcie_write_req_apply_V_num_dout),
    .read_mode_device_pcie_write_req_apply_V_num_empty_n(read_mode_device_pcie_write_req_apply_V_num_empty_n),
    .read_mode_device_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_apply_V_num_read),
    .read_mode_device_pcie_write_req_apply_V_addr_dout(read_mode_device_pcie_write_req_apply_V_addr_dout),
    .read_mode_device_pcie_write_req_apply_V_addr_empty_n(read_mode_device_pcie_write_req_apply_V_addr_empty_n),
    .read_mode_device_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_apply_V_addr_read),
    .write_mode_device_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_last_dout),
    .write_mode_device_pcie_write_req_data_V_last_empty_n(write_mode_device_pcie_write_req_data_V_last_empty_n),
    .write_mode_device_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_last_read),
    .write_mode_device_pcie_write_req_data_V_data_V_dout(write_mode_device_pcie_write_req_data_V_data_V_dout),
    .write_mode_device_pcie_write_req_data_V_data_V_empty_n(write_mode_device_pcie_write_req_data_V_data_V_empty_n),
    .write_mode_device_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_data_V_read),
    .write_mode_device_pcie_write_req_apply_V_num_dout(write_mode_device_pcie_write_req_apply_V_num_dout),
    .write_mode_device_pcie_write_req_apply_V_num_empty_n(write_mode_device_pcie_write_req_apply_V_num_empty_n),
    .write_mode_device_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_apply_V_num_read),
    .write_mode_device_pcie_write_req_apply_V_addr_dout(write_mode_device_pcie_write_req_apply_V_addr_dout),
    .write_mode_device_pcie_write_req_apply_V_addr_empty_n(write_mode_device_pcie_write_req_apply_V_addr_empty_n),
    .write_mode_device_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_apply_V_addr_read),
    .cosim_dramA_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_dout),
    .cosim_dramA_write_req_data_V_last_empty_n(cosim_dramA_write_req_data_V_last_empty_n),
    .cosim_dramA_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_read),
    .cosim_dramA_write_req_data_V_data_V_dout(cosim_dramA_write_req_data_V_data_V_dout),
    .cosim_dramA_write_req_data_V_data_V_empty_n(cosim_dramA_write_req_data_V_data_V_empty_n),
    .cosim_dramA_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_data_V_read),
    .cosim_dramA_write_req_apply_V_num_dout(cosim_dramA_write_req_apply_V_num_dout),
    .cosim_dramA_write_req_apply_V_num_empty_n(cosim_dramA_write_req_apply_V_num_empty_n),
    .cosim_dramA_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_num_read),
    .cosim_dramA_write_req_apply_V_addr_dout(cosim_dramA_write_req_apply_V_addr_dout),
    .cosim_dramA_write_req_apply_V_addr_empty_n(cosim_dramA_write_req_apply_V_addr_empty_n),
    .cosim_dramA_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_addr_read),
    .cosim_dramB_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_dout),
    .cosim_dramB_write_req_data_V_last_empty_n(cosim_dramB_write_req_data_V_last_empty_n),
    .cosim_dramB_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_read),
    .cosim_dramB_write_req_data_V_data_V_dout(cosim_dramB_write_req_data_V_data_V_dout),
    .cosim_dramB_write_req_data_V_data_V_empty_n(cosim_dramB_write_req_data_V_data_V_empty_n),
    .cosim_dramB_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_data_V_read),
    .cosim_dramB_write_req_apply_V_num_dout(cosim_dramB_write_req_apply_V_num_dout),
    .cosim_dramB_write_req_apply_V_num_empty_n(cosim_dramB_write_req_apply_V_num_empty_n),
    .cosim_dramB_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_num_read),
    .cosim_dramB_write_req_apply_V_addr_dout(cosim_dramB_write_req_apply_V_addr_dout),
    .cosim_dramB_write_req_apply_V_addr_empty_n(cosim_dramB_write_req_apply_V_addr_empty_n),
    .cosim_dramB_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_addr_read),
    .cosim_dramC_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_dout),
    .cosim_dramC_write_req_data_V_last_empty_n(cosim_dramC_write_req_data_V_last_empty_n),
    .cosim_dramC_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_read),
    .cosim_dramC_write_req_data_V_data_V_dout(cosim_dramC_write_req_data_V_data_V_dout),
    .cosim_dramC_write_req_data_V_data_V_empty_n(cosim_dramC_write_req_data_V_data_V_empty_n),
    .cosim_dramC_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_data_V_read),
    .cosim_dramC_write_req_apply_V_num_dout(cosim_dramC_write_req_apply_V_num_dout),
    .cosim_dramC_write_req_apply_V_num_empty_n(cosim_dramC_write_req_apply_V_num_empty_n),
    .cosim_dramC_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_num_read),
    .cosim_dramC_write_req_apply_V_addr_dout(cosim_dramC_write_req_apply_V_addr_dout),
    .cosim_dramC_write_req_apply_V_addr_empty_n(cosim_dramC_write_req_apply_V_addr_empty_n),
    .cosim_dramC_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_addr_read),
    .cosim_dramD_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_dout),
    .cosim_dramD_write_req_data_V_last_empty_n(cosim_dramD_write_req_data_V_last_empty_n),
    .cosim_dramD_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_read),
    .cosim_dramD_write_req_data_V_data_V_dout(cosim_dramD_write_req_data_V_data_V_dout),
    .cosim_dramD_write_req_data_V_data_V_empty_n(cosim_dramD_write_req_data_V_data_V_empty_n),
    .cosim_dramD_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_data_V_read),
    .cosim_dramD_write_req_apply_V_num_dout(cosim_dramD_write_req_apply_V_num_dout),
    .cosim_dramD_write_req_apply_V_num_empty_n(cosim_dramD_write_req_apply_V_num_empty_n),
    .cosim_dramD_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_num_read),
    .cosim_dramD_write_req_apply_V_addr_dout(cosim_dramD_write_req_apply_V_addr_dout),
    .cosim_dramD_write_req_apply_V_addr_empty_n(cosim_dramD_write_req_apply_V_addr_empty_n),
    .cosim_dramD_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_addr_read)
);

pcie_write_throttle_unit pcie_write_throttle_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_write_throttle_unit_U0_ap_done),
    .ap_continue(pcie_write_throttle_unit_U0_ap_continue),
    .ap_idle(pcie_write_throttle_unit_U0_ap_idle),
    .ap_ready(pcie_write_throttle_unit_U0_ap_ready),
    .dma_write_throttle_params_V_dout(dma_write_throttle_params_V_dout),
    .dma_write_throttle_params_V_empty_n(dma_write_throttle_params_V_empty_n),
    .dma_write_throttle_params_V_read(pcie_write_throttle_unit_U0_dma_write_throttle_params_V_read),
    .before_throttle_pcie_write_req_data_V_last_dout(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_last_dout),
    .before_throttle_pcie_write_req_data_V_last_empty_n(before_throttle_pcie_write_req_data_V_last_empty_n),
    .before_throttle_pcie_write_req_data_V_last_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_last_read),
    .before_throttle_pcie_write_req_data_V_data_V_dout(before_throttle_pcie_write_req_data_V_data_V_dout),
    .before_throttle_pcie_write_req_data_V_data_V_empty_n(before_throttle_pcie_write_req_data_V_data_V_empty_n),
    .before_throttle_pcie_write_req_data_V_data_V_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_data_V_read),
    .before_throttle_pcie_write_req_apply_V_num_dout(before_throttle_pcie_write_req_apply_V_num_dout),
    .before_throttle_pcie_write_req_apply_V_num_empty_n(before_throttle_pcie_write_req_apply_V_num_empty_n),
    .before_throttle_pcie_write_req_apply_V_num_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_apply_V_num_read),
    .before_throttle_pcie_write_req_apply_V_addr_dout(before_throttle_pcie_write_req_apply_V_addr_dout),
    .before_throttle_pcie_write_req_apply_V_addr_empty_n(before_throttle_pcie_write_req_apply_V_addr_empty_n),
    .before_throttle_pcie_write_req_apply_V_addr_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_apply_V_addr_read),
    .pcie_write_req_apply_V_num_din(pcie_write_throttle_unit_U0_pcie_write_req_apply_V_num_din),
    .pcie_write_req_apply_V_num_full_n(pcie_write_req_apply_V_num_full_n),
    .pcie_write_req_apply_V_num_write(pcie_write_throttle_unit_U0_pcie_write_req_apply_V_num_write),
    .pcie_write_req_apply_V_addr_din(pcie_write_throttle_unit_U0_pcie_write_req_apply_V_addr_din),
    .pcie_write_req_apply_V_addr_full_n(pcie_write_req_apply_V_addr_full_n),
    .pcie_write_req_apply_V_addr_write(pcie_write_throttle_unit_U0_pcie_write_req_apply_V_addr_write),
    .pcie_write_req_data_V_last_din(pcie_write_throttle_unit_U0_pcie_write_req_data_V_last_din),
    .pcie_write_req_data_V_last_full_n(pcie_write_req_data_V_last_full_n),
    .pcie_write_req_data_V_last_write(pcie_write_throttle_unit_U0_pcie_write_req_data_V_last_write),
    .pcie_write_req_data_V_data_V_din(pcie_write_throttle_unit_U0_pcie_write_req_data_V_data_V_din),
    .pcie_write_req_data_V_data_V_full_n(pcie_write_req_data_V_data_V_full_n),
    .pcie_write_req_data_V_data_V_write(pcie_write_throttle_unit_U0_pcie_write_req_data_V_data_V_write)
);

dram_read_req_multiplexer dram_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_read_req_multiplexer_U0_ap_done),
    .ap_continue(dram_read_req_multiplexer_U0_ap_continue),
    .ap_idle(dram_read_req_multiplexer_U0_ap_idle),
    .ap_ready(dram_read_req_multiplexer_U0_ap_ready),
    .host_dram_read_req_V_num_dout(after_delay_host_dram_read_req_V_num_dout),
    .host_dram_read_req_V_num_empty_n(after_delay_host_dram_read_req_V_num_empty_n),
    .host_dram_read_req_V_num_read(dram_read_req_multiplexer_U0_host_dram_read_req_V_num_read),
    .host_dram_read_req_V_addr_dout(after_delay_host_dram_read_req_V_addr_dout),
    .host_dram_read_req_V_addr_empty_n(after_delay_host_dram_read_req_V_addr_empty_n),
    .host_dram_read_req_V_addr_read(dram_read_req_multiplexer_U0_host_dram_read_req_V_addr_read),
    .device_dram_read_req_V_num_dout(after_delay_device_dram_read_req_V_num_dout),
    .device_dram_read_req_V_num_empty_n(after_delay_device_dram_read_req_V_num_empty_n),
    .device_dram_read_req_V_num_read(dram_read_req_multiplexer_U0_device_dram_read_req_V_num_read),
    .device_dram_read_req_V_addr_dout(after_delay_device_dram_read_req_V_addr_dout),
    .device_dram_read_req_V_addr_empty_n(after_delay_device_dram_read_req_V_addr_empty_n),
    .device_dram_read_req_V_addr_read(dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_read),
    .unified_dram_read_req_V_num_din(dram_read_req_multiplexer_U0_unified_dram_read_req_V_num_din),
    .unified_dram_read_req_V_num_full_n(after_delay_unified_dram_read_req_V_num_full_n),
    .unified_dram_read_req_V_num_write(dram_read_req_multiplexer_U0_unified_dram_read_req_V_num_write),
    .unified_dram_read_req_V_addr_din(dram_read_req_multiplexer_U0_unified_dram_read_req_V_addr_din),
    .unified_dram_read_req_V_addr_full_n(after_delay_unified_dram_read_req_V_addr_full_n),
    .unified_dram_read_req_V_addr_write(dram_read_req_multiplexer_U0_unified_dram_read_req_V_addr_write),
    .release_device_dram_resp_buf_flits_V_dout(dram_read_req_multiplexer_U0_release_device_dram_resp_buf_flits_V_dout),
    .release_device_dram_resp_buf_flits_V_empty_n(release_device_dram_resp_buf_flits_V_empty_n),
    .release_device_dram_resp_buf_flits_V_read(dram_read_req_multiplexer_U0_release_device_dram_resp_buf_flits_V_read),
    .dram_read_context_write_V_din(dram_read_req_multiplexer_U0_dram_read_context_write_V_din),
    .dram_read_context_write_V_full_n(dram_read_context_V_full_n),
    .dram_read_context_write_V_write(dram_read_req_multiplexer_U0_dram_read_context_write_V_write)
);

dram_read_resp_multiplexer dram_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_read_resp_multiplexer_U0_ap_done),
    .ap_continue(dram_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(dram_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(dram_read_resp_multiplexer_U0_ap_ready),
    .host_dram_read_resp_V_last_din(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_last_din),
    .host_dram_read_resp_V_last_full_n(host_dram_read_resp_V_last_full_n),
    .host_dram_read_resp_V_last_write(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_last_write),
    .host_dram_read_resp_V_data_V_din(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_data_V_din),
    .host_dram_read_resp_V_data_V_full_n(host_dram_read_resp_V_data_V_full_n),
    .host_dram_read_resp_V_data_V_write(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_data_V_write),
    .device_dram_read_resp_V_last_din(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_din),
    .device_dram_read_resp_V_last_full_n(device_dram_read_resp_V_last_full_n),
    .device_dram_read_resp_V_last_write(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_write),
    .device_dram_read_resp_V_data_V_din(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_din),
    .device_dram_read_resp_V_data_V_full_n(device_dram_read_resp_V_data_V_full_n),
    .device_dram_read_resp_V_data_V_write(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_write),
    .release_device_dram_resp_buf_flits_V_din(dram_read_resp_multiplexer_U0_release_device_dram_resp_buf_flits_V_din),
    .release_device_dram_resp_buf_flits_V_full_n(release_device_dram_resp_buf_flits_V_full_n),
    .release_device_dram_resp_buf_flits_V_write(dram_read_resp_multiplexer_U0_release_device_dram_resp_buf_flits_V_write),
    .after_throttle_unified_dram_read_resp_V_last_dout(dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_last_dout),
    .after_throttle_unified_dram_read_resp_V_last_empty_n(after_throttle_unified_dram_read_resp_V_last_empty_n),
    .after_throttle_unified_dram_read_resp_V_last_read(dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_last_read),
    .after_throttle_unified_dram_read_resp_V_data_V_dout(after_throttle_unified_dram_read_resp_V_data_V_dout),
    .after_throttle_unified_dram_read_resp_V_data_V_empty_n(after_throttle_unified_dram_read_resp_V_data_V_empty_n),
    .after_throttle_unified_dram_read_resp_V_data_V_read(dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_data_V_read),
    .dram_read_context_read_V_dout(dram_read_resp_multiplexer_U0_dram_read_context_read_V_dout),
    .dram_read_context_read_V_empty_n(dram_read_context_V_empty_n),
    .dram_read_context_read_V_read(dram_read_resp_multiplexer_U0_dram_read_context_read_V_read)
);

dram_read_throttle_unit dram_read_throttle_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_read_throttle_unit_U0_ap_done),
    .ap_continue(dram_read_throttle_unit_U0_ap_continue),
    .ap_idle(dram_read_throttle_unit_U0_ap_idle),
    .ap_ready(dram_read_throttle_unit_U0_ap_ready),
    .drive_read_throttle_params_V_dout(drive_read_throttle_params_V_dout),
    .drive_read_throttle_params_V_empty_n(drive_read_throttle_params_V_empty_n),
    .drive_read_throttle_params_V_read(dram_read_throttle_unit_U0_drive_read_throttle_params_V_read),
    .before_throttle_unified_dram_read_resp_V_last_dout(dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_last_dout),
    .before_throttle_unified_dram_read_resp_V_last_empty_n(before_throttle_unified_dram_read_resp_V_last_empty_n),
    .before_throttle_unified_dram_read_resp_V_last_read(dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_last_read),
    .before_throttle_unified_dram_read_resp_V_data_V_dout(before_throttle_unified_dram_read_resp_V_data_V_dout),
    .before_throttle_unified_dram_read_resp_V_data_V_empty_n(before_throttle_unified_dram_read_resp_V_data_V_empty_n),
    .before_throttle_unified_dram_read_resp_V_data_V_read(dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_data_V_read),
    .after_throttle_unified_dram_read_resp_V_last_din(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_last_din),
    .after_throttle_unified_dram_read_resp_V_last_full_n(after_throttle_unified_dram_read_resp_V_last_full_n),
    .after_throttle_unified_dram_read_resp_V_last_write(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_last_write),
    .after_throttle_unified_dram_read_resp_V_data_V_din(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_data_V_din),
    .after_throttle_unified_dram_read_resp_V_data_V_full_n(after_throttle_unified_dram_read_resp_V_data_V_full_n),
    .after_throttle_unified_dram_read_resp_V_data_V_write(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_data_V_write)
);

dram_write_req_time_marker dram_write_req_time_marker_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_write_req_time_marker_U0_ap_done),
    .ap_continue(dram_write_req_time_marker_U0_ap_continue),
    .ap_idle(dram_write_req_time_marker_U0_ap_idle),
    .ap_ready(dram_write_req_time_marker_U0_ap_ready),
    .host_dram_write_req_data_V_last_dout(dram_write_req_time_marker_U0_host_dram_write_req_data_V_last_dout),
    .host_dram_write_req_data_V_last_empty_n(after_mux_dram_write_req_data_V_last_empty_n),
    .host_dram_write_req_data_V_last_read(dram_write_req_time_marker_U0_host_dram_write_req_data_V_last_read),
    .host_dram_write_req_data_V_data_V_dout(after_mux_dram_write_req_data_V_data_V_dout),
    .host_dram_write_req_data_V_data_V_empty_n(after_mux_dram_write_req_data_V_data_V_empty_n),
    .host_dram_write_req_data_V_data_V_read(dram_write_req_time_marker_U0_host_dram_write_req_data_V_data_V_read),
    .host_dram_write_req_apply_V_num_dout(after_mux_dram_write_req_apply_V_num_dout),
    .host_dram_write_req_apply_V_num_empty_n(after_mux_dram_write_req_apply_V_num_empty_n),
    .host_dram_write_req_apply_V_num_read(dram_write_req_time_marker_U0_host_dram_write_req_apply_V_num_read),
    .host_dram_write_req_apply_V_addr_dout(after_mux_dram_write_req_apply_V_addr_dout),
    .host_dram_write_req_apply_V_addr_empty_n(after_mux_dram_write_req_apply_V_addr_empty_n),
    .host_dram_write_req_apply_V_addr_read(dram_write_req_time_marker_U0_host_dram_write_req_apply_V_addr_read),
    .before_delay_dram_write_req_data_V_last_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_last_din),
    .before_delay_dram_write_req_data_V_last_full_n(before_delay_dram_write_req_data_V_last_full_n),
    .before_delay_dram_write_req_data_V_last_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_last_write),
    .before_delay_dram_write_req_data_V_data_V_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_data_V_din),
    .before_delay_dram_write_req_data_V_data_V_full_n(before_delay_dram_write_req_data_V_data_V_full_n),
    .before_delay_dram_write_req_data_V_data_V_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_data_V_write),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_num_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_din),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_num_full_n(before_delay_dram_write_req_apply_with_time_V_req_apply_num_full_n),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_num_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_write),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_addr_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_din),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_addr_full_n(before_delay_dram_write_req_apply_with_time_V_req_apply_addr_full_n),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_addr_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_write),
    .before_delay_dram_write_req_apply_with_time_V_time_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_time_din),
    .before_delay_dram_write_req_apply_with_time_V_time_full_n(before_delay_dram_write_req_apply_with_time_V_time_full_n),
    .before_delay_dram_write_req_apply_with_time_V_time_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_time_write)
);

dram_write_delay_unit dram_write_delay_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_write_delay_unit_U0_ap_done),
    .ap_continue(dram_write_delay_unit_U0_ap_continue),
    .ap_idle(dram_write_delay_unit_U0_ap_idle),
    .ap_ready(dram_write_delay_unit_U0_ap_ready),
    .device_write_delay_cycle_cnts_V_dout(drive_write_delay_cycle_cnts_V_dout),
    .device_write_delay_cycle_cnts_V_empty_n(drive_write_delay_cycle_cnts_V_empty_n),
    .device_write_delay_cycle_cnts_V_read(dram_write_delay_unit_U0_device_write_delay_cycle_cnts_V_read),
    .before_delay_dram_write_req_data_V_last_dout(dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_last_dout),
    .before_delay_dram_write_req_data_V_last_empty_n(before_delay_dram_write_req_data_V_last_empty_n),
    .before_delay_dram_write_req_data_V_last_read(dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_last_read),
    .before_delay_dram_write_req_data_V_data_V_dout(before_delay_dram_write_req_data_V_data_V_dout),
    .before_delay_dram_write_req_data_V_data_V_empty_n(before_delay_dram_write_req_data_V_data_V_empty_n),
    .before_delay_dram_write_req_data_V_data_V_read(dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_data_V_read),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_num_dout(before_delay_dram_write_req_apply_with_time_V_req_apply_num_dout),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_num_empty_n(before_delay_dram_write_req_apply_with_time_V_req_apply_num_empty_n),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_num_read(dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_read),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_addr_dout(before_delay_dram_write_req_apply_with_time_V_req_apply_addr_dout),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_addr_empty_n(before_delay_dram_write_req_apply_with_time_V_req_apply_addr_empty_n),
    .before_delay_dram_write_req_apply_with_time_V_req_apply_addr_read(dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_read),
    .before_delay_dram_write_req_apply_with_time_V_time_dout(before_delay_dram_write_req_apply_with_time_V_time_dout),
    .before_delay_dram_write_req_apply_with_time_V_time_empty_n(before_delay_dram_write_req_apply_with_time_V_time_empty_n),
    .before_delay_dram_write_req_apply_with_time_V_time_read(dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_time_read),
    .before_throttle_unified_dram_write_req_data_V_last_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_last_din),
    .before_throttle_unified_dram_write_req_data_V_last_full_n(before_throttle_unified_dram_write_req_data_V_last_full_n),
    .before_throttle_unified_dram_write_req_data_V_last_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_last_write),
    .before_throttle_unified_dram_write_req_data_V_data_V_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_din),
    .before_throttle_unified_dram_write_req_data_V_data_V_full_n(before_throttle_unified_dram_write_req_data_V_data_V_full_n),
    .before_throttle_unified_dram_write_req_data_V_data_V_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_write),
    .before_throttle_unified_dram_write_req_apply_V_num_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_din),
    .before_throttle_unified_dram_write_req_apply_V_num_full_n(before_throttle_unified_dram_write_req_apply_V_num_full_n),
    .before_throttle_unified_dram_write_req_apply_V_num_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_write),
    .before_throttle_unified_dram_write_req_apply_V_addr_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_din),
    .before_throttle_unified_dram_write_req_apply_V_addr_full_n(before_throttle_unified_dram_write_req_apply_V_addr_full_n),
    .before_throttle_unified_dram_write_req_apply_V_addr_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_write)
);

dram_write_throttle_unit dram_write_throttle_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(dram_write_throttle_unit_U0_ap_done),
    .ap_continue(dram_write_throttle_unit_U0_ap_continue),
    .ap_idle(dram_write_throttle_unit_U0_ap_idle),
    .ap_ready(dram_write_throttle_unit_U0_ap_ready),
    
    
    .drive_write_throttle_params_V_dout(drive_write_throttle_params_V_dout),
    .drive_write_throttle_params_V_empty_n(drive_write_throttle_params_V_empty_n),
    .drive_write_throttle_params_V_read(dram_write_throttle_unit_U0_drive_write_throttle_params_V_read),
    .before_throttle_unified_dram_write_req_data_V_last_dout(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_last_dout),
    .before_throttle_unified_dram_write_req_data_V_last_empty_n(before_throttle_unified_dram_write_req_data_V_last_empty_n),
    .before_throttle_unified_dram_write_req_data_V_last_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_last_read),
    .before_throttle_unified_dram_write_req_data_V_data_V_dout(before_throttle_unified_dram_write_req_data_V_data_V_dout),
    .before_throttle_unified_dram_write_req_data_V_data_V_empty_n(before_throttle_unified_dram_write_req_data_V_data_V_empty_n),
    .before_throttle_unified_dram_write_req_data_V_data_V_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_read),
    .before_throttle_unified_dram_write_req_apply_V_num_dout(before_throttle_unified_dram_write_req_apply_V_num_dout),
    .before_throttle_unified_dram_write_req_apply_V_num_empty_n(before_throttle_unified_dram_write_req_apply_V_num_empty_n),
    .before_throttle_unified_dram_write_req_apply_V_num_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_read),
    .before_throttle_unified_dram_write_req_apply_V_addr_dout(before_throttle_unified_dram_write_req_apply_V_addr_dout),
    .before_throttle_unified_dram_write_req_apply_V_addr_empty_n(before_throttle_unified_dram_write_req_apply_V_addr_empty_n),
    .before_throttle_unified_dram_write_req_apply_V_addr_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_read),
    .after_throttle_unified_dram_write_req_data_V_last_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_last_din),
    .after_throttle_unified_dram_write_req_data_V_last_full_n(after_throttle_unified_dram_write_req_data_V_last_full_n),
    .after_throttle_unified_dram_write_req_data_V_last_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_last_write),
    .after_throttle_unified_dram_write_req_data_V_data_V_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_data_V_din),
    .after_throttle_unified_dram_write_req_data_V_data_V_full_n(after_throttle_unified_dram_write_req_data_V_data_V_full_n),
    .after_throttle_unified_dram_write_req_data_V_data_V_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_data_V_write),
    .after_throttle_unified_dram_write_req_apply_V_num_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_num_din),
    .after_throttle_unified_dram_write_req_apply_V_num_full_n(after_throttle_unified_dram_write_req_apply_V_num_full_n),
    .after_throttle_unified_dram_write_req_apply_V_num_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_num_write),
    .after_throttle_unified_dram_write_req_apply_V_addr_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_addr_din),
    .after_throttle_unified_dram_write_req_apply_V_addr_full_n(after_throttle_unified_dram_write_req_apply_V_addr_full_n),
    .after_throttle_unified_dram_write_req_apply_V_addr_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_addr_write)
);

dram_read_req_time_marker dram_read_req_time_marker_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_read_req_time_marker_U0_ap_done),
    .ap_continue(dram_read_req_time_marker_U0_ap_continue),
    .ap_idle(dram_read_req_time_marker_U0_ap_idle),
    .ap_ready(dram_read_req_time_marker_U0_ap_ready),
    .before_delay_host_dram_read_req_V_num_dout(host_dram_read_req_V_num_dout),
    .before_delay_host_dram_read_req_V_num_empty_n(host_dram_read_req_V_num_empty_n),
    .before_delay_host_dram_read_req_V_num_read(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_V_num_read),
    .before_delay_host_dram_read_req_V_addr_dout(host_dram_read_req_V_addr_dout),
    .before_delay_host_dram_read_req_V_addr_empty_n(host_dram_read_req_V_addr_empty_n),
    .before_delay_host_dram_read_req_V_addr_read(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_V_addr_read),
    .before_delay_host_dram_read_req_with_time_V_req_num_din(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_num_din),
    .before_delay_host_dram_read_req_with_time_V_req_num_full_n(before_delay_host_dram_read_req_with_time_V_req_num_full_n),
    .before_delay_host_dram_read_req_with_time_V_req_num_write(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_num_write),
    .before_delay_host_dram_read_req_with_time_V_req_addr_din(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_addr_din),
    .before_delay_host_dram_read_req_with_time_V_req_addr_full_n(before_delay_host_dram_read_req_with_time_V_req_addr_full_n),
    .before_delay_host_dram_read_req_with_time_V_req_addr_write(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_addr_write),
    .before_delay_host_dram_read_req_with_time_V_time_din(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_time_din),
    .before_delay_host_dram_read_req_with_time_V_time_full_n(before_delay_host_dram_read_req_with_time_V_time_full_n),
    .before_delay_host_dram_read_req_with_time_V_time_write(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_time_write),
    .before_delay_device_dram_read_req_V_num_dout(device_dram_read_req_V_num_dout),
    .before_delay_device_dram_read_req_V_num_empty_n(device_dram_read_req_V_num_empty_n),
    .before_delay_device_dram_read_req_V_num_read(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_V_num_read),
    .before_delay_device_dram_read_req_V_addr_dout(device_dram_read_req_V_addr_dout),
    .before_delay_device_dram_read_req_V_addr_empty_n(device_dram_read_req_V_addr_empty_n),
    .before_delay_device_dram_read_req_V_addr_read(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_V_addr_read),
    .before_delay_device_dram_read_req_with_time_V_req_num_din(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_num_din),
    .before_delay_device_dram_read_req_with_time_V_req_num_full_n(before_delay_device_dram_read_req_with_time_V_req_num_full_n),
    .before_delay_device_dram_read_req_with_time_V_req_num_write(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_num_write),
    .before_delay_device_dram_read_req_with_time_V_req_addr_din(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_addr_din),
    .before_delay_device_dram_read_req_with_time_V_req_addr_full_n(before_delay_device_dram_read_req_with_time_V_req_addr_full_n),
    .before_delay_device_dram_read_req_with_time_V_req_addr_write(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_addr_write),
    .before_delay_device_dram_read_req_with_time_V_time_din(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_time_din),
    .before_delay_device_dram_read_req_with_time_V_time_full_n(before_delay_device_dram_read_req_with_time_V_time_full_n),
    .before_delay_device_dram_read_req_with_time_V_time_write(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_time_write)
);

dram_read_delay_unit dram_read_delay_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_read_delay_unit_U0_ap_done),
    .ap_continue(dram_read_delay_unit_U0_ap_continue),
    .ap_idle(dram_read_delay_unit_U0_ap_idle),
    .ap_ready(dram_read_delay_unit_U0_ap_ready),
    .device_read_delay_cycle_cnts_V_dout(drive_read_delay_cycle_cnts_V_dout),
    .device_read_delay_cycle_cnts_V_empty_n(drive_read_delay_cycle_cnts_V_empty_n),
    .device_read_delay_cycle_cnts_V_read(dram_read_delay_unit_U0_device_read_delay_cycle_cnts_V_read),
    .before_delay_host_dram_read_req_with_time_V_req_num_dout(before_delay_host_dram_read_req_with_time_V_req_num_dout),
    .before_delay_host_dram_read_req_with_time_V_req_num_empty_n(before_delay_host_dram_read_req_with_time_V_req_num_empty_n),
    .before_delay_host_dram_read_req_with_time_V_req_num_read(dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_req_num_read),
    .before_delay_host_dram_read_req_with_time_V_req_addr_dout(before_delay_host_dram_read_req_with_time_V_req_addr_dout),
    .before_delay_host_dram_read_req_with_time_V_req_addr_empty_n(before_delay_host_dram_read_req_with_time_V_req_addr_empty_n),
    .before_delay_host_dram_read_req_with_time_V_req_addr_read(dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_req_addr_read),
    .before_delay_host_dram_read_req_with_time_V_time_dout(before_delay_host_dram_read_req_with_time_V_time_dout),
    .before_delay_host_dram_read_req_with_time_V_time_empty_n(before_delay_host_dram_read_req_with_time_V_time_empty_n),
    .before_delay_host_dram_read_req_with_time_V_time_read(dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_time_read),
    .after_delay_host_dram_read_req_V_num_din(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_num_din),
    .after_delay_host_dram_read_req_V_num_full_n(after_delay_host_dram_read_req_V_num_full_n),
    .after_delay_host_dram_read_req_V_num_write(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_num_write),
    .after_delay_host_dram_read_req_V_addr_din(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_addr_din),
    .after_delay_host_dram_read_req_V_addr_full_n(after_delay_host_dram_read_req_V_addr_full_n),
    .after_delay_host_dram_read_req_V_addr_write(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_addr_write),
    .before_delay_device_dram_read_req_with_time_V_req_num_dout(before_delay_device_dram_read_req_with_time_V_req_num_dout),
    .before_delay_device_dram_read_req_with_time_V_req_num_empty_n(before_delay_device_dram_read_req_with_time_V_req_num_empty_n),
    .before_delay_device_dram_read_req_with_time_V_req_num_read(dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_req_num_read),
    .before_delay_device_dram_read_req_with_time_V_req_addr_dout(before_delay_device_dram_read_req_with_time_V_req_addr_dout),
    .before_delay_device_dram_read_req_with_time_V_req_addr_empty_n(before_delay_device_dram_read_req_with_time_V_req_addr_empty_n),
    .before_delay_device_dram_read_req_with_time_V_req_addr_read(dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_req_addr_read),
    .before_delay_device_dram_read_req_with_time_V_time_dout(before_delay_device_dram_read_req_with_time_V_time_dout),
    .before_delay_device_dram_read_req_with_time_V_time_empty_n(before_delay_device_dram_read_req_with_time_V_time_empty_n),
    .before_delay_device_dram_read_req_with_time_V_time_read(dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_time_read),
    .after_delay_device_dram_read_req_V_num_din(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_num_din),
    .after_delay_device_dram_read_req_V_num_full_n(after_delay_device_dram_read_req_V_num_full_n),
    .after_delay_device_dram_read_req_V_num_write(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_num_write),
    .after_delay_device_dram_read_req_V_addr_din(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_addr_din),
    .after_delay_device_dram_read_req_V_addr_full_n(after_delay_device_dram_read_req_V_addr_full_n),
    .after_delay_device_dram_read_req_V_addr_write(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_addr_write)
);

pipe0_dram_dispatcher pipe0_dram_dispatcher_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipe0_dram_dispatcher_U0_ap_done),
    .ap_continue(pipe0_dram_dispatcher_U0_ap_continue),
    .ap_idle(pipe0_dram_dispatcher_U0_ap_idle),
    .ap_ready(pipe0_dram_dispatcher_U0_ap_ready),
    .after_delay_unified_dram_read_req_V_num_dout(after_delay_unified_dram_read_req_V_num_dout),
    .after_delay_unified_dram_read_req_V_num_empty_n(after_delay_unified_dram_read_req_V_num_empty_n),
    .after_delay_unified_dram_read_req_V_num_read(pipe0_dram_dispatcher_U0_after_delay_unified_dram_read_req_V_num_read),
    .after_delay_unified_dram_read_req_V_addr_dout(after_delay_unified_dram_read_req_V_addr_dout),
    .after_delay_unified_dram_read_req_V_addr_empty_n(after_delay_unified_dram_read_req_V_addr_empty_n),
    .after_delay_unified_dram_read_req_V_addr_read(pipe0_dram_dispatcher_U0_after_delay_unified_dram_read_req_V_addr_read),
    .after_throttle_unified_dram_write_req_apply_V_num_dout(after_throttle_unified_dram_write_req_apply_V_num_dout),
    .after_throttle_unified_dram_write_req_apply_V_num_empty_n(after_throttle_unified_dram_write_req_apply_V_num_empty_n),
    .after_throttle_unified_dram_write_req_apply_V_num_read(pipe0_dram_dispatcher_U0_after_throttle_unified_dram_write_req_apply_V_num_read),
    .after_throttle_unified_dram_write_req_apply_V_addr_dout(after_throttle_unified_dram_write_req_apply_V_addr_dout),
    .after_throttle_unified_dram_write_req_apply_V_addr_empty_n(after_throttle_unified_dram_write_req_apply_V_addr_empty_n),
    .after_throttle_unified_dram_write_req_apply_V_addr_read(pipe0_dram_dispatcher_U0_after_throttle_unified_dram_write_req_apply_V_addr_read),
    .dramA_read_req_V_num_din(pipe0_dram_dispatcher_U0_dramA_read_req_V_num_din),
    .dramA_read_req_V_num_full_n(cosim_dramA_read_req_V_num_full_n),
    .dramA_read_req_V_num_write(pipe0_dram_dispatcher_U0_dramA_read_req_V_num_write),
    .dramA_read_req_V_addr_din(pipe0_dram_dispatcher_U0_dramA_read_req_V_addr_din),
    .dramA_read_req_V_addr_full_n(cosim_dramA_read_req_V_addr_full_n),
    .dramA_read_req_V_addr_write(pipe0_dram_dispatcher_U0_dramA_read_req_V_addr_write),
    .dramA_write_req_apply_V_num_din(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_num_din),
    .dramA_write_req_apply_V_num_full_n(cosim_dramA_write_req_apply_V_num_full_n),
    .dramA_write_req_apply_V_num_write(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_num_write),
    .dramA_write_req_apply_V_addr_din(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_addr_din),
    .dramA_write_req_apply_V_addr_full_n(cosim_dramA_write_req_apply_V_addr_full_n),
    .dramA_write_req_apply_V_addr_write(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_addr_write),
    .dramB_read_req_V_num_din(pipe0_dram_dispatcher_U0_dramB_read_req_V_num_din),
    .dramB_read_req_V_num_full_n(cosim_dramB_read_req_V_num_full_n),
    .dramB_read_req_V_num_write(pipe0_dram_dispatcher_U0_dramB_read_req_V_num_write),
    .dramB_read_req_V_addr_din(pipe0_dram_dispatcher_U0_dramB_read_req_V_addr_din),
    .dramB_read_req_V_addr_full_n(cosim_dramB_read_req_V_addr_full_n),
    .dramB_read_req_V_addr_write(pipe0_dram_dispatcher_U0_dramB_read_req_V_addr_write),
    .dramB_write_req_apply_V_num_din(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_num_din),
    .dramB_write_req_apply_V_num_full_n(cosim_dramB_write_req_apply_V_num_full_n),
    .dramB_write_req_apply_V_num_write(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_num_write),
    .dramB_write_req_apply_V_addr_din(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_addr_din),
    .dramB_write_req_apply_V_addr_full_n(cosim_dramB_write_req_apply_V_addr_full_n),
    .dramB_write_req_apply_V_addr_write(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_addr_write),
    .dramC_read_req_V_num_din(pipe0_dram_dispatcher_U0_dramC_read_req_V_num_din),
    .dramC_read_req_V_num_full_n(cosim_dramC_read_req_V_num_full_n),
    .dramC_read_req_V_num_write(pipe0_dram_dispatcher_U0_dramC_read_req_V_num_write),
    .dramC_read_req_V_addr_din(pipe0_dram_dispatcher_U0_dramC_read_req_V_addr_din),
    .dramC_read_req_V_addr_full_n(cosim_dramC_read_req_V_addr_full_n),
    .dramC_read_req_V_addr_write(pipe0_dram_dispatcher_U0_dramC_read_req_V_addr_write),
    .dramC_write_req_apply_V_num_din(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_num_din),
    .dramC_write_req_apply_V_num_full_n(cosim_dramC_write_req_apply_V_num_full_n),
    .dramC_write_req_apply_V_num_write(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_num_write),
    .dramC_write_req_apply_V_addr_din(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_addr_din),
    .dramC_write_req_apply_V_addr_full_n(cosim_dramC_write_req_apply_V_addr_full_n),
    .dramC_write_req_apply_V_addr_write(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_addr_write),
    .dramD_read_req_V_num_din(pipe0_dram_dispatcher_U0_dramD_read_req_V_num_din),
    .dramD_read_req_V_num_full_n(cosim_dramD_read_req_V_num_full_n),
    .dramD_read_req_V_num_write(pipe0_dram_dispatcher_U0_dramD_read_req_V_num_write),
    .dramD_read_req_V_addr_din(pipe0_dram_dispatcher_U0_dramD_read_req_V_addr_din),
    .dramD_read_req_V_addr_full_n(cosim_dramD_read_req_V_addr_full_n),
    .dramD_read_req_V_addr_write(pipe0_dram_dispatcher_U0_dramD_read_req_V_addr_write),
    .dramD_write_req_apply_V_num_din(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_num_din),
    .dramD_write_req_apply_V_num_full_n(cosim_dramD_write_req_apply_V_num_full_n),
    .dramD_write_req_apply_V_num_write(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_num_write),
    .dramD_write_req_apply_V_addr_din(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_addr_din),
    .dramD_write_req_apply_V_addr_full_n(cosim_dramD_write_req_apply_V_addr_full_n),
    .dramD_write_req_apply_V_addr_write(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_addr_write),
    .unified_dram_dispatcher_write_context_V_bank_id_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_din),
    .unified_dram_dispatcher_write_context_V_bank_id_full_n(unified_dram_dispatcher_write_context_V_bank_id_full_n),
    .unified_dram_dispatcher_write_context_V_bank_id_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_write),
    .unified_dram_dispatcher_write_context_V_end_bank_id_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_din),
    .unified_dram_dispatcher_write_context_V_end_bank_id_full_n(unified_dram_dispatcher_write_context_V_end_bank_id_full_n),
    .unified_dram_dispatcher_write_context_V_end_bank_id_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_write),
    .unified_dram_dispatcher_write_context_V_before_boundry_num_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_din),
    .unified_dram_dispatcher_write_context_V_before_boundry_num_full_n(unified_dram_dispatcher_write_context_V_before_boundry_num_full_n),
    .unified_dram_dispatcher_write_context_V_before_boundry_num_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_write),
    .unified_dram_dispatcher_write_context_V_cmd_num_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_din),
    .unified_dram_dispatcher_write_context_V_cmd_num_full_n(unified_dram_dispatcher_write_context_V_cmd_num_full_n),
    .unified_dram_dispatcher_write_context_V_cmd_num_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_write),
    .unified_dram_dispatcher_read_context_V_bank_id_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_din),
    .unified_dram_dispatcher_read_context_V_bank_id_full_n(unified_dram_dispatcher_read_context_V_bank_id_full_n),
    .unified_dram_dispatcher_read_context_V_bank_id_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_write),
    .unified_dram_dispatcher_read_context_V_end_bank_id_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_din),
    .unified_dram_dispatcher_read_context_V_end_bank_id_full_n(unified_dram_dispatcher_read_context_V_end_bank_id_full_n),
    .unified_dram_dispatcher_read_context_V_end_bank_id_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_write),
    .unified_dram_dispatcher_read_context_V_cmd_num_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_din),
    .unified_dram_dispatcher_read_context_V_cmd_num_full_n(unified_dram_dispatcher_read_context_V_cmd_num_full_n),
    .unified_dram_dispatcher_read_context_V_cmd_num_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_write)
);

pipe1_dram_dispatcher pipe1_dram_dispatcher_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(pipe1_dram_dispatcher_U0_ap_done),
    .ap_continue(pipe1_dram_dispatcher_U0_ap_continue),
    .ap_idle(pipe1_dram_dispatcher_U0_ap_idle),
    .ap_ready(pipe1_dram_dispatcher_U0_ap_ready),
    
    
    .unified_dram_read_resp_V_last_din(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_last_din),
    .unified_dram_read_resp_V_last_full_n(before_throttle_unified_dram_read_resp_V_last_full_n),
    .unified_dram_read_resp_V_last_write(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_last_write),
    .unified_dram_read_resp_V_data_V_din(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_data_V_din),
    .unified_dram_read_resp_V_data_V_full_n(before_throttle_unified_dram_read_resp_V_data_V_full_n),
    .unified_dram_read_resp_V_data_V_write(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_data_V_write),
    .unified_dram_write_req_data_V_last_dout(pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_last_dout),
    .unified_dram_write_req_data_V_last_empty_n(after_throttle_unified_dram_write_req_data_V_last_empty_n),
    .unified_dram_write_req_data_V_last_read(pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_last_read),
    .unified_dram_write_req_data_V_data_V_dout(after_throttle_unified_dram_write_req_data_V_data_V_dout),
    .unified_dram_write_req_data_V_data_V_empty_n(after_throttle_unified_dram_write_req_data_V_data_V_empty_n),
    .unified_dram_write_req_data_V_data_V_read(pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_data_V_read),
    .dramA_read_resp_V_last_dout(pipe1_dram_dispatcher_U0_dramA_read_resp_V_last_dout),
    .dramA_read_resp_V_last_empty_n(cached_dramA_read_resp_V_last_empty_n),
    .dramA_read_resp_V_last_read(pipe1_dram_dispatcher_U0_dramA_read_resp_V_last_read),
    .dramA_read_resp_V_data_V_dout(cached_dramA_read_resp_V_data_V_dout),
    .dramA_read_resp_V_data_V_empty_n(cached_dramA_read_resp_V_data_V_empty_n),
    .dramA_read_resp_V_data_V_read(pipe1_dram_dispatcher_U0_dramA_read_resp_V_data_V_read),
    .dramA_write_req_data_V_last_din(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_last_din),
    .dramA_write_req_data_V_last_full_n(cached_dramA_write_req_data_V_last_full_n),
    .dramA_write_req_data_V_last_write(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_last_write),
    .dramA_write_req_data_V_data_V_din(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_data_V_din),
    .dramA_write_req_data_V_data_V_full_n(cached_dramA_write_req_data_V_data_V_full_n),
    .dramA_write_req_data_V_data_V_write(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_data_V_write),
    .dramB_read_resp_V_last_dout(pipe1_dram_dispatcher_U0_dramB_read_resp_V_last_dout),
    .dramB_read_resp_V_last_empty_n(cached_dramB_read_resp_V_last_empty_n),
    .dramB_read_resp_V_last_read(pipe1_dram_dispatcher_U0_dramB_read_resp_V_last_read),
    .dramB_read_resp_V_data_V_dout(cached_dramB_read_resp_V_data_V_dout),
    .dramB_read_resp_V_data_V_empty_n(cached_dramB_read_resp_V_data_V_empty_n),
    .dramB_read_resp_V_data_V_read(pipe1_dram_dispatcher_U0_dramB_read_resp_V_data_V_read),
    .dramB_write_req_data_V_last_din(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_last_din),
    .dramB_write_req_data_V_last_full_n(cached_dramB_write_req_data_V_last_full_n),
    .dramB_write_req_data_V_last_write(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_last_write),
    .dramB_write_req_data_V_data_V_din(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_data_V_din),
    .dramB_write_req_data_V_data_V_full_n(cached_dramB_write_req_data_V_data_V_full_n),
    .dramB_write_req_data_V_data_V_write(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_data_V_write),
    .dramC_read_resp_V_last_dout(pipe1_dram_dispatcher_U0_dramC_read_resp_V_last_dout),
    .dramC_read_resp_V_last_empty_n(cached_dramC_read_resp_V_last_empty_n),
    .dramC_read_resp_V_last_read(pipe1_dram_dispatcher_U0_dramC_read_resp_V_last_read),
    .dramC_read_resp_V_data_V_dout(cached_dramC_read_resp_V_data_V_dout),
    .dramC_read_resp_V_data_V_empty_n(cached_dramC_read_resp_V_data_V_empty_n),
    .dramC_read_resp_V_data_V_read(pipe1_dram_dispatcher_U0_dramC_read_resp_V_data_V_read),
    .dramC_write_req_data_V_last_din(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_last_din),
    .dramC_write_req_data_V_last_full_n(cached_dramC_write_req_data_V_last_full_n),
    .dramC_write_req_data_V_last_write(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_last_write),
    .dramC_write_req_data_V_data_V_din(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_data_V_din),
    .dramC_write_req_data_V_data_V_full_n(cached_dramC_write_req_data_V_data_V_full_n),
    .dramC_write_req_data_V_data_V_write(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_data_V_write),
    .dramD_read_resp_V_last_dout(pipe1_dram_dispatcher_U0_dramD_read_resp_V_last_dout),
    .dramD_read_resp_V_last_empty_n(cached_dramD_read_resp_V_last_empty_n),
    .dramD_read_resp_V_last_read(pipe1_dram_dispatcher_U0_dramD_read_resp_V_last_read),
    .dramD_read_resp_V_data_V_dout(cached_dramD_read_resp_V_data_V_dout),
    .dramD_read_resp_V_data_V_empty_n(cached_dramD_read_resp_V_data_V_empty_n),
    .dramD_read_resp_V_data_V_read(pipe1_dram_dispatcher_U0_dramD_read_resp_V_data_V_read),
    .dramD_write_req_data_V_last_din(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_last_din),
    .dramD_write_req_data_V_last_full_n(cached_dramD_write_req_data_V_last_full_n),
    .dramD_write_req_data_V_last_write(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_last_write),
    .dramD_write_req_data_V_data_V_din(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_data_V_din),
    .dramD_write_req_data_V_data_V_full_n(cached_dramD_write_req_data_V_data_V_full_n),
    .dramD_write_req_data_V_data_V_write(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_data_V_write),
    .unified_dram_dispatcher_write_context_V_bank_id_dout(unified_dram_dispatcher_write_context_V_bank_id_dout),
    .unified_dram_dispatcher_write_context_V_bank_id_empty_n(unified_dram_dispatcher_write_context_V_bank_id_empty_n),
    .unified_dram_dispatcher_write_context_V_bank_id_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_read),
    .unified_dram_dispatcher_write_context_V_end_bank_id_dout(unified_dram_dispatcher_write_context_V_end_bank_id_dout),
    .unified_dram_dispatcher_write_context_V_end_bank_id_empty_n(unified_dram_dispatcher_write_context_V_end_bank_id_empty_n),
    .unified_dram_dispatcher_write_context_V_end_bank_id_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_read),
    .unified_dram_dispatcher_write_context_V_before_boundry_num_dout(unified_dram_dispatcher_write_context_V_before_boundry_num_dout),
    .unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n(unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n),
    .unified_dram_dispatcher_write_context_V_before_boundry_num_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_read),
    .unified_dram_dispatcher_write_context_V_cmd_num_dout(unified_dram_dispatcher_write_context_V_cmd_num_dout),
    .unified_dram_dispatcher_write_context_V_cmd_num_empty_n(unified_dram_dispatcher_write_context_V_cmd_num_empty_n),
    .unified_dram_dispatcher_write_context_V_cmd_num_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_read),
    .unified_dram_dispatcher_read_context_V_bank_id_dout(unified_dram_dispatcher_read_context_V_bank_id_dout),
    .unified_dram_dispatcher_read_context_V_bank_id_empty_n(unified_dram_dispatcher_read_context_V_bank_id_empty_n),
    .unified_dram_dispatcher_read_context_V_bank_id_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_read),
    .unified_dram_dispatcher_read_context_V_end_bank_id_dout(unified_dram_dispatcher_read_context_V_end_bank_id_dout),
    .unified_dram_dispatcher_read_context_V_end_bank_id_empty_n(unified_dram_dispatcher_read_context_V_end_bank_id_empty_n),
    .unified_dram_dispatcher_read_context_V_end_bank_id_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_read),
    .unified_dram_dispatcher_read_context_V_cmd_num_dout(unified_dram_dispatcher_read_context_V_cmd_num_dout),
    .unified_dram_dispatcher_read_context_V_cmd_num_empty_n(unified_dram_dispatcher_read_context_V_cmd_num_empty_n),
    .unified_dram_dispatcher_read_context_V_cmd_num_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_read),
    .host_wrcmd_fin_pcie_write_req_data_V_last_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_last_din),
    .host_wrcmd_fin_pcie_write_req_data_V_last_full_n(host_wrcmd_fin_pcie_write_req_data_V_last_full_n),
    .host_wrcmd_fin_pcie_write_req_data_V_last_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_last_write),
    .host_wrcmd_fin_pcie_write_req_data_V_data_V_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_din),
    .host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n(host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n),
    .host_wrcmd_fin_pcie_write_req_data_V_data_V_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_write),
    .host_wrcmd_fin_pcie_write_req_apply_V_num_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_din),
    .host_wrcmd_fin_pcie_write_req_apply_V_num_full_n(host_wrcmd_fin_pcie_write_req_apply_V_num_full_n),
    .host_wrcmd_fin_pcie_write_req_apply_V_num_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_write),
    .host_wrcmd_fin_pcie_write_req_apply_V_addr_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_din),
    .host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n(host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n),
    .host_wrcmd_fin_pcie_write_req_apply_V_addr_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_write),
    .wrcmd_kbuf_addrs_V_dout(wrcmd_kbuf_addrs_V_dout),
    .wrcmd_kbuf_addrs_V_empty_n(wrcmd_kbuf_addrs_V_empty_n),
    .wrcmd_kbuf_addrs_V_read(pipe1_dram_dispatcher_U0_wrcmd_kbuf_addrs_V_read)
);

read_mode_dram_helper_app read_mode_dram_helper_app_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(read_mode_dram_helper_app_U0_ap_done),
    .ap_continue(read_mode_dram_helper_app_U0_ap_continue),
    .ap_idle(read_mode_dram_helper_app_U0_ap_idle),
    .ap_ready(read_mode_dram_helper_app_U0_ap_ready),
    .app_file_infos_V_dout(app_file_infos_0_V_dout),
    .app_file_infos_V_empty_n(app_file_infos_0_V_empty_n),
    .app_file_infos_V_read(read_mode_dram_helper_app_U0_app_file_infos_V_read),
    .app_is_write_mode_V_dout(read_mode_dram_helper_app_U0_app_is_write_mode_V_dout),
    .app_is_write_mode_V_empty_n(app_is_write_mode_1_V_empty_n),
    .app_is_write_mode_V_read(read_mode_dram_helper_app_U0_app_is_write_mode_V_read),
    .device_dram_read_req_V_num_din(read_mode_dram_helper_app_U0_device_dram_read_req_V_num_din),
    .device_dram_read_req_V_num_full_n(device_dram_read_req_V_num_full_n),
    .device_dram_read_req_V_num_write(read_mode_dram_helper_app_U0_device_dram_read_req_V_num_write),
    .device_dram_read_req_V_addr_din(read_mode_dram_helper_app_U0_device_dram_read_req_V_addr_din),
    .device_dram_read_req_V_addr_full_n(device_dram_read_req_V_addr_full_n),
    .device_dram_read_req_V_addr_write(read_mode_dram_helper_app_U0_device_dram_read_req_V_addr_write),
    .device_dram_read_resp_V_last_dout(read_mode_dram_helper_app_U0_device_dram_read_resp_V_last_dout),
    .device_dram_read_resp_V_last_empty_n(device_dram_read_resp_V_last_empty_n),
    .device_dram_read_resp_V_last_read(read_mode_dram_helper_app_U0_device_dram_read_resp_V_last_read),
    .device_dram_read_resp_V_data_V_dout(device_dram_read_resp_V_data_V_dout),
    .device_dram_read_resp_V_data_V_empty_n(device_dram_read_resp_V_data_V_empty_n),
    .device_dram_read_resp_V_data_V_read(read_mode_dram_helper_app_U0_device_dram_read_resp_V_data_V_read),
    .app_input_data_V_data_V_din(read_mode_dram_helper_app_U0_app_input_data_V_data_V_din),
    .app_input_data_V_data_V_full_n(read_mode_app_input_data_V_data_V_full_n),
    .app_input_data_V_data_V_write(read_mode_dram_helper_app_U0_app_input_data_V_data_V_write),
    .app_input_data_V_len_din(read_mode_dram_helper_app_U0_app_input_data_V_len_din),
    .app_input_data_V_len_full_n(read_mode_app_input_data_V_len_full_n),
    .app_input_data_V_len_write(read_mode_dram_helper_app_U0_app_input_data_V_len_write),
    .app_input_data_V_eop_din(read_mode_dram_helper_app_U0_app_input_data_V_eop_din),
    .app_input_data_V_eop_full_n(read_mode_app_input_data_V_eop_full_n),
    .app_input_data_V_eop_write(read_mode_dram_helper_app_U0_app_input_data_V_eop_write),
    .reset_dram_helper_app_V_dout(read_mode_dram_helper_app_U0_reset_dram_helper_app_V_dout),
    .reset_dram_helper_app_V_empty_n(reset_read_mode_dram_helper_app_V_empty_n),
    .reset_dram_helper_app_V_read(read_mode_dram_helper_app_U0_reset_dram_helper_app_V_read)
);

read_mode_pcie_helper_app read_mode_pcie_helper_app_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(read_mode_pcie_helper_app_U0_ap_done),
    .ap_continue(read_mode_pcie_helper_app_U0_ap_continue),
    .ap_idle(read_mode_pcie_helper_app_U0_ap_idle),
    .ap_ready(read_mode_pcie_helper_app_U0_ap_ready),
    .app_buf_addrs_chan_V_dout(read_mode_app_buf_addrs_V_dout),
    .app_buf_addrs_chan_V_empty_n(read_mode_app_buf_addrs_V_empty_n),
    .app_buf_addrs_chan_V_read(read_mode_pcie_helper_app_U0_app_buf_addrs_chan_V_read),
    .device_pcie_write_req_apply_V_num_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_num_din),
    .device_pcie_write_req_apply_V_num_full_n(read_mode_device_pcie_write_req_apply_V_num_full_n),
    .device_pcie_write_req_apply_V_num_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_num_write),
    .device_pcie_write_req_apply_V_addr_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_addr_din),
    .device_pcie_write_req_apply_V_addr_full_n(read_mode_device_pcie_write_req_apply_V_addr_full_n),
    .device_pcie_write_req_apply_V_addr_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_addr_write),
    .device_pcie_write_req_data_V_last_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_last_din),
    .device_pcie_write_req_data_V_last_full_n(read_mode_device_pcie_write_req_data_V_last_full_n),
    .device_pcie_write_req_data_V_last_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_last_write),
    .device_pcie_write_req_data_V_data_V_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_data_V_din),
    .device_pcie_write_req_data_V_data_V_full_n(read_mode_device_pcie_write_req_data_V_data_V_full_n),
    .device_pcie_write_req_data_V_data_V_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_data_V_write),
    .app_output_data_splitted_V_data_V_dout(app_output_data_splitted_V_data_V_dout),
    .app_output_data_splitted_V_data_V_empty_n(app_output_data_splitted_V_data_V_empty_n),
    .app_output_data_splitted_V_data_V_read(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_data_V_read),
    .app_output_data_splitted_V_len_dout(app_output_data_splitted_V_len_dout),
    .app_output_data_splitted_V_len_empty_n(app_output_data_splitted_V_len_empty_n),
    .app_output_data_splitted_V_len_read(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_len_read),
    .app_output_data_splitted_V_eop_dout(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_eop_dout),
    .app_output_data_splitted_V_eop_empty_n(app_output_data_splitted_V_eop_empty_n),
    .app_output_data_splitted_V_eop_read(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_eop_read),
    .app_output_data_meta_V_num_dout(app_output_data_meta_V_num_dout),
    .app_output_data_meta_V_num_empty_n(app_output_data_meta_V_num_empty_n),
    .app_output_data_meta_V_num_read(read_mode_pcie_helper_app_U0_app_output_data_meta_V_num_read),
    .app_output_data_meta_V_eop_dout(read_mode_pcie_helper_app_U0_app_output_data_meta_V_eop_dout),
    .app_output_data_meta_V_eop_empty_n(app_output_data_meta_V_eop_empty_n),
    .app_output_data_meta_V_eop_read(read_mode_pcie_helper_app_U0_app_output_data_meta_V_eop_read),
    .app_free_buf_V_dout(read_mode_pcie_helper_app_U0_app_free_buf_V_dout),
    .app_free_buf_V_empty_n(app_free_buf_V_empty_n),
    .app_free_buf_V_read(read_mode_pcie_helper_app_U0_app_free_buf_V_read),
    .reset_pcie_helper_app_V_dout(read_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_dout),
    .reset_pcie_helper_app_V_empty_n(reset_read_mode_pcie_helper_app_V_empty_n),
    .reset_pcie_helper_app_V_read(read_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_read)
);

pcie_data_splitter_app pcie_data_splitter_app_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_data_splitter_app_U0_ap_done),
    .ap_continue(pcie_data_splitter_app_U0_ap_continue),
    .ap_idle(pcie_data_splitter_app_U0_ap_idle),
    .ap_ready(pcie_data_splitter_app_U0_ap_ready),
    .app_output_data_V_data_V_dout(read_mode_app_output_data_V_data_V_dout),
    .app_output_data_V_data_V_empty_n(read_mode_app_output_data_V_data_V_empty_n),
    .app_output_data_V_data_V_read(pcie_data_splitter_app_U0_app_output_data_V_data_V_read),
    .app_output_data_V_len_dout(read_mode_app_output_data_V_len_dout),
    .app_output_data_V_len_empty_n(read_mode_app_output_data_V_len_empty_n),
    .app_output_data_V_len_read(pcie_data_splitter_app_U0_app_output_data_V_len_read),
    .app_output_data_V_eop_dout(pcie_data_splitter_app_U0_app_output_data_V_eop_dout),
    .app_output_data_V_eop_empty_n(read_mode_app_output_data_V_eop_empty_n),
    .app_output_data_V_eop_read(pcie_data_splitter_app_U0_app_output_data_V_eop_read),
    .app_output_data_splitted_V_data_V_din(pcie_data_splitter_app_U0_app_output_data_splitted_V_data_V_din),
    .app_output_data_splitted_V_data_V_full_n(app_output_data_splitted_V_data_V_full_n),
    .app_output_data_splitted_V_data_V_write(pcie_data_splitter_app_U0_app_output_data_splitted_V_data_V_write),
    .app_output_data_splitted_V_len_din(pcie_data_splitter_app_U0_app_output_data_splitted_V_len_din),
    .app_output_data_splitted_V_len_full_n(app_output_data_splitted_V_len_full_n),
    .app_output_data_splitted_V_len_write(pcie_data_splitter_app_U0_app_output_data_splitted_V_len_write),
    .app_output_data_splitted_V_eop_din(pcie_data_splitter_app_U0_app_output_data_splitted_V_eop_din),
    .app_output_data_splitted_V_eop_full_n(app_output_data_splitted_V_eop_full_n),
    .app_output_data_splitted_V_eop_write(pcie_data_splitter_app_U0_app_output_data_splitted_V_eop_write),
    .app_output_data_meta_V_num_din(pcie_data_splitter_app_U0_app_output_data_meta_V_num_din),
    .app_output_data_meta_V_num_full_n(app_output_data_meta_V_num_full_n),
    .app_output_data_meta_V_num_write(pcie_data_splitter_app_U0_app_output_data_meta_V_num_write),
    .app_output_data_meta_V_eop_din(pcie_data_splitter_app_U0_app_output_data_meta_V_eop_din),
    .app_output_data_meta_V_eop_full_n(app_output_data_meta_V_eop_full_n),
    .app_output_data_meta_V_eop_write(pcie_data_splitter_app_U0_app_output_data_meta_V_eop_write),
    .reset_pcie_data_splitter_app_V_dout(pcie_data_splitter_app_U0_reset_pcie_data_splitter_app_V_dout),
    .reset_pcie_data_splitter_app_V_empty_n(reset_pcie_data_splitter_app_V_empty_n),
    .reset_pcie_data_splitter_app_V_read(pcie_data_splitter_app_U0_reset_pcie_data_splitter_app_V_read)
);

pcie_read_req_multiplexer pcie_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_read_req_multiplexer_U0_ap_done),
    .ap_continue(pcie_read_req_multiplexer_U0_ap_continue),
    .ap_idle(pcie_read_req_multiplexer_U0_ap_idle),
    .ap_ready(pcie_read_req_multiplexer_U0_ap_ready),
    .device_pcie_read_req_V_num_dout(device_pcie_read_req_V_num_dout),
    .device_pcie_read_req_V_num_empty_n(device_pcie_read_req_V_num_empty_n),
    .device_pcie_read_req_V_num_read(pcie_read_req_multiplexer_U0_device_pcie_read_req_V_num_read),
    .device_pcie_read_req_V_addr_dout(device_pcie_read_req_V_addr_dout),
    .device_pcie_read_req_V_addr_empty_n(device_pcie_read_req_V_addr_empty_n),
    .device_pcie_read_req_V_addr_read(pcie_read_req_multiplexer_U0_device_pcie_read_req_V_addr_read),
    .host_pcie_read_req_V_num_dout(host_pcie_read_req_V_num_dout),
    .host_pcie_read_req_V_num_empty_n(host_pcie_read_req_V_num_empty_n),
    .host_pcie_read_req_V_num_read(pcie_read_req_multiplexer_U0_host_pcie_read_req_V_num_read),
    .host_pcie_read_req_V_addr_dout(host_pcie_read_req_V_addr_dout),
    .host_pcie_read_req_V_addr_empty_n(host_pcie_read_req_V_addr_empty_n),
    .host_pcie_read_req_V_addr_read(pcie_read_req_multiplexer_U0_host_pcie_read_req_V_addr_read),
    .cosim_dramA_read_req_V_num_dout(cosim_dramA_read_req_V_num_dout),
    .cosim_dramA_read_req_V_num_empty_n(cosim_dramA_read_req_V_num_empty_n),
    .cosim_dramA_read_req_V_num_read(pcie_read_req_multiplexer_U0_cosim_dramA_read_req_V_num_read),
    .cosim_dramA_read_req_V_addr_dout(cosim_dramA_read_req_V_addr_dout),
    .cosim_dramA_read_req_V_addr_empty_n(cosim_dramA_read_req_V_addr_empty_n),
    .cosim_dramA_read_req_V_addr_read(pcie_read_req_multiplexer_U0_cosim_dramA_read_req_V_addr_read),
    .cosim_dramB_read_req_V_num_dout(cosim_dramB_read_req_V_num_dout),
    .cosim_dramB_read_req_V_num_empty_n(cosim_dramB_read_req_V_num_empty_n),
    .cosim_dramB_read_req_V_num_read(pcie_read_req_multiplexer_U0_cosim_dramB_read_req_V_num_read),
    .cosim_dramB_read_req_V_addr_dout(cosim_dramB_read_req_V_addr_dout),
    .cosim_dramB_read_req_V_addr_empty_n(cosim_dramB_read_req_V_addr_empty_n),
    .cosim_dramB_read_req_V_addr_read(pcie_read_req_multiplexer_U0_cosim_dramB_read_req_V_addr_read),
    .cosim_dramC_read_req_V_num_dout(cosim_dramC_read_req_V_num_dout),
    .cosim_dramC_read_req_V_num_empty_n(cosim_dramC_read_req_V_num_empty_n),
    .cosim_dramC_read_req_V_num_read(pcie_read_req_multiplexer_U0_cosim_dramC_read_req_V_num_read),
    .cosim_dramC_read_req_V_addr_dout(cosim_dramC_read_req_V_addr_dout),
    .cosim_dramC_read_req_V_addr_empty_n(cosim_dramC_read_req_V_addr_empty_n),
    .cosim_dramC_read_req_V_addr_read(pcie_read_req_multiplexer_U0_cosim_dramC_read_req_V_addr_read),
    .cosim_dramD_read_req_V_num_dout(cosim_dramD_read_req_V_num_dout),
    .cosim_dramD_read_req_V_num_empty_n(cosim_dramD_read_req_V_num_empty_n),
    .cosim_dramD_read_req_V_num_read(pcie_read_req_multiplexer_U0_cosim_dramD_read_req_V_num_read),
    .cosim_dramD_read_req_V_addr_dout(cosim_dramD_read_req_V_addr_dout),
    .cosim_dramD_read_req_V_addr_empty_n(cosim_dramD_read_req_V_addr_empty_n),
    .cosim_dramD_read_req_V_addr_read(pcie_read_req_multiplexer_U0_cosim_dramD_read_req_V_addr_read),
    .pcie_read_mux_context_V_din(pcie_read_req_multiplexer_U0_pcie_read_mux_context_V_din),
    .pcie_read_mux_context_V_full_n(pcie_read_mux_context_V_full_n),
    .pcie_read_mux_context_V_write(pcie_read_req_multiplexer_U0_pcie_read_mux_context_V_write),
    .pcie_read_req_V_num_din(pcie_read_req_multiplexer_U0_pcie_read_req_V_num_din),
    .pcie_read_req_V_num_full_n(pcie_read_req_V_num_full_n),
    .pcie_read_req_V_num_write(pcie_read_req_multiplexer_U0_pcie_read_req_V_num_write),
    .pcie_read_req_V_addr_din(pcie_read_req_multiplexer_U0_pcie_read_req_V_addr_din),
    .pcie_read_req_V_addr_full_n(pcie_read_req_V_addr_full_n),
    .pcie_read_req_V_addr_write(pcie_read_req_multiplexer_U0_pcie_read_req_V_addr_write)
);

pcie_read_resp_multiplexer pcie_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_read_resp_multiplexer_U0_ap_done),
    .ap_continue(pcie_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(pcie_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(pcie_read_resp_multiplexer_U0_ap_ready),
    .pcie_read_resp_V_last_dout(pcie_read_resp_multiplexer_U0_pcie_read_resp_V_last_dout),
    .pcie_read_resp_V_last_empty_n(after_throttle_pcie_read_resp_V_last_empty_n),
    .pcie_read_resp_V_last_read(pcie_read_resp_multiplexer_U0_pcie_read_resp_V_last_read),
    .pcie_read_resp_V_data_V_dout(after_throttle_pcie_read_resp_V_data_V_dout),
    .pcie_read_resp_V_data_V_empty_n(after_throttle_pcie_read_resp_V_data_V_empty_n),
    .pcie_read_resp_V_data_V_read(pcie_read_resp_multiplexer_U0_pcie_read_resp_V_data_V_read),
    .device_pcie_read_resp_V_last_din(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_last_din),
    .device_pcie_read_resp_V_last_full_n(device_after_throttle_pcie_read_resp_V_last_full_n),
    .device_pcie_read_resp_V_last_write(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_last_write),
    .device_pcie_read_resp_V_data_V_din(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_data_V_din),
    .device_pcie_read_resp_V_data_V_full_n(device_after_throttle_pcie_read_resp_V_data_V_full_n),
    .device_pcie_read_resp_V_data_V_write(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_data_V_write),
    .host_pcie_read_resp_V_last_din(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_last_din),
    .host_pcie_read_resp_V_last_full_n(host_after_throttle_pcie_read_resp_V_last_full_n),
    .host_pcie_read_resp_V_last_write(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_last_write),
    .host_pcie_read_resp_V_data_V_din(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_data_V_din),
    .host_pcie_read_resp_V_data_V_full_n(host_after_throttle_pcie_read_resp_V_data_V_full_n),
    .host_pcie_read_resp_V_data_V_write(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_data_V_write),
    .cosim_dramA_read_resp_V_last_din(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_last_din),
    .cosim_dramA_read_resp_V_last_full_n(cosim_dramA_read_resp_V_last_full_n),
    .cosim_dramA_read_resp_V_last_write(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_last_write),
    .cosim_dramA_read_resp_V_data_V_din(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_data_V_din),
    .cosim_dramA_read_resp_V_data_V_full_n(cosim_dramA_read_resp_V_data_V_full_n),
    .cosim_dramA_read_resp_V_data_V_write(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_data_V_write),
    .cosim_dramB_read_resp_V_last_din(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_last_din),
    .cosim_dramB_read_resp_V_last_full_n(cosim_dramB_read_resp_V_last_full_n),
    .cosim_dramB_read_resp_V_last_write(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_last_write),
    .cosim_dramB_read_resp_V_data_V_din(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_data_V_din),
    .cosim_dramB_read_resp_V_data_V_full_n(cosim_dramB_read_resp_V_data_V_full_n),
    .cosim_dramB_read_resp_V_data_V_write(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_data_V_write),
    .cosim_dramC_read_resp_V_last_din(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_last_din),
    .cosim_dramC_read_resp_V_last_full_n(cosim_dramC_read_resp_V_last_full_n),
    .cosim_dramC_read_resp_V_last_write(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_last_write),
    .cosim_dramC_read_resp_V_data_V_din(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_data_V_din),
    .cosim_dramC_read_resp_V_data_V_full_n(cosim_dramC_read_resp_V_data_V_full_n),
    .cosim_dramC_read_resp_V_data_V_write(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_data_V_write),
    .cosim_dramD_read_resp_V_last_din(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_last_din),
    .cosim_dramD_read_resp_V_last_full_n(cosim_dramD_read_resp_V_last_full_n),
    .cosim_dramD_read_resp_V_last_write(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_last_write),
    .cosim_dramD_read_resp_V_data_V_din(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_data_V_din),
    .cosim_dramD_read_resp_V_data_V_full_n(cosim_dramD_read_resp_V_data_V_full_n),
    .cosim_dramD_read_resp_V_data_V_write(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_data_V_write),
    .pcie_read_mux_context_V_dout(pcie_read_mux_context_V_dout),
    .pcie_read_mux_context_V_empty_n(pcie_read_mux_context_V_empty_n),
    .pcie_read_mux_context_V_read(pcie_read_resp_multiplexer_U0_pcie_read_mux_context_V_read)
);

app_input_data_merger app_input_data_merger_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(app_input_data_merger_U0_ap_done),
    .ap_continue(app_input_data_merger_U0_ap_continue),
    .ap_idle(app_input_data_merger_U0_ap_idle),
    .ap_ready(app_input_data_merger_U0_ap_ready),
    .pre_merged_app_input_data_V_data_V_dout(pre_merged_write_mode_app_input_data_V_data_V_dout),
    .pre_merged_app_input_data_V_data_V_empty_n(pre_merged_write_mode_app_input_data_V_data_V_empty_n),
    .pre_merged_app_input_data_V_data_V_read(app_input_data_merger_U0_pre_merged_app_input_data_V_data_V_read),
    .pre_merged_app_input_data_V_len_dout(pre_merged_write_mode_app_input_data_V_len_dout),
    .pre_merged_app_input_data_V_len_empty_n(pre_merged_write_mode_app_input_data_V_len_empty_n),
    .pre_merged_app_input_data_V_len_read(app_input_data_merger_U0_pre_merged_app_input_data_V_len_read),
    .pre_merged_app_input_data_V_eop_dout(app_input_data_merger_U0_pre_merged_app_input_data_V_eop_dout),
    .pre_merged_app_input_data_V_eop_empty_n(pre_merged_write_mode_app_input_data_V_eop_empty_n),
    .pre_merged_app_input_data_V_eop_read(app_input_data_merger_U0_pre_merged_app_input_data_V_eop_read),
    .app_input_data_V_data_V_din(app_input_data_merger_U0_app_input_data_V_data_V_din),
    .app_input_data_V_data_V_full_n(write_mode_app_input_data_V_data_V_full_n),
    .app_input_data_V_data_V_write(app_input_data_merger_U0_app_input_data_V_data_V_write),
    .app_input_data_V_len_din(app_input_data_merger_U0_app_input_data_V_len_din),
    .app_input_data_V_len_full_n(write_mode_app_input_data_V_len_full_n),
    .app_input_data_V_len_write(app_input_data_merger_U0_app_input_data_V_len_write),
    .app_input_data_V_eop_din(app_input_data_merger_U0_app_input_data_V_eop_din),
    .app_input_data_V_eop_full_n(write_mode_app_input_data_V_eop_full_n),
    .app_input_data_V_eop_write(app_input_data_merger_U0_app_input_data_V_eop_write),
    .reset_app_input_data_merger_V_dout(app_input_data_merger_U0_reset_app_input_data_merger_V_dout),
    .reset_app_input_data_merger_V_empty_n(reset_app_input_data_merger_V_empty_n),
    .reset_app_input_data_merger_V_read(app_input_data_merger_U0_reset_app_input_data_merger_V_read)
);

dram_write_mux dram_write_mux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_write_mux_U0_ap_done),
    .ap_continue(dram_write_mux_U0_ap_continue),
    .ap_idle(dram_write_mux_U0_ap_idle),
    .ap_ready(dram_write_mux_U0_ap_ready),
    .dram_write_req_apply_V_num_din(dram_write_mux_U0_dram_write_req_apply_V_num_din),
    .dram_write_req_apply_V_num_full_n(after_mux_dram_write_req_apply_V_num_full_n),
    .dram_write_req_apply_V_num_write(dram_write_mux_U0_dram_write_req_apply_V_num_write),
    .dram_write_req_apply_V_addr_din(dram_write_mux_U0_dram_write_req_apply_V_addr_din),
    .dram_write_req_apply_V_addr_full_n(after_mux_dram_write_req_apply_V_addr_full_n),
    .dram_write_req_apply_V_addr_write(dram_write_mux_U0_dram_write_req_apply_V_addr_write),
    .dram_write_req_data_V_last_din(dram_write_mux_U0_dram_write_req_data_V_last_din),
    .dram_write_req_data_V_last_full_n(after_mux_dram_write_req_data_V_last_full_n),
    .dram_write_req_data_V_last_write(dram_write_mux_U0_dram_write_req_data_V_last_write),
    .dram_write_req_data_V_data_V_din(dram_write_mux_U0_dram_write_req_data_V_data_V_din),
    .dram_write_req_data_V_data_V_full_n(after_mux_dram_write_req_data_V_data_V_full_n),
    .dram_write_req_data_V_data_V_write(dram_write_mux_U0_dram_write_req_data_V_data_V_write),
    .host_dram_write_req_apply_V_num_dout(host_dram_write_req_apply_V_num_dout),
    .host_dram_write_req_apply_V_num_empty_n(host_dram_write_req_apply_V_num_empty_n),
    .host_dram_write_req_apply_V_num_read(dram_write_mux_U0_host_dram_write_req_apply_V_num_read),
    .host_dram_write_req_apply_V_addr_dout(host_dram_write_req_apply_V_addr_dout),
    .host_dram_write_req_apply_V_addr_empty_n(host_dram_write_req_apply_V_addr_empty_n),
    .host_dram_write_req_apply_V_addr_read(dram_write_mux_U0_host_dram_write_req_apply_V_addr_read),
    .host_dram_write_req_data_V_last_dout(dram_write_mux_U0_host_dram_write_req_data_V_last_dout),
    .host_dram_write_req_data_V_last_empty_n(host_dram_write_req_data_V_last_empty_n),
    .host_dram_write_req_data_V_last_read(dram_write_mux_U0_host_dram_write_req_data_V_last_read),
    .host_dram_write_req_data_V_data_V_dout(host_dram_write_req_data_V_data_V_dout),
    .host_dram_write_req_data_V_data_V_empty_n(host_dram_write_req_data_V_data_V_empty_n),
    .host_dram_write_req_data_V_data_V_read(dram_write_mux_U0_host_dram_write_req_data_V_data_V_read),
    .device_dram_write_req_apply_V_num_dout(device_dram_write_req_apply_V_num_dout),
    .device_dram_write_req_apply_V_num_empty_n(device_dram_write_req_apply_V_num_empty_n),
    .device_dram_write_req_apply_V_num_read(dram_write_mux_U0_device_dram_write_req_apply_V_num_read),
    .device_dram_write_req_apply_V_addr_dout(device_dram_write_req_apply_V_addr_dout),
    .device_dram_write_req_apply_V_addr_empty_n(device_dram_write_req_apply_V_addr_empty_n),
    .device_dram_write_req_apply_V_addr_read(dram_write_mux_U0_device_dram_write_req_apply_V_addr_read),
    .device_dram_write_req_data_V_last_dout(dram_write_mux_U0_device_dram_write_req_data_V_last_dout),
    .device_dram_write_req_data_V_last_empty_n(device_dram_write_req_data_V_last_empty_n),
    .device_dram_write_req_data_V_last_read(dram_write_mux_U0_device_dram_write_req_data_V_last_read),
    .device_dram_write_req_data_V_data_V_dout(device_dram_write_req_data_V_data_V_dout),
    .device_dram_write_req_data_V_data_V_empty_n(device_dram_write_req_data_V_data_V_empty_n),
    .device_dram_write_req_data_V_data_V_read(dram_write_mux_U0_device_dram_write_req_data_V_data_V_read)
);

app_input_data_mux app_input_data_mux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(app_input_data_mux_U0_ap_done),
    .ap_continue(app_input_data_mux_U0_ap_continue),
    .ap_idle(app_input_data_mux_U0_ap_idle),
    .ap_ready(app_input_data_mux_U0_ap_ready),
    .read_mode_app_input_data_V_data_V_dout(read_mode_app_input_data_V_data_V_dout),
    .read_mode_app_input_data_V_data_V_empty_n(read_mode_app_input_data_V_data_V_empty_n),
    .read_mode_app_input_data_V_data_V_read(app_input_data_mux_U0_read_mode_app_input_data_V_data_V_read),
    .read_mode_app_input_data_V_len_dout(read_mode_app_input_data_V_len_dout),
    .read_mode_app_input_data_V_len_empty_n(read_mode_app_input_data_V_len_empty_n),
    .read_mode_app_input_data_V_len_read(app_input_data_mux_U0_read_mode_app_input_data_V_len_read),
    .read_mode_app_input_data_V_eop_dout(app_input_data_mux_U0_read_mode_app_input_data_V_eop_dout),
    .read_mode_app_input_data_V_eop_empty_n(read_mode_app_input_data_V_eop_empty_n),
    .read_mode_app_input_data_V_eop_read(app_input_data_mux_U0_read_mode_app_input_data_V_eop_read),
    .write_mode_app_input_data_V_data_V_dout(write_mode_app_input_data_V_data_V_dout),
    .write_mode_app_input_data_V_data_V_empty_n(write_mode_app_input_data_V_data_V_empty_n),
    .write_mode_app_input_data_V_data_V_read(app_input_data_mux_U0_write_mode_app_input_data_V_data_V_read),
    .write_mode_app_input_data_V_len_dout(write_mode_app_input_data_V_len_dout),
    .write_mode_app_input_data_V_len_empty_n(write_mode_app_input_data_V_len_empty_n),
    .write_mode_app_input_data_V_len_read(app_input_data_mux_U0_write_mode_app_input_data_V_len_read),
    .write_mode_app_input_data_V_eop_dout(app_input_data_mux_U0_write_mode_app_input_data_V_eop_dout),
    .write_mode_app_input_data_V_eop_empty_n(write_mode_app_input_data_V_eop_empty_n),
    .write_mode_app_input_data_V_eop_read(app_input_data_mux_U0_write_mode_app_input_data_V_eop_read),
    .app_input_data_V_data_V_din(app_input_data_mux_U0_app_input_data_V_data_V_din),
    .app_input_data_V_data_V_full_n(app_input_data_V_data_V_full_n),
    .app_input_data_V_data_V_write(app_input_data_mux_U0_app_input_data_V_data_V_write),
    .app_input_data_V_len_din(app_input_data_mux_U0_app_input_data_V_len_din),
    .app_input_data_V_len_full_n(app_input_data_V_len_full_n),
    .app_input_data_V_len_write(app_input_data_mux_U0_app_input_data_V_len_write),
    .app_input_data_V_eop_din(app_input_data_mux_U0_app_input_data_V_eop_din),
    .app_input_data_V_eop_full_n(app_input_data_V_eop_full_n),
    .app_input_data_V_eop_write(app_input_data_mux_U0_app_input_data_V_eop_write),
    .peek_virt_written_bytes_req_V_dout(peek_virt_written_bytes_req_V_dout),
    .peek_virt_written_bytes_req_V_empty_n(peek_virt_written_bytes_req_V_empty_n),
    .peek_virt_written_bytes_req_V_read(app_input_data_mux_U0_peek_virt_written_bytes_req_V_read),
    .peek_virt_written_bytes_resp_V_din(app_input_data_mux_U0_peek_virt_written_bytes_resp_V_din),
    .peek_virt_written_bytes_resp_V_full_n(peek_virt_written_bytes_resp_V_full_n),
    .peek_virt_written_bytes_resp_V_write(app_input_data_mux_U0_peek_virt_written_bytes_resp_V_write),
    .reset_app_input_data_mux_V_dout(app_input_data_mux_U0_reset_app_input_data_mux_V_dout),
    .reset_app_input_data_mux_V_empty_n(reset_app_input_data_mux_V_empty_n),
    .reset_app_input_data_mux_V_read(app_input_data_mux_U0_reset_app_input_data_mux_V_read)
);

app_output_data_demux app_output_data_demux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(app_output_data_demux_U0_ap_done),
    .ap_continue(app_output_data_demux_U0_ap_continue),
    .ap_idle(app_output_data_demux_U0_ap_idle),
    .ap_ready(app_output_data_demux_U0_ap_ready),
    
    
    .app_is_write_mode_V_dout(app_output_data_demux_U0_app_is_write_mode_V_dout),
    .app_is_write_mode_V_empty_n(app_is_write_mode_2_V_empty_n),
    .app_is_write_mode_V_read(app_output_data_demux_U0_app_is_write_mode_V_read),
    .app_output_data_V_data_V_dout(app_output_data_V_data_V_dout),
    .app_output_data_V_data_V_empty_n(app_output_data_V_data_V_empty_n),
    .app_output_data_V_data_V_read(app_output_data_demux_U0_app_output_data_V_data_V_read),
    .app_output_data_V_len_dout(app_output_data_V_len_dout),
    .app_output_data_V_len_empty_n(app_output_data_V_len_empty_n),
    .app_output_data_V_len_read(app_output_data_demux_U0_app_output_data_V_len_read),
    .app_output_data_V_eop_dout(app_output_data_demux_U0_app_output_data_V_eop_dout),
    .app_output_data_V_eop_empty_n(app_output_data_V_eop_empty_n),
    .app_output_data_V_eop_read(app_output_data_demux_U0_app_output_data_V_eop_read),
    .read_mode_app_output_data_V_data_V_din(app_output_data_demux_U0_read_mode_app_output_data_V_data_V_din),
    .read_mode_app_output_data_V_data_V_full_n(read_mode_app_output_data_V_data_V_full_n),
    .read_mode_app_output_data_V_data_V_write(app_output_data_demux_U0_read_mode_app_output_data_V_data_V_write),
    .read_mode_app_output_data_V_len_din(app_output_data_demux_U0_read_mode_app_output_data_V_len_din),
    .read_mode_app_output_data_V_len_full_n(read_mode_app_output_data_V_len_full_n),
    .read_mode_app_output_data_V_len_write(app_output_data_demux_U0_read_mode_app_output_data_V_len_write),
    .read_mode_app_output_data_V_eop_din(app_output_data_demux_U0_read_mode_app_output_data_V_eop_din),
    .read_mode_app_output_data_V_eop_full_n(read_mode_app_output_data_V_eop_full_n),
    .read_mode_app_output_data_V_eop_write(app_output_data_demux_U0_read_mode_app_output_data_V_eop_write),
    .write_mode_app_output_data_V_data_V_din(app_output_data_demux_U0_write_mode_app_output_data_V_data_V_din),
    .write_mode_app_output_data_V_data_V_full_n(write_mode_app_output_data_V_data_V_full_n),
    .write_mode_app_output_data_V_data_V_write(app_output_data_demux_U0_write_mode_app_output_data_V_data_V_write),
    .write_mode_app_output_data_V_len_din(app_output_data_demux_U0_write_mode_app_output_data_V_len_din),
    .write_mode_app_output_data_V_len_full_n(write_mode_app_output_data_V_len_full_n),
    .write_mode_app_output_data_V_len_write(app_output_data_demux_U0_write_mode_app_output_data_V_len_write),
    .write_mode_app_output_data_V_eop_din(app_output_data_demux_U0_write_mode_app_output_data_V_eop_din),
    .write_mode_app_output_data_V_eop_full_n(write_mode_app_output_data_V_eop_full_n),
    .write_mode_app_output_data_V_eop_write(app_output_data_demux_U0_write_mode_app_output_data_V_eop_write),
    .reset_app_output_data_demux_V_dout(app_output_data_demux_U0_reset_app_output_data_demux_V_dout),
    .reset_app_output_data_demux_V_empty_n(reset_app_output_data_demux_V_empty_n),
    .reset_app_output_data_demux_V_read(app_output_data_demux_U0_reset_app_output_data_demux_V_read)
);

write_mode_pcie_helper_app write_mode_pcie_helper_app_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(write_mode_pcie_helper_app_U0_ap_done),
    .ap_continue(write_mode_pcie_helper_app_U0_ap_continue),
    .ap_idle(write_mode_pcie_helper_app_U0_ap_idle),
    .ap_ready(write_mode_pcie_helper_app_U0_ap_ready),
    .app_buf_addrs_chan_V_dout(write_mode_app_buf_addrs_V_dout),
    .app_buf_addrs_chan_V_empty_n(write_mode_app_buf_addrs_V_empty_n),
    .app_buf_addrs_chan_V_read(write_mode_pcie_helper_app_U0_app_buf_addrs_chan_V_read),
    .app_commit_write_buf_V_dout(app_commit_write_buf_V_dout),
    .app_commit_write_buf_V_empty_n(app_commit_write_buf_V_empty_n),
    .app_commit_write_buf_V_read(write_mode_pcie_helper_app_U0_app_commit_write_buf_V_read),
    .device_pcie_read_req_V_num_din(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_num_din),
    .device_pcie_read_req_V_num_full_n(device_pcie_read_req_V_num_full_n),
    .device_pcie_read_req_V_num_write(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_num_write),
    .device_pcie_read_req_V_addr_din(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_addr_din),
    .device_pcie_read_req_V_addr_full_n(device_pcie_read_req_V_addr_full_n),
    .device_pcie_read_req_V_addr_write(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_addr_write),
    .device_pcie_read_resp_V_last_dout(write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_last_dout),
    .device_pcie_read_resp_V_last_empty_n(device_after_throttle_pcie_read_resp_V_last_empty_n),
    .device_pcie_read_resp_V_last_read(write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_last_read),
    .device_pcie_read_resp_V_data_V_dout(device_after_throttle_pcie_read_resp_V_data_V_dout),
    .device_pcie_read_resp_V_data_V_empty_n(device_after_throttle_pcie_read_resp_V_data_V_empty_n),
    .device_pcie_read_resp_V_data_V_read(write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_data_V_read),
    .buffered_device_pcie_read_req_context_V_len_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_len_din),
    .buffered_device_pcie_read_req_context_V_len_full_n(buffered_device_pcie_read_req_context_V_len_full_n),
    .buffered_device_pcie_read_req_context_V_len_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_len_write),
    .buffered_device_pcie_read_req_context_V_last_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_last_din),
    .buffered_device_pcie_read_req_context_V_last_full_n(buffered_device_pcie_read_req_context_V_last_full_n),
    .buffered_device_pcie_read_req_context_V_last_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_last_write),
    .buffered_device_pcie_read_req_context_V_metadata_addr_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_metadata_addr_din),
    .buffered_device_pcie_read_req_context_V_metadata_addr_full_n(buffered_device_pcie_read_req_context_V_metadata_addr_full_n),
    .buffered_device_pcie_read_req_context_V_metadata_addr_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_metadata_addr_write),
    .buffered_device_pcie_read_resp_V_last_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_last_din),
    .buffered_device_pcie_read_resp_V_last_full_n(buffered_device_pcie_read_resp_V_last_full_n),
    .buffered_device_pcie_read_resp_V_last_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_last_write),
    .buffered_device_pcie_read_resp_V_data_V_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_data_V_din),
    .buffered_device_pcie_read_resp_V_data_V_full_n(buffered_device_pcie_read_resp_V_data_V_full_n),
    .buffered_device_pcie_read_resp_V_data_V_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_data_V_write),
    .release_buffered_device_pcie_read_resp_V_dout(write_mode_pcie_helper_app_U0_release_buffered_device_pcie_read_resp_V_dout),
    .release_buffered_device_pcie_read_resp_V_empty_n(release_buffered_device_pcie_read_resp_V_empty_n),
    .release_buffered_device_pcie_read_resp_V_read(write_mode_pcie_helper_app_U0_release_buffered_device_pcie_read_resp_V_read),
    .reset_pcie_helper_app_V_dout(write_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_dout),
    .reset_pcie_helper_app_V_empty_n(reset_write_mode_pcie_helper_app_V_empty_n),
    .reset_pcie_helper_app_V_read(write_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_read)
);

write_mode_pre_merged_app_input_data_forwarder write_mode_pre_merged_app_input_data_forwarder_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(write_mode_pre_merged_app_input_data_forwarder_U0_ap_done),
    .ap_continue(write_mode_pre_merged_app_input_data_forwarder_U0_ap_continue),
    .ap_idle(write_mode_pre_merged_app_input_data_forwarder_U0_ap_idle),
    .ap_ready(write_mode_pre_merged_app_input_data_forwarder_U0_ap_ready),
    .buffered_device_pcie_read_resp_V_last_dout(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_last_dout),
    .buffered_device_pcie_read_resp_V_last_empty_n(buffered_device_pcie_read_resp_V_last_empty_n),
    .buffered_device_pcie_read_resp_V_last_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_last_read),
    .buffered_device_pcie_read_resp_V_data_V_dout(buffered_device_pcie_read_resp_V_data_V_dout),
    .buffered_device_pcie_read_resp_V_data_V_empty_n(buffered_device_pcie_read_resp_V_data_V_empty_n),
    .buffered_device_pcie_read_resp_V_data_V_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_data_V_read),
    .release_buffered_device_pcie_read_resp_V_din(write_mode_pre_merged_app_input_data_forwarder_U0_release_buffered_device_pcie_read_resp_V_din),
    .release_buffered_device_pcie_read_resp_V_full_n(release_buffered_device_pcie_read_resp_V_full_n),
    .release_buffered_device_pcie_read_resp_V_write(write_mode_pre_merged_app_input_data_forwarder_U0_release_buffered_device_pcie_read_resp_V_write),
    .buffered_device_pcie_read_req_context_V_len_dout(buffered_device_pcie_read_req_context_V_len_dout),
    .buffered_device_pcie_read_req_context_V_len_empty_n(buffered_device_pcie_read_req_context_V_len_empty_n),
    .buffered_device_pcie_read_req_context_V_len_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_len_read),
    .buffered_device_pcie_read_req_context_V_last_dout(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_last_dout),
    .buffered_device_pcie_read_req_context_V_last_empty_n(buffered_device_pcie_read_req_context_V_last_empty_n),
    .buffered_device_pcie_read_req_context_V_last_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_last_read),
    .buffered_device_pcie_read_req_context_V_metadata_addr_dout(buffered_device_pcie_read_req_context_V_metadata_addr_dout),
    .buffered_device_pcie_read_req_context_V_metadata_addr_empty_n(buffered_device_pcie_read_req_context_V_metadata_addr_empty_n),
    .buffered_device_pcie_read_req_context_V_metadata_addr_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_metadata_addr_read),
    .pre_merged_app_input_data_V_data_V_din(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_data_V_din),
    .pre_merged_app_input_data_V_data_V_full_n(pre_merged_write_mode_app_input_data_V_data_V_full_n),
    .pre_merged_app_input_data_V_data_V_write(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_data_V_write),
    .pre_merged_app_input_data_V_len_din(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_len_din),
    .pre_merged_app_input_data_V_len_full_n(pre_merged_write_mode_app_input_data_V_len_full_n),
    .pre_merged_app_input_data_V_len_write(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_len_write),
    .pre_merged_app_input_data_V_eop_din(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_eop_din),
    .pre_merged_app_input_data_V_eop_full_n(pre_merged_write_mode_app_input_data_V_eop_full_n),
    .pre_merged_app_input_data_V_eop_write(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_eop_write),
    .app_write_total_len_V_dout(app_write_total_len_V_dout),
    .app_write_total_len_V_empty_n(app_write_total_len_V_empty_n),
    .app_write_total_len_V_read(write_mode_pre_merged_app_input_data_forwarder_U0_app_write_total_len_V_read),
    .write_mode_device_pcie_write_req_apply_V_num_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_num_din),
    .write_mode_device_pcie_write_req_apply_V_num_full_n(write_mode_device_pcie_write_req_apply_V_num_full_n),
    .write_mode_device_pcie_write_req_apply_V_num_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_num_write),
    .write_mode_device_pcie_write_req_apply_V_addr_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_addr_din),
    .write_mode_device_pcie_write_req_apply_V_addr_full_n(write_mode_device_pcie_write_req_apply_V_addr_full_n),
    .write_mode_device_pcie_write_req_apply_V_addr_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_addr_write),
    .write_mode_device_pcie_write_req_data_V_last_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_last_din),
    .write_mode_device_pcie_write_req_data_V_last_full_n(write_mode_device_pcie_write_req_data_V_last_full_n),
    .write_mode_device_pcie_write_req_data_V_last_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_last_write),
    .write_mode_device_pcie_write_req_data_V_data_V_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_data_V_din),
    .write_mode_device_pcie_write_req_data_V_data_V_full_n(write_mode_device_pcie_write_req_data_V_data_V_full_n),
    .write_mode_device_pcie_write_req_data_V_data_V_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_data_V_write),
    .reset_write_mode_pre_merged_app_input_data_forwarder_V_dout(write_mode_pre_merged_app_input_data_forwarder_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_dout),
    .reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n(reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n),
    .reset_write_mode_pre_merged_app_input_data_forwarder_V_read(write_mode_pre_merged_app_input_data_forwarder_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_read)
);

write_mode_app_output_data_caching write_mode_app_output_data_caching_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(write_mode_app_output_data_caching_U0_ap_done),
    .ap_continue(write_mode_app_output_data_caching_U0_ap_continue),
    .ap_idle(write_mode_app_output_data_caching_U0_ap_idle),
    .ap_ready(write_mode_app_output_data_caching_U0_ap_ready),
    .app_output_data_V_data_V_dout(write_mode_app_output_data_V_data_V_dout),
    .app_output_data_V_data_V_empty_n(write_mode_app_output_data_V_data_V_empty_n),
    .app_output_data_V_data_V_read(write_mode_app_output_data_caching_U0_app_output_data_V_data_V_read),
    .app_output_data_V_len_dout(write_mode_app_output_data_V_len_dout),
    .app_output_data_V_len_empty_n(write_mode_app_output_data_V_len_empty_n),
    .app_output_data_V_len_read(write_mode_app_output_data_caching_U0_app_output_data_V_len_read),
    .app_output_data_V_eop_dout(write_mode_app_output_data_caching_U0_app_output_data_V_eop_dout),
    .app_output_data_V_eop_empty_n(write_mode_app_output_data_V_eop_empty_n),
    .app_output_data_V_eop_read(write_mode_app_output_data_caching_U0_app_output_data_V_eop_read),
    .cached_app_output_data_V_data_V_din(write_mode_app_output_data_caching_U0_cached_app_output_data_V_data_V_din),
    .cached_app_output_data_V_data_V_full_n(cached_write_mode_app_output_data_V_data_V_full_n),
    .cached_app_output_data_V_data_V_write(write_mode_app_output_data_caching_U0_cached_app_output_data_V_data_V_write),
    .cached_app_output_data_V_len_din(write_mode_app_output_data_caching_U0_cached_app_output_data_V_len_din),
    .cached_app_output_data_V_len_full_n(cached_write_mode_app_output_data_V_len_full_n),
    .cached_app_output_data_V_len_write(write_mode_app_output_data_caching_U0_cached_app_output_data_V_len_write),
    .cached_app_output_data_V_eop_din(write_mode_app_output_data_caching_U0_cached_app_output_data_V_eop_din),
    .cached_app_output_data_V_eop_full_n(cached_write_mode_app_output_data_V_eop_full_n),
    .cached_app_output_data_V_eop_write(write_mode_app_output_data_caching_U0_cached_app_output_data_V_eop_write),
    .cached_device_dram_write_req_apply_V_num_din(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_num_din),
    .cached_device_dram_write_req_apply_V_num_full_n(cached_device_dram_write_req_apply_V_num_full_n),
    .cached_device_dram_write_req_apply_V_num_write(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_num_write),
    .cached_device_dram_write_req_apply_V_addr_din(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_addr_din),
    .cached_device_dram_write_req_apply_V_addr_full_n(cached_device_dram_write_req_apply_V_addr_full_n),
    .cached_device_dram_write_req_apply_V_addr_write(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_addr_write),
    .reset_write_mode_app_output_data_caching_V_dout(write_mode_app_output_data_caching_U0_reset_write_mode_app_output_data_caching_V_dout),
    .reset_write_mode_app_output_data_caching_V_empty_n(reset_write_mode_app_output_data_caching_V_empty_n),
    .reset_write_mode_app_output_data_caching_V_read(write_mode_app_output_data_caching_U0_reset_write_mode_app_output_data_caching_V_read)
);

write_mode_dram_helper_app write_mode_dram_helper_app_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(write_mode_dram_helper_app_U0_ap_done),
    .ap_continue(write_mode_dram_helper_app_U0_ap_continue),
    .ap_idle(write_mode_dram_helper_app_U0_ap_idle),
    .ap_ready(write_mode_dram_helper_app_U0_ap_ready),
    .peek_real_written_bytes_req_V_dout(peek_real_written_bytes_req_V_dout),
    .peek_real_written_bytes_req_V_empty_n(peek_real_written_bytes_req_V_empty_n),
    .peek_real_written_bytes_req_V_read(write_mode_dram_helper_app_U0_peek_real_written_bytes_req_V_read),
    .peek_real_written_bytes_resp_V_din(write_mode_dram_helper_app_U0_peek_real_written_bytes_resp_V_din),
    .peek_real_written_bytes_resp_V_full_n(peek_real_written_bytes_resp_V_full_n),
    .peek_real_written_bytes_resp_V_write(write_mode_dram_helper_app_U0_peek_real_written_bytes_resp_V_write),
    .peek_write_finished_req_V_dout(peek_write_finished_req_V_dout),
    .peek_write_finished_req_V_empty_n(peek_write_finished_req_V_empty_n),
    .peek_write_finished_req_V_read(write_mode_dram_helper_app_U0_peek_write_finished_req_V_read),
    .peek_write_finished_resp_V_din(write_mode_dram_helper_app_U0_peek_write_finished_resp_V_din),
    .peek_write_finished_resp_V_full_n(peek_write_finished_resp_V_full_n),
    .peek_write_finished_resp_V_write(write_mode_dram_helper_app_U0_peek_write_finished_resp_V_write),
    .app_file_infos_V_dout(app_file_infos_1_V_dout),
    .app_file_infos_V_empty_n(app_file_infos_1_V_empty_n),
    .app_file_infos_V_read(write_mode_dram_helper_app_U0_app_file_infos_V_read),
    .app_is_write_mode_V_dout(write_mode_dram_helper_app_U0_app_is_write_mode_V_dout),
    .app_is_write_mode_V_empty_n(app_is_write_mode_0_V_empty_n),
    .app_is_write_mode_V_read(write_mode_dram_helper_app_U0_app_is_write_mode_V_read),
    .cached_app_output_data_chan_V_data_V_dout(cached_write_mode_app_output_data_V_data_V_dout),
    .cached_app_output_data_chan_V_data_V_empty_n(cached_write_mode_app_output_data_V_data_V_empty_n),
    .cached_app_output_data_chan_V_data_V_read(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_data_V_read),
    .cached_app_output_data_chan_V_len_dout(cached_write_mode_app_output_data_V_len_dout),
    .cached_app_output_data_chan_V_len_empty_n(cached_write_mode_app_output_data_V_len_empty_n),
    .cached_app_output_data_chan_V_len_read(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_len_read),
    .cached_app_output_data_chan_V_eop_dout(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_eop_dout),
    .cached_app_output_data_chan_V_eop_empty_n(cached_write_mode_app_output_data_V_eop_empty_n),
    .cached_app_output_data_chan_V_eop_read(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_eop_read),
    .cached_device_dram_write_req_apply_V_num_dout(cached_device_dram_write_req_apply_V_num_dout),
    .cached_device_dram_write_req_apply_V_num_empty_n(cached_device_dram_write_req_apply_V_num_empty_n),
    .cached_device_dram_write_req_apply_V_num_read(write_mode_dram_helper_app_U0_cached_device_dram_write_req_apply_V_num_read),
    .cached_device_dram_write_req_apply_V_addr_dout(cached_device_dram_write_req_apply_V_addr_dout),
    .cached_device_dram_write_req_apply_V_addr_empty_n(cached_device_dram_write_req_apply_V_addr_empty_n),
    .cached_device_dram_write_req_apply_V_addr_read(write_mode_dram_helper_app_U0_cached_device_dram_write_req_apply_V_addr_read),
    .device_dram_write_req_apply_V_num_din(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_num_din),
    .device_dram_write_req_apply_V_num_full_n(device_dram_write_req_apply_V_num_full_n),
    .device_dram_write_req_apply_V_num_write(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_num_write),
    .device_dram_write_req_apply_V_addr_din(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_addr_din),
    .device_dram_write_req_apply_V_addr_full_n(device_dram_write_req_apply_V_addr_full_n),
    .device_dram_write_req_apply_V_addr_write(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_addr_write),
    .device_dram_write_req_data_V_last_din(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_last_din),
    .device_dram_write_req_data_V_last_full_n(device_dram_write_req_data_V_last_full_n),
    .device_dram_write_req_data_V_last_write(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_last_write),
    .device_dram_write_req_data_V_data_V_din(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_data_V_din),
    .device_dram_write_req_data_V_data_V_full_n(device_dram_write_req_data_V_data_V_full_n),
    .device_dram_write_req_data_V_data_V_write(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_data_V_write),
    .reset_dram_helper_app_V_dout(write_mode_dram_helper_app_U0_reset_dram_helper_app_V_dout),
    .reset_dram_helper_app_V_empty_n(reset_write_mode_dram_helper_app_V_empty_n),
    .reset_dram_helper_app_V_read(write_mode_dram_helper_app_U0_reset_dram_helper_app_V_read)
);

dram_data_caching dram_data_caching_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dram_data_caching_U0_ap_done),
    .ap_continue(dram_data_caching_U0_ap_continue),
    .ap_idle(dram_data_caching_U0_ap_idle),
    .ap_ready(dram_data_caching_U0_ap_ready),
    .dramA_read_resp_V_last_dout(dram_data_caching_U0_dramA_read_resp_V_last_dout),
    .dramA_read_resp_V_last_empty_n(cosim_dramA_read_resp_V_last_empty_n),
    .dramA_read_resp_V_last_read(dram_data_caching_U0_dramA_read_resp_V_last_read),
    .dramA_read_resp_V_data_V_dout(cosim_dramA_read_resp_V_data_V_dout),
    .dramA_read_resp_V_data_V_empty_n(cosim_dramA_read_resp_V_data_V_empty_n),
    .dramA_read_resp_V_data_V_read(dram_data_caching_U0_dramA_read_resp_V_data_V_read),
    .dramB_read_resp_V_last_dout(dram_data_caching_U0_dramB_read_resp_V_last_dout),
    .dramB_read_resp_V_last_empty_n(cosim_dramB_read_resp_V_last_empty_n),
    .dramB_read_resp_V_last_read(dram_data_caching_U0_dramB_read_resp_V_last_read),
    .dramB_read_resp_V_data_V_dout(cosim_dramB_read_resp_V_data_V_dout),
    .dramB_read_resp_V_data_V_empty_n(cosim_dramB_read_resp_V_data_V_empty_n),
    .dramB_read_resp_V_data_V_read(dram_data_caching_U0_dramB_read_resp_V_data_V_read),
    .dramC_read_resp_V_last_dout(dram_data_caching_U0_dramC_read_resp_V_last_dout),
    .dramC_read_resp_V_last_empty_n(cosim_dramC_read_resp_V_last_empty_n),
    .dramC_read_resp_V_last_read(dram_data_caching_U0_dramC_read_resp_V_last_read),
    .dramC_read_resp_V_data_V_dout(cosim_dramC_read_resp_V_data_V_dout),
    .dramC_read_resp_V_data_V_empty_n(cosim_dramC_read_resp_V_data_V_empty_n),
    .dramC_read_resp_V_data_V_read(dram_data_caching_U0_dramC_read_resp_V_data_V_read),
    .dramD_read_resp_V_last_dout(dram_data_caching_U0_dramD_read_resp_V_last_dout),
    .dramD_read_resp_V_last_empty_n(cosim_dramD_read_resp_V_last_empty_n),
    .dramD_read_resp_V_last_read(dram_data_caching_U0_dramD_read_resp_V_last_read),
    .dramD_read_resp_V_data_V_dout(cosim_dramD_read_resp_V_data_V_dout),
    .dramD_read_resp_V_data_V_empty_n(cosim_dramD_read_resp_V_data_V_empty_n),
    .dramD_read_resp_V_data_V_read(dram_data_caching_U0_dramD_read_resp_V_data_V_read),
    .cached_dramA_read_resp_V_last_din(dram_data_caching_U0_cached_dramA_read_resp_V_last_din),
    .cached_dramA_read_resp_V_last_full_n(cached_dramA_read_resp_V_last_full_n),
    .cached_dramA_read_resp_V_last_write(dram_data_caching_U0_cached_dramA_read_resp_V_last_write),
    .cached_dramA_read_resp_V_data_V_din(dram_data_caching_U0_cached_dramA_read_resp_V_data_V_din),
    .cached_dramA_read_resp_V_data_V_full_n(cached_dramA_read_resp_V_data_V_full_n),
    .cached_dramA_read_resp_V_data_V_write(dram_data_caching_U0_cached_dramA_read_resp_V_data_V_write),
    .cached_dramB_read_resp_V_last_din(dram_data_caching_U0_cached_dramB_read_resp_V_last_din),
    .cached_dramB_read_resp_V_last_full_n(cached_dramB_read_resp_V_last_full_n),
    .cached_dramB_read_resp_V_last_write(dram_data_caching_U0_cached_dramB_read_resp_V_last_write),
    .cached_dramB_read_resp_V_data_V_din(dram_data_caching_U0_cached_dramB_read_resp_V_data_V_din),
    .cached_dramB_read_resp_V_data_V_full_n(cached_dramB_read_resp_V_data_V_full_n),
    .cached_dramB_read_resp_V_data_V_write(dram_data_caching_U0_cached_dramB_read_resp_V_data_V_write),
    .cached_dramC_read_resp_V_last_din(dram_data_caching_U0_cached_dramC_read_resp_V_last_din),
    .cached_dramC_read_resp_V_last_full_n(cached_dramC_read_resp_V_last_full_n),
    .cached_dramC_read_resp_V_last_write(dram_data_caching_U0_cached_dramC_read_resp_V_last_write),
    .cached_dramC_read_resp_V_data_V_din(dram_data_caching_U0_cached_dramC_read_resp_V_data_V_din),
    .cached_dramC_read_resp_V_data_V_full_n(cached_dramC_read_resp_V_data_V_full_n),
    .cached_dramC_read_resp_V_data_V_write(dram_data_caching_U0_cached_dramC_read_resp_V_data_V_write),
    .cached_dramD_read_resp_V_last_din(dram_data_caching_U0_cached_dramD_read_resp_V_last_din),
    .cached_dramD_read_resp_V_last_full_n(cached_dramD_read_resp_V_last_full_n),
    .cached_dramD_read_resp_V_last_write(dram_data_caching_U0_cached_dramD_read_resp_V_last_write),
    .cached_dramD_read_resp_V_data_V_din(dram_data_caching_U0_cached_dramD_read_resp_V_data_V_din),
    .cached_dramD_read_resp_V_data_V_full_n(cached_dramD_read_resp_V_data_V_full_n),
    .cached_dramD_read_resp_V_data_V_write(dram_data_caching_U0_cached_dramD_read_resp_V_data_V_write),
    .dramA_write_req_data_V_last_din(dram_data_caching_U0_dramA_write_req_data_V_last_din),
    .dramA_write_req_data_V_last_full_n(cosim_dramA_write_req_data_V_last_full_n),
    .dramA_write_req_data_V_last_write(dram_data_caching_U0_dramA_write_req_data_V_last_write),
    .dramA_write_req_data_V_data_V_din(dram_data_caching_U0_dramA_write_req_data_V_data_V_din),
    .dramA_write_req_data_V_data_V_full_n(cosim_dramA_write_req_data_V_data_V_full_n),
    .dramA_write_req_data_V_data_V_write(dram_data_caching_U0_dramA_write_req_data_V_data_V_write),
    .dramB_write_req_data_V_last_din(dram_data_caching_U0_dramB_write_req_data_V_last_din),
    .dramB_write_req_data_V_last_full_n(cosim_dramB_write_req_data_V_last_full_n),
    .dramB_write_req_data_V_last_write(dram_data_caching_U0_dramB_write_req_data_V_last_write),
    .dramB_write_req_data_V_data_V_din(dram_data_caching_U0_dramB_write_req_data_V_data_V_din),
    .dramB_write_req_data_V_data_V_full_n(cosim_dramB_write_req_data_V_data_V_full_n),
    .dramB_write_req_data_V_data_V_write(dram_data_caching_U0_dramB_write_req_data_V_data_V_write),
    .dramC_write_req_data_V_last_din(dram_data_caching_U0_dramC_write_req_data_V_last_din),
    .dramC_write_req_data_V_last_full_n(cosim_dramC_write_req_data_V_last_full_n),
    .dramC_write_req_data_V_last_write(dram_data_caching_U0_dramC_write_req_data_V_last_write),
    .dramC_write_req_data_V_data_V_din(dram_data_caching_U0_dramC_write_req_data_V_data_V_din),
    .dramC_write_req_data_V_data_V_full_n(cosim_dramC_write_req_data_V_data_V_full_n),
    .dramC_write_req_data_V_data_V_write(dram_data_caching_U0_dramC_write_req_data_V_data_V_write),
    .dramD_write_req_data_V_last_din(dram_data_caching_U0_dramD_write_req_data_V_last_din),
    .dramD_write_req_data_V_last_full_n(cosim_dramD_write_req_data_V_last_full_n),
    .dramD_write_req_data_V_last_write(dram_data_caching_U0_dramD_write_req_data_V_last_write),
    .dramD_write_req_data_V_data_V_din(dram_data_caching_U0_dramD_write_req_data_V_data_V_din),
    .dramD_write_req_data_V_data_V_full_n(cosim_dramD_write_req_data_V_data_V_full_n),
    .dramD_write_req_data_V_data_V_write(dram_data_caching_U0_dramD_write_req_data_V_data_V_write),
    .cached_dramA_write_req_data_V_last_dout(dram_data_caching_U0_cached_dramA_write_req_data_V_last_dout),
    .cached_dramA_write_req_data_V_last_empty_n(cached_dramA_write_req_data_V_last_empty_n),
    .cached_dramA_write_req_data_V_last_read(dram_data_caching_U0_cached_dramA_write_req_data_V_last_read),
    .cached_dramA_write_req_data_V_data_V_dout(cached_dramA_write_req_data_V_data_V_dout),
    .cached_dramA_write_req_data_V_data_V_empty_n(cached_dramA_write_req_data_V_data_V_empty_n),
    .cached_dramA_write_req_data_V_data_V_read(dram_data_caching_U0_cached_dramA_write_req_data_V_data_V_read),
    .cached_dramB_write_req_data_V_last_dout(dram_data_caching_U0_cached_dramB_write_req_data_V_last_dout),
    .cached_dramB_write_req_data_V_last_empty_n(cached_dramB_write_req_data_V_last_empty_n),
    .cached_dramB_write_req_data_V_last_read(dram_data_caching_U0_cached_dramB_write_req_data_V_last_read),
    .cached_dramB_write_req_data_V_data_V_dout(cached_dramB_write_req_data_V_data_V_dout),
    .cached_dramB_write_req_data_V_data_V_empty_n(cached_dramB_write_req_data_V_data_V_empty_n),
    .cached_dramB_write_req_data_V_data_V_read(dram_data_caching_U0_cached_dramB_write_req_data_V_data_V_read),
    .cached_dramC_write_req_data_V_last_dout(dram_data_caching_U0_cached_dramC_write_req_data_V_last_dout),
    .cached_dramC_write_req_data_V_last_empty_n(cached_dramC_write_req_data_V_last_empty_n),
    .cached_dramC_write_req_data_V_last_read(dram_data_caching_U0_cached_dramC_write_req_data_V_last_read),
    .cached_dramC_write_req_data_V_data_V_dout(cached_dramC_write_req_data_V_data_V_dout),
    .cached_dramC_write_req_data_V_data_V_empty_n(cached_dramC_write_req_data_V_data_V_empty_n),
    .cached_dramC_write_req_data_V_data_V_read(dram_data_caching_U0_cached_dramC_write_req_data_V_data_V_read),
    .cached_dramD_write_req_data_V_last_dout(dram_data_caching_U0_cached_dramD_write_req_data_V_last_dout),
    .cached_dramD_write_req_data_V_last_empty_n(cached_dramD_write_req_data_V_last_empty_n),
    .cached_dramD_write_req_data_V_last_read(dram_data_caching_U0_cached_dramD_write_req_data_V_last_read),
    .cached_dramD_write_req_data_V_data_V_dout(cached_dramD_write_req_data_V_data_V_dout),
    .cached_dramD_write_req_data_V_data_V_empty_n(cached_dramD_write_req_data_V_data_V_empty_n),
    .cached_dramD_write_req_data_V_data_V_read(dram_data_caching_U0_cached_dramD_write_req_data_V_data_V_read)
);

reset_propaganda reset_propaganda_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(reset_propaganda_U0_ap_done),
    .ap_continue(reset_propaganda_U0_ap_continue),
    .ap_idle(reset_propaganda_U0_ap_idle),
    .ap_ready(reset_propaganda_U0_ap_ready),
    .reset_app_stencil_V_din(reset_propaganda_U0_reset_app_stencil_V_din),
    .reset_app_stencil_V_full_n(reset_app_stencil_V_full_n),
    .reset_app_stencil_V_write(reset_propaganda_U0_reset_app_stencil_V_write),
    .reset_sigs_V_dout(reset_propaganda_U0_reset_sigs_V_dout),
    .reset_sigs_V_empty_n(reset_sigs_V_empty_n),
    .reset_sigs_V_read(reset_propaganda_U0_reset_sigs_V_read),
    .reset_read_mode_dram_helper_app_V_din(reset_propaganda_U0_reset_read_mode_dram_helper_app_V_din),
    .reset_read_mode_dram_helper_app_V_full_n(reset_read_mode_dram_helper_app_V_full_n),
    .reset_read_mode_dram_helper_app_V_write(reset_propaganda_U0_reset_read_mode_dram_helper_app_V_write),
    .reset_write_mode_dram_helper_app_V_din(reset_propaganda_U0_reset_write_mode_dram_helper_app_V_din),
    .reset_write_mode_dram_helper_app_V_full_n(reset_write_mode_dram_helper_app_V_full_n),
    .reset_write_mode_dram_helper_app_V_write(reset_propaganda_U0_reset_write_mode_dram_helper_app_V_write),
    .reset_read_mode_pcie_helper_app_V_din(reset_propaganda_U0_reset_read_mode_pcie_helper_app_V_din),
    .reset_read_mode_pcie_helper_app_V_full_n(reset_read_mode_pcie_helper_app_V_full_n),
    .reset_read_mode_pcie_helper_app_V_write(reset_propaganda_U0_reset_read_mode_pcie_helper_app_V_write),
    .reset_write_mode_pcie_helper_app_V_din(reset_propaganda_U0_reset_write_mode_pcie_helper_app_V_din),
    .reset_write_mode_pcie_helper_app_V_full_n(reset_write_mode_pcie_helper_app_V_full_n),
    .reset_write_mode_pcie_helper_app_V_write(reset_propaganda_U0_reset_write_mode_pcie_helper_app_V_write),
    .reset_pcie_data_splitter_app_V_din(reset_propaganda_U0_reset_pcie_data_splitter_app_V_din),
    .reset_pcie_data_splitter_app_V_full_n(reset_pcie_data_splitter_app_V_full_n),
    .reset_pcie_data_splitter_app_V_write(reset_propaganda_U0_reset_pcie_data_splitter_app_V_write),
    .reset_app_output_data_demux_V_din(reset_propaganda_U0_reset_app_output_data_demux_V_din),
    .reset_app_output_data_demux_V_full_n(reset_app_output_data_demux_V_full_n),
    .reset_app_output_data_demux_V_write(reset_propaganda_U0_reset_app_output_data_demux_V_write),
    .reset_app_input_data_mux_V_din(reset_propaganda_U0_reset_app_input_data_mux_V_din),
    .reset_app_input_data_mux_V_full_n(reset_app_input_data_mux_V_full_n),
    .reset_app_input_data_mux_V_write(reset_propaganda_U0_reset_app_input_data_mux_V_write),
    .reset_write_mode_app_output_data_caching_V_din(reset_propaganda_U0_reset_write_mode_app_output_data_caching_V_din),
    .reset_write_mode_app_output_data_caching_V_full_n(reset_write_mode_app_output_data_caching_V_full_n),
    .reset_write_mode_app_output_data_caching_V_write(reset_propaganda_U0_reset_write_mode_app_output_data_caching_V_write),
    .reset_app_input_data_merger_V_din(reset_propaganda_U0_reset_app_input_data_merger_V_din),
    .reset_app_input_data_merger_V_full_n(reset_app_input_data_merger_V_full_n),
    .reset_app_input_data_merger_V_write(reset_propaganda_U0_reset_app_input_data_merger_V_write),
    .reset_write_mode_pre_merged_app_input_data_forwarder_V_din(reset_propaganda_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_din),
    .reset_write_mode_pre_merged_app_input_data_forwarder_V_full_n(reset_write_mode_pre_merged_app_input_data_forwarder_V_full_n),
    .reset_write_mode_pre_merged_app_input_data_forwarder_V_write(reset_propaganda_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_write)
);

app_stencil app_stencil_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(app_stencil_U0_ap_done),
    .ap_continue(app_stencil_U0_ap_continue),
    .ap_idle(app_stencil_U0_ap_idle),
    .ap_ready(app_stencil_U0_ap_ready),
    .reset_app_stencil_V_dout(app_stencil_U0_reset_app_stencil_V_dout),
    .reset_app_stencil_V_empty_n(reset_app_stencil_V_empty_n),
    .reset_app_stencil_V_read(app_stencil_U0_reset_app_stencil_V_read),
    .app_input_params_V_dout(app_input_params_V_dout),
    .app_input_params_V_empty_n(app_input_params_V_empty_n),
    .app_input_params_V_read(app_stencil_U0_app_input_params_V_read),
    .app_input_data_V_data_V_dout(app_input_data_V_data_V_dout),
    .app_input_data_V_data_V_empty_n(app_input_data_V_data_V_empty_n),
    .app_input_data_V_data_V_read(app_stencil_U0_app_input_data_V_data_V_read),
    .app_input_data_V_len_dout(app_input_data_V_len_dout),
    .app_input_data_V_len_empty_n(app_input_data_V_len_empty_n),
    .app_input_data_V_len_read(app_stencil_U0_app_input_data_V_len_read),
    .app_input_data_V_eop_dout(app_stencil_U0_app_input_data_V_eop_dout),
    .app_input_data_V_eop_empty_n(app_input_data_V_eop_empty_n),
    .app_input_data_V_eop_read(app_stencil_U0_app_input_data_V_eop_read),
    .app_output_data_V_data_V_din(app_stencil_U0_app_output_data_V_data_V_din),
    .app_output_data_V_data_V_full_n(app_output_data_V_data_V_full_n),
    .app_output_data_V_data_V_write(app_stencil_U0_app_output_data_V_data_V_write),
    .app_output_data_V_len_din(app_stencil_U0_app_output_data_V_len_din),
    .app_output_data_V_len_full_n(app_output_data_V_len_full_n),
    .app_output_data_V_len_write(app_stencil_U0_app_output_data_V_len_write),
    .app_output_data_V_eop_din(app_stencil_U0_app_output_data_V_eop_din),
    .app_output_data_V_eop_full_n(app_output_data_V_eop_full_n),
    .app_output_data_V_eop_write(app_stencil_U0_app_output_data_V_eop_write)
);

fifo_w32_d64_A reqs_incoming_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_reqs_incoming_V_sector_off_din),
    .if_full_n(reqs_incoming_V_sector_off_full_n),
    .if_write(poke_handler_U0_reqs_incoming_V_sector_off_write),
    .if_dout(reqs_incoming_V_sector_off_dout),
    .if_empty_n(reqs_incoming_V_sector_off_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_sector_off_read)
);

fifo_w32_d64_A reqs_incoming_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_reqs_incoming_V_sector_num_din),
    .if_full_n(reqs_incoming_V_sector_num_full_n),
    .if_write(poke_handler_U0_reqs_incoming_V_sector_num_write),
    .if_dout(reqs_incoming_V_sector_num_dout),
    .if_empty_n(reqs_incoming_V_sector_num_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_sector_num_read)
);

fifo_w32_d64_A reqs_incoming_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_reqs_incoming_V_tag_din),
    .if_full_n(reqs_incoming_V_tag_full_n),
    .if_write(poke_handler_U0_reqs_incoming_V_tag_write),
    .if_dout(reqs_incoming_V_tag_dout),
    .if_empty_n(reqs_incoming_V_tag_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_tag_read)
);

fifo_w1_d64_A reqs_incoming_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reqs_incoming_V_rw_din),
    .if_full_n(reqs_incoming_V_rw_full_n),
    .if_write(poke_handler_U0_reqs_incoming_V_rw_write),
    .if_dout(reqs_incoming_V_rw_dout),
    .if_empty_n(reqs_incoming_V_rw_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_rw_read)
);

fifo_w32_d16_A kbuf_addrs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_kbuf_addrs_V_din),
    .if_full_n(kbuf_addrs_V_full_n),
    .if_write(poke_handler_U0_kbuf_addrs_V_write),
    .if_dout(kbuf_addrs_V_dout),
    .if_empty_n(kbuf_addrs_V_empty_n),
    .if_read(pipe0_data_handler_U0_kbuf_addrs_V_read)
);

fifo_w32_d4_A dma_read_throttle_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_dma_read_throttle_params_V_din),
    .if_full_n(dma_read_throttle_params_V_full_n),
    .if_write(poke_handler_U0_dma_read_throttle_params_V_write),
    .if_dout(dma_read_throttle_params_V_dout),
    .if_empty_n(dma_read_throttle_params_V_empty_n),
    .if_read(pcie_read_throttle_unit_U0_dma_read_throttle_params_V_read)
);

fifo_w32_d4_A dma_write_throttle_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_dma_write_throttle_params_V_din),
    .if_full_n(dma_write_throttle_params_V_full_n),
    .if_write(poke_handler_U0_dma_write_throttle_params_V_write),
    .if_dout(dma_write_throttle_params_V_dout),
    .if_empty_n(dma_write_throttle_params_V_empty_n),
    .if_read(pcie_write_throttle_unit_U0_dma_write_throttle_params_V_read)
);

fifo_w32_d4_A drive_read_delay_cycle_cnts_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_device_read_delay_cycle_cnts_V_din),
    .if_full_n(drive_read_delay_cycle_cnts_V_full_n),
    .if_write(poke_handler_U0_device_read_delay_cycle_cnts_V_write),
    .if_dout(drive_read_delay_cycle_cnts_V_dout),
    .if_empty_n(drive_read_delay_cycle_cnts_V_empty_n),
    .if_read(dram_read_delay_unit_U0_device_read_delay_cycle_cnts_V_read)
);

fifo_w32_d4_A drive_write_delay_cycle_cnts_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_device_write_delay_cycle_cnts_V_din),
    .if_full_n(drive_write_delay_cycle_cnts_V_full_n),
    .if_write(poke_handler_U0_device_write_delay_cycle_cnts_V_write),
    .if_dout(drive_write_delay_cycle_cnts_V_dout),
    .if_empty_n(drive_write_delay_cycle_cnts_V_empty_n),
    .if_read(dram_write_delay_unit_U0_device_write_delay_cycle_cnts_V_read)
);

fifo_w32_d4_A drive_read_throttle_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_drive_read_throttle_params_V_din),
    .if_full_n(drive_read_throttle_params_V_full_n),
    .if_write(poke_handler_U0_drive_read_throttle_params_V_write),
    .if_dout(drive_read_throttle_params_V_dout),
    .if_empty_n(drive_read_throttle_params_V_empty_n),
    .if_read(dram_read_throttle_unit_U0_drive_read_throttle_params_V_read)
);

fifo_w32_d4_A drive_write_throttle_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_drive_write_throttle_params_V_din),
    .if_full_n(drive_write_throttle_params_V_full_n),
    .if_write(poke_handler_U0_drive_write_throttle_params_V_write),
    .if_dout(drive_write_throttle_params_V_dout),
    .if_empty_n(drive_write_throttle_params_V_empty_n),
    .if_read(dram_write_throttle_unit_U0_drive_write_throttle_params_V_read)
);

fifo_w32_d64_A app_file_infos_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_app_file_infos_0_V_din),
    .if_full_n(app_file_infos_0_V_full_n),
    .if_write(poke_handler_U0_app_file_infos_0_V_write),
    .if_dout(app_file_infos_0_V_dout),
    .if_empty_n(app_file_infos_0_V_empty_n),
    .if_read(read_mode_dram_helper_app_U0_app_file_infos_V_read)
);

fifo_w32_d64_A app_file_infos_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_app_file_infos_1_V_din),
    .if_full_n(app_file_infos_1_V_full_n),
    .if_write(poke_handler_U0_app_file_infos_1_V_write),
    .if_dout(app_file_infos_1_V_dout),
    .if_empty_n(app_file_infos_1_V_empty_n),
    .if_read(write_mode_dram_helper_app_U0_app_file_infos_V_read)
);

fifo_w32_d4_A read_mode_app_buf_addrs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_read_mode_app_buf_addrs_V_din),
    .if_full_n(read_mode_app_buf_addrs_V_full_n),
    .if_write(poke_handler_U0_read_mode_app_buf_addrs_V_write),
    .if_dout(read_mode_app_buf_addrs_V_dout),
    .if_empty_n(read_mode_app_buf_addrs_V_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_buf_addrs_chan_V_read)
);

fifo_w32_d4_A write_mode_app_buf_addrs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_write_mode_app_buf_addrs_V_din),
    .if_full_n(write_mode_app_buf_addrs_V_full_n),
    .if_write(poke_handler_U0_write_mode_app_buf_addrs_V_write),
    .if_dout(write_mode_app_buf_addrs_V_dout),
    .if_empty_n(write_mode_app_buf_addrs_V_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_app_buf_addrs_chan_V_read)
);

fifo_w1_d4_A app_free_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_free_buf_V_din),
    .if_full_n(app_free_buf_V_full_n),
    .if_write(poke_handler_U0_app_free_buf_V_write),
    .if_dout(app_free_buf_V_dout),
    .if_empty_n(app_free_buf_V_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_free_buf_V_read)
);

fifo_w64_d4_A app_write_total_len_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_app_write_total_len_V_din),
    .if_full_n(app_write_total_len_V_full_n),
    .if_write(poke_handler_U0_app_write_total_len_V_write),
    .if_dout(app_write_total_len_V_dout),
    .if_empty_n(app_write_total_len_V_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_app_write_total_len_V_read)
);

fifo_w32_d4_A app_input_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_app_input_params_V_din),
    .if_full_n(app_input_params_V_full_n),
    .if_write(poke_handler_U0_app_input_params_V_write),
    .if_dout(app_input_params_V_dout),
    .if_empty_n(app_input_params_V_empty_n),
    .if_read(app_stencil_U0_app_input_params_V_read)
);

fifo_w32_d64_A app_commit_write_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(poke_handler_U0_app_commit_write_buf_V_din),
    .if_full_n(app_commit_write_buf_V_full_n),
    .if_write(poke_handler_U0_app_commit_write_buf_V_write),
    .if_dout(app_commit_write_buf_V_dout),
    .if_empty_n(app_commit_write_buf_V_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_app_commit_write_buf_V_read)
);

fifo_w1_d4_A app_is_write_mode_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_is_write_mode_0_V_din),
    .if_full_n(app_is_write_mode_0_V_full_n),
    .if_write(poke_handler_U0_app_is_write_mode_0_V_write),
    .if_dout(app_is_write_mode_0_V_dout),
    .if_empty_n(app_is_write_mode_0_V_empty_n),
    .if_read(write_mode_dram_helper_app_U0_app_is_write_mode_V_read)
);

fifo_w1_d4_A app_is_write_mode_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_is_write_mode_1_V_din),
    .if_full_n(app_is_write_mode_1_V_full_n),
    .if_write(poke_handler_U0_app_is_write_mode_1_V_write),
    .if_dout(app_is_write_mode_1_V_dout),
    .if_empty_n(app_is_write_mode_1_V_empty_n),
    .if_read(read_mode_dram_helper_app_U0_app_is_write_mode_V_read)
);

fifo_w1_d4_A app_is_write_mode_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_is_write_mode_2_V_din),
    .if_full_n(app_is_write_mode_2_V_full_n),
    .if_write(poke_handler_U0_app_is_write_mode_2_V_write),
    .if_dout(app_is_write_mode_2_V_dout),
    .if_empty_n(app_is_write_mode_2_V_empty_n),
    .if_read(app_output_data_demux_U0_app_is_write_mode_V_read)
);

fifo_w1_d4_A reset_sigs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_sigs_V_din),
    .if_full_n(reset_sigs_V_full_n),
    .if_write(poke_handler_U0_reset_sigs_V_write),
    .if_dout(reset_sigs_V_dout),
    .if_empty_n(reset_sigs_V_empty_n),
    .if_read(reset_propaganda_U0_reset_sigs_V_read)
);

fifo_w32_d4_A peek_real_written_bytes_req_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(peek_handler_U0_peek_real_written_bytes_req_V_din),
    .if_full_n(peek_real_written_bytes_req_V_full_n),
    .if_write(peek_handler_U0_peek_real_written_bytes_req_V_write),
    .if_dout(peek_real_written_bytes_req_V_dout),
    .if_empty_n(peek_real_written_bytes_req_V_empty_n),
    .if_read(write_mode_dram_helper_app_U0_peek_real_written_bytes_req_V_read)
);

fifo_w32_d4_A peek_real_written_bytes_resp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_dram_helper_app_U0_peek_real_written_bytes_resp_V_din),
    .if_full_n(peek_real_written_bytes_resp_V_full_n),
    .if_write(write_mode_dram_helper_app_U0_peek_real_written_bytes_resp_V_write),
    .if_dout(peek_real_written_bytes_resp_V_dout),
    .if_empty_n(peek_real_written_bytes_resp_V_empty_n),
    .if_read(peek_handler_U0_peek_real_written_bytes_resp_V_read)
);

fifo_w32_d4_A peek_write_finished_req_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(peek_handler_U0_peek_write_finished_req_V_din),
    .if_full_n(peek_write_finished_req_V_full_n),
    .if_write(peek_handler_U0_peek_write_finished_req_V_write),
    .if_dout(peek_write_finished_req_V_dout),
    .if_empty_n(peek_write_finished_req_V_empty_n),
    .if_read(write_mode_dram_helper_app_U0_peek_write_finished_req_V_read)
);

fifo_w32_d4_A peek_write_finished_resp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_dram_helper_app_U0_peek_write_finished_resp_V_din),
    .if_full_n(peek_write_finished_resp_V_full_n),
    .if_write(write_mode_dram_helper_app_U0_peek_write_finished_resp_V_write),
    .if_dout(peek_write_finished_resp_V_dout),
    .if_empty_n(peek_write_finished_resp_V_empty_n),
    .if_read(peek_handler_U0_peek_write_finished_resp_V_read)
);

fifo_w32_d4_A peek_virt_written_bytes_req_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(peek_handler_U0_peek_virt_written_bytes_req_V_din),
    .if_full_n(peek_virt_written_bytes_req_V_full_n),
    .if_write(peek_handler_U0_peek_virt_written_bytes_req_V_write),
    .if_dout(peek_virt_written_bytes_req_V_dout),
    .if_empty_n(peek_virt_written_bytes_req_V_empty_n),
    .if_read(app_input_data_mux_U0_peek_virt_written_bytes_req_V_read)
);

fifo_w32_d4_A peek_virt_written_bytes_resp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_mux_U0_peek_virt_written_bytes_resp_V_din),
    .if_full_n(peek_virt_written_bytes_resp_V_full_n),
    .if_write(app_input_data_mux_U0_peek_virt_written_bytes_resp_V_write),
    .if_dout(peek_virt_written_bytes_resp_V_dout),
    .if_empty_n(peek_virt_written_bytes_resp_V_empty_n),
    .if_read(peek_handler_U0_peek_virt_written_bytes_resp_V_read)
);

fifo_w1_d4_A before_throttle_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(before_throttle_pcie_read_resp_V_last_din),
    .if_full_n(before_throttle_pcie_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_last_write),
    .if_dout(before_throttle_pcie_read_resp_V_last_dout),
    .if_empty_n(before_throttle_pcie_read_resp_V_last_empty_n),
    .if_read(pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_last_read)
);

fifo_w512_d4_A before_throttle_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_data_V_din),
    .if_full_n(before_throttle_pcie_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_data_V_write),
    .if_dout(before_throttle_pcie_read_resp_V_data_V_dout),
    .if_empty_n(before_throttle_pcie_read_resp_V_data_V_empty_n),
    .if_read(pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_data_V_read)
);

fifo_w1_d4_A after_throttle_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(after_throttle_pcie_read_resp_V_last_din),
    .if_full_n(after_throttle_pcie_read_resp_V_last_full_n),
    .if_write(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_last_write),
    .if_dout(after_throttle_pcie_read_resp_V_last_dout),
    .if_empty_n(after_throttle_pcie_read_resp_V_last_empty_n),
    .if_read(pcie_read_resp_multiplexer_U0_pcie_read_resp_V_last_read)
);

fifo_w512_d4_A after_throttle_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_data_V_din),
    .if_full_n(after_throttle_pcie_read_resp_V_data_V_full_n),
    .if_write(pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_data_V_write),
    .if_dout(after_throttle_pcie_read_resp_V_data_V_dout),
    .if_empty_n(after_throttle_pcie_read_resp_V_data_V_empty_n),
    .if_read(pcie_read_resp_multiplexer_U0_pcie_read_resp_V_data_V_read)
);

fifo_w8_d64_A host_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_host_dram_read_req_V_num_din),
    .if_full_n(host_dram_read_req_V_num_full_n),
    .if_write(pipe0_data_handler_U0_host_dram_read_req_V_num_write),
    .if_dout(host_dram_read_req_V_num_dout),
    .if_empty_n(host_dram_read_req_V_num_empty_n),
    .if_read(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_V_num_read)
);

fifo_w64_d64_A host_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_host_dram_read_req_V_addr_din),
    .if_full_n(host_dram_read_req_V_addr_full_n),
    .if_write(pipe0_data_handler_U0_host_dram_read_req_V_addr_write),
    .if_dout(host_dram_read_req_V_addr_dout),
    .if_empty_n(host_dram_read_req_V_addr_empty_n),
    .if_read(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_V_addr_read)
);

fifo_w8_d64_A host_pcie_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_pcie_read_req_V_num_din),
    .if_full_n(host_pcie_read_req_V_num_full_n),
    .if_write(pipe0_data_handler_U0_pcie_read_req_V_num_write),
    .if_dout(host_pcie_read_req_V_num_dout),
    .if_empty_n(host_pcie_read_req_V_num_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_host_pcie_read_req_V_num_read)
);

fifo_w64_d64_A host_pcie_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_pcie_read_req_V_addr_din),
    .if_full_n(host_pcie_read_req_V_addr_full_n),
    .if_write(pipe0_data_handler_U0_pcie_read_req_V_addr_write),
    .if_dout(host_pcie_read_req_V_addr_dout),
    .if_empty_n(host_pcie_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_host_pcie_read_req_V_addr_read)
);

fifo_w32_d64_A rd_reqs_pipe0_write_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_off_din),
    .if_full_n(rd_reqs_pipe0_write_V_sector_off_full_n),
    .if_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_off_write),
    .if_dout(rd_reqs_pipe0_write_V_sector_off_dout),
    .if_empty_n(rd_reqs_pipe0_write_V_sector_off_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_sector_off_read)
);

fifo_w32_d64_A rd_reqs_pipe0_write_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_num_din),
    .if_full_n(rd_reqs_pipe0_write_V_sector_num_full_n),
    .if_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_sector_num_write),
    .if_dout(rd_reqs_pipe0_write_V_sector_num_dout),
    .if_empty_n(rd_reqs_pipe0_write_V_sector_num_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_sector_num_read)
);

fifo_w32_d64_A rd_reqs_pipe0_write_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_tag_din),
    .if_full_n(rd_reqs_pipe0_write_V_tag_full_n),
    .if_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_tag_write),
    .if_dout(rd_reqs_pipe0_write_V_tag_dout),
    .if_empty_n(rd_reqs_pipe0_write_V_tag_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_tag_read)
);

fifo_w1_d64_A rd_reqs_pipe0_write_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rd_reqs_pipe0_write_V_rw_din),
    .if_full_n(rd_reqs_pipe0_write_V_rw_full_n),
    .if_write(pipe0_data_handler_U0_rd_reqs_pipe0_write_V_rw_write),
    .if_dout(rd_reqs_pipe0_write_V_rw_dout),
    .if_empty_n(rd_reqs_pipe0_write_V_rw_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe0_write_V_rw_read)
);

fifo_w32_d64_A wr_reqs_pipe0_write_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_off_din),
    .if_full_n(wr_reqs_pipe0_write_V_sector_off_full_n),
    .if_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_off_write),
    .if_dout(wr_reqs_pipe0_write_V_sector_off_dout),
    .if_empty_n(wr_reqs_pipe0_write_V_sector_off_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_sector_off_read)
);

fifo_w32_d64_A wr_reqs_pipe0_write_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_num_din),
    .if_full_n(wr_reqs_pipe0_write_V_sector_num_full_n),
    .if_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_sector_num_write),
    .if_dout(wr_reqs_pipe0_write_V_sector_num_dout),
    .if_empty_n(wr_reqs_pipe0_write_V_sector_num_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_sector_num_read)
);

fifo_w32_d64_A wr_reqs_pipe0_write_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_tag_din),
    .if_full_n(wr_reqs_pipe0_write_V_tag_full_n),
    .if_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_tag_write),
    .if_dout(wr_reqs_pipe0_write_V_tag_dout),
    .if_empty_n(wr_reqs_pipe0_write_V_tag_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_tag_read)
);

fifo_w1_d64_A wr_reqs_pipe0_write_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(wr_reqs_pipe0_write_V_rw_din),
    .if_full_n(wr_reqs_pipe0_write_V_rw_full_n),
    .if_write(pipe0_data_handler_U0_wr_reqs_pipe0_write_V_rw_write),
    .if_dout(wr_reqs_pipe0_write_V_rw_dout),
    .if_empty_n(wr_reqs_pipe0_write_V_rw_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe0_write_V_rw_read)
);

fifo_w64_d64_A rd_kbuf_addr_pipe0_write_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_rd_kbuf_addr_pipe0_write_V_din),
    .if_full_n(rd_kbuf_addr_pipe0_write_V_full_n),
    .if_write(pipe0_data_handler_U0_rd_kbuf_addr_pipe0_write_V_write),
    .if_dout(rd_kbuf_addr_pipe0_write_V_dout),
    .if_empty_n(rd_kbuf_addr_pipe0_write_V_empty_n),
    .if_read(pipeline_data_passer_U0_rd_kbuf_addr_pipe0_write_V_read)
);

fifo_w64_d64_A wr_kbuf_addr_pipe0_write_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_wr_kbuf_addr_pipe0_write_V_din),
    .if_full_n(wr_kbuf_addr_pipe0_write_V_full_n),
    .if_write(pipe0_data_handler_U0_wr_kbuf_addr_pipe0_write_V_write),
    .if_dout(wr_kbuf_addr_pipe0_write_V_dout),
    .if_empty_n(wr_kbuf_addr_pipe0_write_V_empty_n),
    .if_read(pipeline_data_passer_U0_wr_kbuf_addr_pipe0_write_V_read)
);

fifo_w32_d64_A rd_reqs_pipe1_read_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_off_din),
    .if_full_n(rd_reqs_pipe1_read_V_sector_off_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_off_write),
    .if_dout(rd_reqs_pipe1_read_V_sector_off_dout),
    .if_empty_n(rd_reqs_pipe1_read_V_sector_off_empty_n),
    .if_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_sector_off_read)
);

fifo_w32_d64_A rd_reqs_pipe1_read_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_num_din),
    .if_full_n(rd_reqs_pipe1_read_V_sector_num_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_sector_num_write),
    .if_dout(rd_reqs_pipe1_read_V_sector_num_dout),
    .if_empty_n(rd_reqs_pipe1_read_V_sector_num_empty_n),
    .if_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_sector_num_read)
);

fifo_w32_d64_A rd_reqs_pipe1_read_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_tag_din),
    .if_full_n(rd_reqs_pipe1_read_V_tag_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_tag_write),
    .if_dout(rd_reqs_pipe1_read_V_tag_dout),
    .if_empty_n(rd_reqs_pipe1_read_V_tag_empty_n),
    .if_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_tag_read)
);

fifo_w1_d64_A rd_reqs_pipe1_read_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rd_reqs_pipe1_read_V_rw_din),
    .if_full_n(rd_reqs_pipe1_read_V_rw_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe1_read_V_rw_write),
    .if_dout(rd_reqs_pipe1_read_V_rw_dout),
    .if_empty_n(rd_reqs_pipe1_read_V_rw_empty_n),
    .if_read(pipe1_data_handler_U0_rd_reqs_pipe1_read_V_rw_read)
);

fifo_w32_d64_A wr_reqs_pipe1_read_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_off_din),
    .if_full_n(wr_reqs_pipe1_read_V_sector_off_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_off_write),
    .if_dout(wr_reqs_pipe1_read_V_sector_off_dout),
    .if_empty_n(wr_reqs_pipe1_read_V_sector_off_empty_n),
    .if_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_sector_off_read)
);

fifo_w32_d64_A wr_reqs_pipe1_read_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_num_din),
    .if_full_n(wr_reqs_pipe1_read_V_sector_num_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_sector_num_write),
    .if_dout(wr_reqs_pipe1_read_V_sector_num_dout),
    .if_empty_n(wr_reqs_pipe1_read_V_sector_num_empty_n),
    .if_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_sector_num_read)
);

fifo_w32_d64_A wr_reqs_pipe1_read_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_tag_din),
    .if_full_n(wr_reqs_pipe1_read_V_tag_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_tag_write),
    .if_dout(wr_reqs_pipe1_read_V_tag_dout),
    .if_empty_n(wr_reqs_pipe1_read_V_tag_empty_n),
    .if_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_tag_read)
);

fifo_w1_d64_A wr_reqs_pipe1_read_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(wr_reqs_pipe1_read_V_rw_din),
    .if_full_n(wr_reqs_pipe1_read_V_rw_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe1_read_V_rw_write),
    .if_dout(wr_reqs_pipe1_read_V_rw_dout),
    .if_empty_n(wr_reqs_pipe1_read_V_rw_empty_n),
    .if_read(pipe1_data_handler_U0_wr_reqs_pipe1_read_V_rw_read)
);

fifo_w1_d4_A host_dram_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_read_resp_V_last_din),
    .if_full_n(host_dram_read_resp_V_last_full_n),
    .if_write(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_last_write),
    .if_dout(host_dram_read_resp_V_last_dout),
    .if_empty_n(host_dram_read_resp_V_last_empty_n),
    .if_read(pipe1_data_handler_U0_host_dram_read_resp_V_last_read)
);

fifo_w512_d4_A host_dram_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_data_V_din),
    .if_full_n(host_dram_read_resp_V_data_V_full_n),
    .if_write(dram_read_resp_multiplexer_U0_host_dram_read_resp_V_data_V_write),
    .if_dout(host_dram_read_resp_V_data_V_dout),
    .if_empty_n(host_dram_read_resp_V_data_V_empty_n),
    .if_read(pipe1_data_handler_U0_host_dram_read_resp_V_data_V_read)
);

fifo_w1_d4_A host_after_throttle_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_after_throttle_pcie_read_resp_V_last_din),
    .if_full_n(host_after_throttle_pcie_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_last_write),
    .if_dout(host_after_throttle_pcie_read_resp_V_last_dout),
    .if_empty_n(host_after_throttle_pcie_read_resp_V_last_empty_n),
    .if_read(pipe1_data_handler_U0_pcie_read_resp_V_last_read)
);

fifo_w512_d4_A host_after_throttle_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_data_V_din),
    .if_full_n(host_after_throttle_pcie_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_data_V_write),
    .if_dout(host_after_throttle_pcie_read_resp_V_data_V_dout),
    .if_empty_n(host_after_throttle_pcie_read_resp_V_data_V_empty_n),
    .if_read(pipe1_data_handler_U0_pcie_read_resp_V_data_V_read)
);

fifo_w32_d64_A rd_reqs_pipe1_write_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_off_din),
    .if_full_n(rd_reqs_pipe1_write_V_sector_off_full_n),
    .if_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_off_write),
    .if_dout(rd_reqs_pipe1_write_V_sector_off_dout),
    .if_empty_n(rd_reqs_pipe1_write_V_sector_off_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_sector_off_read)
);

fifo_w32_d64_A rd_reqs_pipe1_write_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_num_din),
    .if_full_n(rd_reqs_pipe1_write_V_sector_num_full_n),
    .if_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_sector_num_write),
    .if_dout(rd_reqs_pipe1_write_V_sector_num_dout),
    .if_empty_n(rd_reqs_pipe1_write_V_sector_num_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_sector_num_read)
);

fifo_w32_d64_A rd_reqs_pipe1_write_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_tag_din),
    .if_full_n(rd_reqs_pipe1_write_V_tag_full_n),
    .if_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_tag_write),
    .if_dout(rd_reqs_pipe1_write_V_tag_dout),
    .if_empty_n(rd_reqs_pipe1_write_V_tag_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_tag_read)
);

fifo_w1_d64_A rd_reqs_pipe1_write_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rd_reqs_pipe1_write_V_rw_din),
    .if_full_n(rd_reqs_pipe1_write_V_rw_full_n),
    .if_write(pipe1_data_handler_U0_rd_reqs_pipe1_write_V_rw_write),
    .if_dout(rd_reqs_pipe1_write_V_rw_dout),
    .if_empty_n(rd_reqs_pipe1_write_V_rw_empty_n),
    .if_read(pipeline_data_passer_U0_rd_reqs_pipe1_write_V_rw_read)
);

fifo_w32_d64_A wr_reqs_pipe1_write_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_off_din),
    .if_full_n(wr_reqs_pipe1_write_V_sector_off_full_n),
    .if_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_off_write),
    .if_dout(wr_reqs_pipe1_write_V_sector_off_dout),
    .if_empty_n(wr_reqs_pipe1_write_V_sector_off_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_sector_off_read)
);

fifo_w32_d64_A wr_reqs_pipe1_write_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_num_din),
    .if_full_n(wr_reqs_pipe1_write_V_sector_num_full_n),
    .if_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_sector_num_write),
    .if_dout(wr_reqs_pipe1_write_V_sector_num_dout),
    .if_empty_n(wr_reqs_pipe1_write_V_sector_num_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_sector_num_read)
);

fifo_w32_d64_A wr_reqs_pipe1_write_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_tag_din),
    .if_full_n(wr_reqs_pipe1_write_V_tag_full_n),
    .if_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_tag_write),
    .if_dout(wr_reqs_pipe1_write_V_tag_dout),
    .if_empty_n(wr_reqs_pipe1_write_V_tag_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_tag_read)
);

fifo_w1_d64_A wr_reqs_pipe1_write_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(wr_reqs_pipe1_write_V_rw_din),
    .if_full_n(wr_reqs_pipe1_write_V_rw_full_n),
    .if_write(pipe1_data_handler_U0_wr_reqs_pipe1_write_V_rw_write),
    .if_dout(wr_reqs_pipe1_write_V_rw_dout),
    .if_empty_n(wr_reqs_pipe1_write_V_rw_empty_n),
    .if_read(pipeline_data_passer_U0_wr_reqs_pipe1_write_V_rw_read)
);

fifo_w1_d64_A rd_data_valid_pipe1_write_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rd_data_valid_pipe1_write_V_din),
    .if_full_n(rd_data_valid_pipe1_write_V_full_n),
    .if_write(pipe1_data_handler_U0_rd_data_valid_pipe1_write_V_write),
    .if_dout(rd_data_valid_pipe1_write_V_dout),
    .if_empty_n(rd_data_valid_pipe1_write_V_empty_n),
    .if_read(pipeline_data_passer_U0_rd_data_valid_pipe1_write_V_read)
);

fifo_w1_d64_A wr_data_valid_pipe1_write_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(wr_data_valid_pipe1_write_V_din),
    .if_full_n(wr_data_valid_pipe1_write_V_full_n),
    .if_write(pipe1_data_handler_U0_wr_data_valid_pipe1_write_V_write),
    .if_dout(wr_data_valid_pipe1_write_V_dout),
    .if_empty_n(wr_data_valid_pipe1_write_V_empty_n),
    .if_read(pipeline_data_passer_U0_wr_data_valid_pipe1_write_V_read)
);

fifo_w1_d64_A data_pipe2_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_pipe2_V_last_din),
    .if_full_n(data_pipe2_V_last_full_n),
    .if_write(pipe1_data_handler_U0_data_pipe2_V_last_write),
    .if_dout(data_pipe2_V_last_dout),
    .if_empty_n(data_pipe2_V_last_empty_n),
    .if_read(pipe2_data_handler_U0_data_pipe2_V_last_read)
);

fifo_w512_d64_A data_pipe2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_data_pipe2_V_data_V_din),
    .if_full_n(data_pipe2_V_data_V_full_n),
    .if_write(pipe1_data_handler_U0_data_pipe2_V_data_V_write),
    .if_dout(data_pipe2_V_data_V_dout),
    .if_empty_n(data_pipe2_V_data_V_empty_n),
    .if_read(pipe2_data_handler_U0_data_pipe2_V_data_V_read)
);

fifo_w1_d128_A host_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_write_req_data_V_last_din),
    .if_full_n(host_dram_write_req_data_V_last_full_n),
    .if_write(pipe1_data_handler_U0_host_dram_write_req_data_V_last_write),
    .if_dout(host_dram_write_req_data_V_last_dout),
    .if_empty_n(host_dram_write_req_data_V_last_empty_n),
    .if_read(dram_write_mux_U0_host_dram_write_req_data_V_last_read)
);

fifo_w512_d128_A host_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_host_dram_write_req_data_V_data_V_din),
    .if_full_n(host_dram_write_req_data_V_data_V_full_n),
    .if_write(pipe1_data_handler_U0_host_dram_write_req_data_V_data_V_write),
    .if_dout(host_dram_write_req_data_V_data_V_dout),
    .if_empty_n(host_dram_write_req_data_V_data_V_empty_n),
    .if_read(dram_write_mux_U0_host_dram_write_req_data_V_data_V_read)
);

fifo_w32_d64_A rd_reqs_pipe2_read_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_off_din),
    .if_full_n(rd_reqs_pipe2_read_V_sector_off_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_off_write),
    .if_dout(rd_reqs_pipe2_read_V_sector_off_dout),
    .if_empty_n(rd_reqs_pipe2_read_V_sector_off_empty_n),
    .if_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_sector_off_read)
);

fifo_w32_d64_A rd_reqs_pipe2_read_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_num_din),
    .if_full_n(rd_reqs_pipe2_read_V_sector_num_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_sector_num_write),
    .if_dout(rd_reqs_pipe2_read_V_sector_num_dout),
    .if_empty_n(rd_reqs_pipe2_read_V_sector_num_empty_n),
    .if_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_sector_num_read)
);

fifo_w32_d64_A rd_reqs_pipe2_read_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_tag_din),
    .if_full_n(rd_reqs_pipe2_read_V_tag_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_tag_write),
    .if_dout(rd_reqs_pipe2_read_V_tag_dout),
    .if_empty_n(rd_reqs_pipe2_read_V_tag_empty_n),
    .if_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_tag_read)
);

fifo_w1_d64_A rd_reqs_pipe2_read_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rd_reqs_pipe2_read_V_rw_din),
    .if_full_n(rd_reqs_pipe2_read_V_rw_full_n),
    .if_write(pipeline_data_passer_U0_rd_reqs_pipe2_read_V_rw_write),
    .if_dout(rd_reqs_pipe2_read_V_rw_dout),
    .if_empty_n(rd_reqs_pipe2_read_V_rw_empty_n),
    .if_read(pipe2_data_handler_U0_rd_reqs_pipe2_read_V_rw_read)
);

fifo_w32_d64_A wr_reqs_pipe2_read_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_off_din),
    .if_full_n(wr_reqs_pipe2_read_V_sector_off_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_off_write),
    .if_dout(wr_reqs_pipe2_read_V_sector_off_dout),
    .if_empty_n(wr_reqs_pipe2_read_V_sector_off_empty_n),
    .if_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_sector_off_read)
);

fifo_w32_d64_A wr_reqs_pipe2_read_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_num_din),
    .if_full_n(wr_reqs_pipe2_read_V_sector_num_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_sector_num_write),
    .if_dout(wr_reqs_pipe2_read_V_sector_num_dout),
    .if_empty_n(wr_reqs_pipe2_read_V_sector_num_empty_n),
    .if_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_sector_num_read)
);

fifo_w32_d64_A wr_reqs_pipe2_read_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_tag_din),
    .if_full_n(wr_reqs_pipe2_read_V_tag_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_tag_write),
    .if_dout(wr_reqs_pipe2_read_V_tag_dout),
    .if_empty_n(wr_reqs_pipe2_read_V_tag_empty_n),
    .if_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_tag_read)
);

fifo_w1_d64_A wr_reqs_pipe2_read_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(wr_reqs_pipe2_read_V_rw_din),
    .if_full_n(wr_reqs_pipe2_read_V_rw_full_n),
    .if_write(pipeline_data_passer_U0_wr_reqs_pipe2_read_V_rw_write),
    .if_dout(wr_reqs_pipe2_read_V_rw_dout),
    .if_empty_n(wr_reqs_pipe2_read_V_rw_empty_n),
    .if_read(pipe2_data_handler_U0_wr_reqs_pipe2_read_V_rw_read)
);

fifo_w1_d64_A rd_data_valid_pipe2_read_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rd_data_valid_pipe2_read_V_din),
    .if_full_n(rd_data_valid_pipe2_read_V_full_n),
    .if_write(pipeline_data_passer_U0_rd_data_valid_pipe2_read_V_write),
    .if_dout(rd_data_valid_pipe2_read_V_dout),
    .if_empty_n(rd_data_valid_pipe2_read_V_empty_n),
    .if_read(pipe2_data_handler_U0_rd_data_valid_pipe2_read_V_read)
);

fifo_w1_d64_A wr_data_valid_pipe2_read_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(wr_data_valid_pipe2_read_V_din),
    .if_full_n(wr_data_valid_pipe2_read_V_full_n),
    .if_write(pipeline_data_passer_U0_wr_data_valid_pipe2_read_V_write),
    .if_dout(wr_data_valid_pipe2_read_V_dout),
    .if_empty_n(wr_data_valid_pipe2_read_V_empty_n),
    .if_read(pipe2_data_handler_U0_wr_data_valid_pipe2_read_V_read)
);

fifo_w64_d64_A rd_kbuf_addr_pipe2_read_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_rd_kbuf_addr_pipe2_read_V_din),
    .if_full_n(rd_kbuf_addr_pipe2_read_V_full_n),
    .if_write(pipeline_data_passer_U0_rd_kbuf_addr_pipe2_read_V_write),
    .if_dout(rd_kbuf_addr_pipe2_read_V_dout),
    .if_empty_n(rd_kbuf_addr_pipe2_read_V_empty_n),
    .if_read(pipe2_data_handler_U0_rd_kbuf_addr_pipe2_read_V_read)
);

fifo_w64_d64_A wr_kbuf_addr_pipe2_read_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_wr_kbuf_addr_pipe2_read_V_din),
    .if_full_n(wr_kbuf_addr_pipe2_read_V_full_n),
    .if_write(pipeline_data_passer_U0_wr_kbuf_addr_pipe2_read_V_write),
    .if_dout(wr_kbuf_addr_pipe2_read_V_dout),
    .if_empty_n(wr_kbuf_addr_pipe2_read_V_empty_n),
    .if_read(pipe2_data_handler_U0_wr_kbuf_addr_pipe2_read_V_read)
);

fifo_w8_d64_A host_data_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_din),
    .if_full_n(host_data_pcie_write_req_apply_V_num_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_write),
    .if_dout(host_data_pcie_write_req_apply_V_num_dout),
    .if_empty_n(host_data_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_num_read)
);

fifo_w64_d64_A host_data_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_din),
    .if_full_n(host_data_pcie_write_req_apply_V_addr_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_write),
    .if_dout(host_data_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(host_data_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d64_A host_data_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_data_pcie_write_req_data_V_last_din),
    .if_full_n(host_data_pcie_write_req_data_V_last_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_write),
    .if_dout(host_data_pcie_write_req_data_V_last_dout),
    .if_empty_n(host_data_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_read)
);

fifo_w512_d64_A host_data_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_din),
    .if_full_n(host_data_pcie_write_req_data_V_data_V_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_write),
    .if_dout(host_data_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(host_data_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d64_A host_rdcmd_fin_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_din),
    .if_full_n(host_rdcmd_fin_pcie_write_req_apply_V_num_full_n),
    .if_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_write),
    .if_dout(host_rdcmd_fin_pcie_write_req_apply_V_num_dout),
    .if_empty_n(host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_apply_V_num_read)
);

fifo_w64_d64_A host_rdcmd_fin_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_din),
    .if_full_n(host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n),
    .if_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_write),
    .if_dout(host_rdcmd_fin_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d4_A host_rdcmd_fin_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_rdcmd_fin_pcie_write_req_data_V_last_din),
    .if_full_n(host_rdcmd_fin_pcie_write_req_data_V_last_full_n),
    .if_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_last_write),
    .if_dout(host_rdcmd_fin_pcie_write_req_data_V_last_dout),
    .if_empty_n(host_rdcmd_fin_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_last_read)
);

fifo_w512_d4_A host_rdcmd_fin_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_din),
    .if_full_n(host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n),
    .if_write(pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_write),
    .if_dout(host_rdcmd_fin_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d4_A host_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_din),
    .if_full_n(host_dram_write_req_apply_V_num_full_n),
    .if_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_write),
    .if_dout(host_dram_write_req_apply_V_num_dout),
    .if_empty_n(host_dram_write_req_apply_V_num_empty_n),
    .if_read(dram_write_mux_U0_host_dram_write_req_apply_V_num_read)
);

fifo_w64_d4_A host_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_din),
    .if_full_n(host_dram_write_req_apply_V_addr_full_n),
    .if_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_write),
    .if_dout(host_dram_write_req_apply_V_addr_dout),
    .if_empty_n(host_dram_write_req_apply_V_addr_empty_n),
    .if_read(dram_write_mux_U0_host_dram_write_req_apply_V_addr_read)
);

fifo_w64_d64_A wrcmd_kbuf_addrs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_wrcmd_kbuf_addrs_V_din),
    .if_full_n(wrcmd_kbuf_addrs_V_full_n),
    .if_write(pipe2_data_handler_U0_wrcmd_kbuf_addrs_V_write),
    .if_dout(wrcmd_kbuf_addrs_V_dout),
    .if_empty_n(wrcmd_kbuf_addrs_V_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_wrcmd_kbuf_addrs_V_read)
);

fifo_w1_d64_A before_throttle_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(before_throttle_pcie_write_req_data_V_last_din),
    .if_full_n(before_throttle_pcie_write_req_data_V_last_full_n),
    .if_write(pcie_write_multiplexer_U0_pcie_write_req_data_V_last_write),
    .if_dout(before_throttle_pcie_write_req_data_V_last_dout),
    .if_empty_n(before_throttle_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_last_read)
);

fifo_w512_d64_A before_throttle_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_din),
    .if_full_n(before_throttle_pcie_write_req_data_V_data_V_full_n),
    .if_write(pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_write),
    .if_dout(before_throttle_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(before_throttle_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d64_A before_throttle_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_din),
    .if_full_n(before_throttle_pcie_write_req_apply_V_num_full_n),
    .if_write(pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_write),
    .if_dout(before_throttle_pcie_write_req_apply_V_num_dout),
    .if_empty_n(before_throttle_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_apply_V_num_read)
);

fifo_w64_d64_A before_throttle_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_din),
    .if_full_n(before_throttle_pcie_write_req_apply_V_addr_full_n),
    .if_write(pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_write),
    .if_dout(before_throttle_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(before_throttle_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d4_A host_wrcmd_fin_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_wrcmd_fin_pcie_write_req_data_V_last_din),
    .if_full_n(host_wrcmd_fin_pcie_write_req_data_V_last_full_n),
    .if_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_last_write),
    .if_dout(host_wrcmd_fin_pcie_write_req_data_V_last_dout),
    .if_empty_n(host_wrcmd_fin_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_last_read)
);

fifo_w512_d4_A host_wrcmd_fin_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_din),
    .if_full_n(host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n),
    .if_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_write),
    .if_dout(host_wrcmd_fin_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d64_A host_wrcmd_fin_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_din),
    .if_full_n(host_wrcmd_fin_pcie_write_req_apply_V_num_full_n),
    .if_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_write),
    .if_dout(host_wrcmd_fin_pcie_write_req_apply_V_num_dout),
    .if_empty_n(host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_apply_V_num_read)
);

fifo_w64_d64_A host_wrcmd_fin_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_din),
    .if_full_n(host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n),
    .if_write(pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_write),
    .if_dout(host_wrcmd_fin_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d64_A read_mode_device_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_device_pcie_write_req_data_V_last_din),
    .if_full_n(read_mode_device_pcie_write_req_data_V_last_full_n),
    .if_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_last_write),
    .if_dout(read_mode_device_pcie_write_req_data_V_last_dout),
    .if_empty_n(read_mode_device_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_last_read)
);

fifo_w512_d64_A read_mode_device_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_data_V_din),
    .if_full_n(read_mode_device_pcie_write_req_data_V_data_V_full_n),
    .if_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_data_V_write),
    .if_dout(read_mode_device_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(read_mode_device_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d64_A read_mode_device_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_num_din),
    .if_full_n(read_mode_device_pcie_write_req_apply_V_num_full_n),
    .if_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_num_write),
    .if_dout(read_mode_device_pcie_write_req_apply_V_num_dout),
    .if_empty_n(read_mode_device_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_apply_V_num_read)
);

fifo_w64_d64_A read_mode_device_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_addr_din),
    .if_full_n(read_mode_device_pcie_write_req_apply_V_addr_full_n),
    .if_write(read_mode_pcie_helper_app_U0_device_pcie_write_req_apply_V_addr_write),
    .if_dout(read_mode_device_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(read_mode_device_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d64_A write_mode_device_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_device_pcie_write_req_data_V_last_din),
    .if_full_n(write_mode_device_pcie_write_req_data_V_last_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_last_write),
    .if_dout(write_mode_device_pcie_write_req_data_V_last_dout),
    .if_empty_n(write_mode_device_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_last_read)
);

fifo_w512_d64_A write_mode_device_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_data_V_din),
    .if_full_n(write_mode_device_pcie_write_req_data_V_data_V_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_data_V_write),
    .if_dout(write_mode_device_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(write_mode_device_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d64_A write_mode_device_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_num_din),
    .if_full_n(write_mode_device_pcie_write_req_apply_V_num_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_num_write),
    .if_dout(write_mode_device_pcie_write_req_apply_V_num_dout),
    .if_empty_n(write_mode_device_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_apply_V_num_read)
);

fifo_w64_d64_A write_mode_device_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_addr_din),
    .if_full_n(write_mode_device_pcie_write_req_apply_V_addr_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_apply_V_addr_write),
    .if_dout(write_mode_device_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(write_mode_device_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramA_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramA_write_req_data_V_last_din),
    .if_full_n(cosim_dramA_write_req_data_V_last_full_n),
    .if_write(dram_data_caching_U0_dramA_write_req_data_V_last_write),
    .if_dout(cosim_dramA_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramA_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramA_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_dramA_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramA_write_req_data_V_data_V_full_n),
    .if_write(dram_data_caching_U0_dramA_write_req_data_V_data_V_write),
    .if_dout(cosim_dramA_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramA_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramA_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_num_din),
    .if_full_n(cosim_dramA_write_req_apply_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_num_write),
    .if_dout(cosim_dramA_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramA_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramA_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramA_write_req_apply_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramA_write_req_apply_V_addr_write),
    .if_dout(cosim_dramA_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramA_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramB_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramB_write_req_data_V_last_din),
    .if_full_n(cosim_dramB_write_req_data_V_last_full_n),
    .if_write(dram_data_caching_U0_dramB_write_req_data_V_last_write),
    .if_dout(cosim_dramB_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramB_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramB_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_dramB_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramB_write_req_data_V_data_V_full_n),
    .if_write(dram_data_caching_U0_dramB_write_req_data_V_data_V_write),
    .if_dout(cosim_dramB_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramB_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramB_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_num_din),
    .if_full_n(cosim_dramB_write_req_apply_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_num_write),
    .if_dout(cosim_dramB_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramB_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramB_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramB_write_req_apply_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramB_write_req_apply_V_addr_write),
    .if_dout(cosim_dramB_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramB_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramC_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramC_write_req_data_V_last_din),
    .if_full_n(cosim_dramC_write_req_data_V_last_full_n),
    .if_write(dram_data_caching_U0_dramC_write_req_data_V_last_write),
    .if_dout(cosim_dramC_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramC_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramC_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_dramC_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramC_write_req_data_V_data_V_full_n),
    .if_write(dram_data_caching_U0_dramC_write_req_data_V_data_V_write),
    .if_dout(cosim_dramC_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramC_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramC_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_num_din),
    .if_full_n(cosim_dramC_write_req_apply_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_num_write),
    .if_dout(cosim_dramC_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramC_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramC_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramC_write_req_apply_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramC_write_req_apply_V_addr_write),
    .if_dout(cosim_dramC_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramC_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramD_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramD_write_req_data_V_last_din),
    .if_full_n(cosim_dramD_write_req_data_V_last_full_n),
    .if_write(dram_data_caching_U0_dramD_write_req_data_V_last_write),
    .if_dout(cosim_dramD_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramD_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramD_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_dramD_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramD_write_req_data_V_data_V_full_n),
    .if_write(dram_data_caching_U0_dramD_write_req_data_V_data_V_write),
    .if_dout(cosim_dramD_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramD_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramD_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_num_din),
    .if_full_n(cosim_dramD_write_req_apply_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_num_write),
    .if_dout(cosim_dramD_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramD_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramD_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramD_write_req_apply_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramD_write_req_apply_V_addr_write),
    .if_dout(cosim_dramD_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramD_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_addr_read)
);

fifo_w8_d64_A after_delay_host_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_num_din),
    .if_full_n(after_delay_host_dram_read_req_V_num_full_n),
    .if_write(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_num_write),
    .if_dout(after_delay_host_dram_read_req_V_num_dout),
    .if_empty_n(after_delay_host_dram_read_req_V_num_empty_n),
    .if_read(dram_read_req_multiplexer_U0_host_dram_read_req_V_num_read)
);

fifo_w64_d64_A after_delay_host_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_addr_din),
    .if_full_n(after_delay_host_dram_read_req_V_addr_full_n),
    .if_write(dram_read_delay_unit_U0_after_delay_host_dram_read_req_V_addr_write),
    .if_dout(after_delay_host_dram_read_req_V_addr_dout),
    .if_empty_n(after_delay_host_dram_read_req_V_addr_empty_n),
    .if_read(dram_read_req_multiplexer_U0_host_dram_read_req_V_addr_read)
);

fifo_w8_d64_A after_delay_device_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_num_din),
    .if_full_n(after_delay_device_dram_read_req_V_num_full_n),
    .if_write(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_num_write),
    .if_dout(after_delay_device_dram_read_req_V_num_dout),
    .if_empty_n(after_delay_device_dram_read_req_V_num_empty_n),
    .if_read(dram_read_req_multiplexer_U0_device_dram_read_req_V_num_read)
);

fifo_w64_d64_A after_delay_device_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_addr_din),
    .if_full_n(after_delay_device_dram_read_req_V_addr_full_n),
    .if_write(dram_read_delay_unit_U0_after_delay_device_dram_read_req_V_addr_write),
    .if_dout(after_delay_device_dram_read_req_V_addr_dout),
    .if_empty_n(after_delay_device_dram_read_req_V_addr_empty_n),
    .if_read(dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_read)
);

fifo_w8_d64_A after_delay_unified_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_multiplexer_U0_unified_dram_read_req_V_num_din),
    .if_full_n(after_delay_unified_dram_read_req_V_num_full_n),
    .if_write(dram_read_req_multiplexer_U0_unified_dram_read_req_V_num_write),
    .if_dout(after_delay_unified_dram_read_req_V_num_dout),
    .if_empty_n(after_delay_unified_dram_read_req_V_num_empty_n),
    .if_read(pipe0_dram_dispatcher_U0_after_delay_unified_dram_read_req_V_num_read)
);

fifo_w64_d64_A after_delay_unified_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_multiplexer_U0_unified_dram_read_req_V_addr_din),
    .if_full_n(after_delay_unified_dram_read_req_V_addr_full_n),
    .if_write(dram_read_req_multiplexer_U0_unified_dram_read_req_V_addr_write),
    .if_dout(after_delay_unified_dram_read_req_V_addr_dout),
    .if_empty_n(after_delay_unified_dram_read_req_V_addr_empty_n),
    .if_read(pipe0_dram_dispatcher_U0_after_delay_unified_dram_read_req_V_addr_read)
);

fifo_w1_d128_A release_device_dram_resp_buf_flits_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(release_device_dram_resp_buf_flits_V_din),
    .if_full_n(release_device_dram_resp_buf_flits_V_full_n),
    .if_write(dram_read_resp_multiplexer_U0_release_device_dram_resp_buf_flits_V_write),
    .if_dout(release_device_dram_resp_buf_flits_V_dout),
    .if_empty_n(release_device_dram_resp_buf_flits_V_empty_n),
    .if_read(dram_read_req_multiplexer_U0_release_device_dram_resp_buf_flits_V_read)
);

fifo_w1_d64_A dram_read_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_context_V_din),
    .if_full_n(dram_read_context_V_full_n),
    .if_write(dram_read_req_multiplexer_U0_dram_read_context_write_V_write),
    .if_dout(dram_read_context_V_dout),
    .if_empty_n(dram_read_context_V_empty_n),
    .if_read(dram_read_resp_multiplexer_U0_dram_read_context_read_V_read)
);

fifo_w1_d4_A device_dram_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_V_last_din),
    .if_full_n(device_dram_read_resp_V_last_full_n),
    .if_write(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_write),
    .if_dout(device_dram_read_resp_V_last_dout),
    .if_empty_n(device_dram_read_resp_V_last_empty_n),
    .if_read(read_mode_dram_helper_app_U0_device_dram_read_resp_V_last_read)
);

fifo_w512_d4_A device_dram_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_din),
    .if_full_n(device_dram_read_resp_V_data_V_full_n),
    .if_write(dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_write),
    .if_dout(device_dram_read_resp_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_V_data_V_empty_n),
    .if_read(read_mode_dram_helper_app_U0_device_dram_read_resp_V_data_V_read)
);

fifo_w1_d4_A after_throttle_unified_dram_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(after_throttle_unified_dram_read_resp_V_last_din),
    .if_full_n(after_throttle_unified_dram_read_resp_V_last_full_n),
    .if_write(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_last_write),
    .if_dout(after_throttle_unified_dram_read_resp_V_last_dout),
    .if_empty_n(after_throttle_unified_dram_read_resp_V_last_empty_n),
    .if_read(dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_last_read)
);

fifo_w512_d4_A after_throttle_unified_dram_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_data_V_din),
    .if_full_n(after_throttle_unified_dram_read_resp_V_data_V_full_n),
    .if_write(dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_data_V_write),
    .if_dout(after_throttle_unified_dram_read_resp_V_data_V_dout),
    .if_empty_n(after_throttle_unified_dram_read_resp_V_data_V_empty_n),
    .if_read(dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_data_V_read)
);

fifo_w1_d4_A before_throttle_unified_dram_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(before_throttle_unified_dram_read_resp_V_last_din),
    .if_full_n(before_throttle_unified_dram_read_resp_V_last_full_n),
    .if_write(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_last_write),
    .if_dout(before_throttle_unified_dram_read_resp_V_last_dout),
    .if_empty_n(before_throttle_unified_dram_read_resp_V_last_empty_n),
    .if_read(dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_last_read)
);

fifo_w512_d4_A before_throttle_unified_dram_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_data_V_din),
    .if_full_n(before_throttle_unified_dram_read_resp_V_data_V_full_n),
    .if_write(pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_data_V_write),
    .if_dout(before_throttle_unified_dram_read_resp_V_data_V_dout),
    .if_empty_n(before_throttle_unified_dram_read_resp_V_data_V_empty_n),
    .if_read(dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_data_V_read)
);

fifo_w1_d4096_A after_mux_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(after_mux_dram_write_req_data_V_last_din),
    .if_full_n(after_mux_dram_write_req_data_V_last_full_n),
    .if_write(dram_write_mux_U0_dram_write_req_data_V_last_write),
    .if_dout(after_mux_dram_write_req_data_V_last_dout),
    .if_empty_n(after_mux_dram_write_req_data_V_last_empty_n),
    .if_read(dram_write_req_time_marker_U0_host_dram_write_req_data_V_last_read)
);

fifo_w512_d4096_A after_mux_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_mux_U0_dram_write_req_data_V_data_V_din),
    .if_full_n(after_mux_dram_write_req_data_V_data_V_full_n),
    .if_write(dram_write_mux_U0_dram_write_req_data_V_data_V_write),
    .if_dout(after_mux_dram_write_req_data_V_data_V_dout),
    .if_empty_n(after_mux_dram_write_req_data_V_data_V_empty_n),
    .if_read(dram_write_req_time_marker_U0_host_dram_write_req_data_V_data_V_read)
);

fifo_w8_d64_A after_mux_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_mux_U0_dram_write_req_apply_V_num_din),
    .if_full_n(after_mux_dram_write_req_apply_V_num_full_n),
    .if_write(dram_write_mux_U0_dram_write_req_apply_V_num_write),
    .if_dout(after_mux_dram_write_req_apply_V_num_dout),
    .if_empty_n(after_mux_dram_write_req_apply_V_num_empty_n),
    .if_read(dram_write_req_time_marker_U0_host_dram_write_req_apply_V_num_read)
);

fifo_w64_d64_A after_mux_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_mux_U0_dram_write_req_apply_V_addr_din),
    .if_full_n(after_mux_dram_write_req_apply_V_addr_full_n),
    .if_write(dram_write_mux_U0_dram_write_req_apply_V_addr_write),
    .if_dout(after_mux_dram_write_req_apply_V_addr_dout),
    .if_empty_n(after_mux_dram_write_req_apply_V_addr_empty_n),
    .if_read(dram_write_req_time_marker_U0_host_dram_write_req_apply_V_addr_read)
);

fifo_w1_d4_A before_delay_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(before_delay_dram_write_req_data_V_last_din),
    .if_full_n(before_delay_dram_write_req_data_V_last_full_n),
    .if_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_last_write),
    .if_dout(before_delay_dram_write_req_data_V_last_dout),
    .if_empty_n(before_delay_dram_write_req_data_V_last_empty_n),
    .if_read(dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_last_read)
);

fifo_w512_d4_A before_delay_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_data_V_din),
    .if_full_n(before_delay_dram_write_req_data_V_data_V_full_n),
    .if_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_data_V_write),
    .if_dout(before_delay_dram_write_req_data_V_data_V_dout),
    .if_empty_n(before_delay_dram_write_req_data_V_data_V_empty_n),
    .if_read(dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_data_V_read)
);

fifo_w8_d64_A before_delay_dram_write_req_apply_with_time_V_req_apply_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_din),
    .if_full_n(before_delay_dram_write_req_apply_with_time_V_req_apply_num_full_n),
    .if_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_write),
    .if_dout(before_delay_dram_write_req_apply_with_time_V_req_apply_num_dout),
    .if_empty_n(before_delay_dram_write_req_apply_with_time_V_req_apply_num_empty_n),
    .if_read(dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_num_read)
);

fifo_w64_d64_A before_delay_dram_write_req_apply_with_time_V_req_apply_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_din),
    .if_full_n(before_delay_dram_write_req_apply_with_time_V_req_apply_addr_full_n),
    .if_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_write),
    .if_dout(before_delay_dram_write_req_apply_with_time_V_req_apply_addr_dout),
    .if_empty_n(before_delay_dram_write_req_apply_with_time_V_req_apply_addr_empty_n),
    .if_read(dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_req_apply_addr_read)
);

fifo_w64_d64_A before_delay_dram_write_req_apply_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_time_din),
    .if_full_n(before_delay_dram_write_req_apply_with_time_V_time_full_n),
    .if_write(dram_write_req_time_marker_U0_before_delay_dram_write_req_apply_with_time_V_time_write),
    .if_dout(before_delay_dram_write_req_apply_with_time_V_time_dout),
    .if_empty_n(before_delay_dram_write_req_apply_with_time_V_time_empty_n),
    .if_read(dram_write_delay_unit_U0_before_delay_dram_write_req_apply_with_time_V_time_read)
);

fifo_w1_d4_A before_throttle_unified_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(before_throttle_unified_dram_write_req_data_V_last_din),
    .if_full_n(before_throttle_unified_dram_write_req_data_V_last_full_n),
    .if_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_last_write),
    .if_dout(before_throttle_unified_dram_write_req_data_V_last_dout),
    .if_empty_n(before_throttle_unified_dram_write_req_data_V_last_empty_n),
    .if_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_last_read)
);

fifo_w512_d4_A before_throttle_unified_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_din),
    .if_full_n(before_throttle_unified_dram_write_req_data_V_data_V_full_n),
    .if_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_write),
    .if_dout(before_throttle_unified_dram_write_req_data_V_data_V_dout),
    .if_empty_n(before_throttle_unified_dram_write_req_data_V_data_V_empty_n),
    .if_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_data_V_read)
);

fifo_w8_d64_A before_throttle_unified_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_din),
    .if_full_n(before_throttle_unified_dram_write_req_apply_V_num_full_n),
    .if_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_write),
    .if_dout(before_throttle_unified_dram_write_req_apply_V_num_dout),
    .if_empty_n(before_throttle_unified_dram_write_req_apply_V_num_empty_n),
    .if_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_apply_V_num_read)
);

fifo_w64_d64_A before_throttle_unified_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_din),
    .if_full_n(before_throttle_unified_dram_write_req_apply_V_addr_full_n),
    .if_write(dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_write),
    .if_dout(before_throttle_unified_dram_write_req_apply_V_addr_dout),
    .if_empty_n(before_throttle_unified_dram_write_req_apply_V_addr_empty_n),
    .if_read(dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_apply_V_addr_read)
);

fifo_w1_d4_A after_throttle_unified_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(after_throttle_unified_dram_write_req_data_V_last_din),
    .if_full_n(after_throttle_unified_dram_write_req_data_V_last_full_n),
    .if_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_last_write),
    .if_dout(after_throttle_unified_dram_write_req_data_V_last_dout),
    .if_empty_n(after_throttle_unified_dram_write_req_data_V_last_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_last_read)
);

fifo_w512_d4_A after_throttle_unified_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_data_V_din),
    .if_full_n(after_throttle_unified_dram_write_req_data_V_data_V_full_n),
    .if_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_data_V_write),
    .if_dout(after_throttle_unified_dram_write_req_data_V_data_V_dout),
    .if_empty_n(after_throttle_unified_dram_write_req_data_V_data_V_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_data_V_read)
);

fifo_w8_d64_A after_throttle_unified_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_num_din),
    .if_full_n(after_throttle_unified_dram_write_req_apply_V_num_full_n),
    .if_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_num_write),
    .if_dout(after_throttle_unified_dram_write_req_apply_V_num_dout),
    .if_empty_n(after_throttle_unified_dram_write_req_apply_V_num_empty_n),
    .if_read(pipe0_dram_dispatcher_U0_after_throttle_unified_dram_write_req_apply_V_num_read)
);

fifo_w64_d64_A after_throttle_unified_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_addr_din),
    .if_full_n(after_throttle_unified_dram_write_req_apply_V_addr_full_n),
    .if_write(dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_apply_V_addr_write),
    .if_dout(after_throttle_unified_dram_write_req_apply_V_addr_dout),
    .if_empty_n(after_throttle_unified_dram_write_req_apply_V_addr_empty_n),
    .if_read(pipe0_dram_dispatcher_U0_after_throttle_unified_dram_write_req_apply_V_addr_read)
);

fifo_w8_d64_A before_delay_host_dram_read_req_with_time_V_req_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_num_din),
    .if_full_n(before_delay_host_dram_read_req_with_time_V_req_num_full_n),
    .if_write(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_num_write),
    .if_dout(before_delay_host_dram_read_req_with_time_V_req_num_dout),
    .if_empty_n(before_delay_host_dram_read_req_with_time_V_req_num_empty_n),
    .if_read(dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_req_num_read)
);

fifo_w64_d64_A before_delay_host_dram_read_req_with_time_V_req_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_addr_din),
    .if_full_n(before_delay_host_dram_read_req_with_time_V_req_addr_full_n),
    .if_write(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_req_addr_write),
    .if_dout(before_delay_host_dram_read_req_with_time_V_req_addr_dout),
    .if_empty_n(before_delay_host_dram_read_req_with_time_V_req_addr_empty_n),
    .if_read(dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_req_addr_read)
);

fifo_w64_d64_A before_delay_host_dram_read_req_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_time_din),
    .if_full_n(before_delay_host_dram_read_req_with_time_V_time_full_n),
    .if_write(dram_read_req_time_marker_U0_before_delay_host_dram_read_req_with_time_V_time_write),
    .if_dout(before_delay_host_dram_read_req_with_time_V_time_dout),
    .if_empty_n(before_delay_host_dram_read_req_with_time_V_time_empty_n),
    .if_read(dram_read_delay_unit_U0_before_delay_host_dram_read_req_with_time_V_time_read)
);

fifo_w8_d64_A device_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_dram_helper_app_U0_device_dram_read_req_V_num_din),
    .if_full_n(device_dram_read_req_V_num_full_n),
    .if_write(read_mode_dram_helper_app_U0_device_dram_read_req_V_num_write),
    .if_dout(device_dram_read_req_V_num_dout),
    .if_empty_n(device_dram_read_req_V_num_empty_n),
    .if_read(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_V_num_read)
);

fifo_w64_d64_A device_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_dram_helper_app_U0_device_dram_read_req_V_addr_din),
    .if_full_n(device_dram_read_req_V_addr_full_n),
    .if_write(read_mode_dram_helper_app_U0_device_dram_read_req_V_addr_write),
    .if_dout(device_dram_read_req_V_addr_dout),
    .if_empty_n(device_dram_read_req_V_addr_empty_n),
    .if_read(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_V_addr_read)
);

fifo_w8_d64_A before_delay_device_dram_read_req_with_time_V_req_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_num_din),
    .if_full_n(before_delay_device_dram_read_req_with_time_V_req_num_full_n),
    .if_write(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_num_write),
    .if_dout(before_delay_device_dram_read_req_with_time_V_req_num_dout),
    .if_empty_n(before_delay_device_dram_read_req_with_time_V_req_num_empty_n),
    .if_read(dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_req_num_read)
);

fifo_w64_d64_A before_delay_device_dram_read_req_with_time_V_req_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_addr_din),
    .if_full_n(before_delay_device_dram_read_req_with_time_V_req_addr_full_n),
    .if_write(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_req_addr_write),
    .if_dout(before_delay_device_dram_read_req_with_time_V_req_addr_dout),
    .if_empty_n(before_delay_device_dram_read_req_with_time_V_req_addr_empty_n),
    .if_read(dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_req_addr_read)
);

fifo_w64_d64_A before_delay_device_dram_read_req_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_time_din),
    .if_full_n(before_delay_device_dram_read_req_with_time_V_time_full_n),
    .if_write(dram_read_req_time_marker_U0_before_delay_device_dram_read_req_with_time_V_time_write),
    .if_dout(before_delay_device_dram_read_req_with_time_V_time_dout),
    .if_empty_n(before_delay_device_dram_read_req_with_time_V_time_empty_n),
    .if_read(dram_read_delay_unit_U0_before_delay_device_dram_read_req_with_time_V_time_read)
);

fifo_w8_d128_A cosim_dramA_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramA_read_req_V_num_din),
    .if_full_n(cosim_dramA_read_req_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramA_read_req_V_num_write),
    .if_dout(cosim_dramA_read_req_V_num_dout),
    .if_empty_n(cosim_dramA_read_req_V_num_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramA_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramA_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramA_read_req_V_addr_din),
    .if_full_n(cosim_dramA_read_req_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramA_read_req_V_addr_write),
    .if_dout(cosim_dramA_read_req_V_addr_dout),
    .if_empty_n(cosim_dramA_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramA_read_req_V_addr_read)
);

fifo_w8_d128_A cosim_dramB_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramB_read_req_V_num_din),
    .if_full_n(cosim_dramB_read_req_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramB_read_req_V_num_write),
    .if_dout(cosim_dramB_read_req_V_num_dout),
    .if_empty_n(cosim_dramB_read_req_V_num_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramB_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramB_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramB_read_req_V_addr_din),
    .if_full_n(cosim_dramB_read_req_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramB_read_req_V_addr_write),
    .if_dout(cosim_dramB_read_req_V_addr_dout),
    .if_empty_n(cosim_dramB_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramB_read_req_V_addr_read)
);

fifo_w8_d128_A cosim_dramC_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramC_read_req_V_num_din),
    .if_full_n(cosim_dramC_read_req_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramC_read_req_V_num_write),
    .if_dout(cosim_dramC_read_req_V_num_dout),
    .if_empty_n(cosim_dramC_read_req_V_num_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramC_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramC_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramC_read_req_V_addr_din),
    .if_full_n(cosim_dramC_read_req_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramC_read_req_V_addr_write),
    .if_dout(cosim_dramC_read_req_V_addr_dout),
    .if_empty_n(cosim_dramC_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramC_read_req_V_addr_read)
);

fifo_w8_d128_A cosim_dramD_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramD_read_req_V_num_din),
    .if_full_n(cosim_dramD_read_req_V_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramD_read_req_V_num_write),
    .if_dout(cosim_dramD_read_req_V_num_dout),
    .if_empty_n(cosim_dramD_read_req_V_num_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramD_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramD_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_dramD_read_req_V_addr_din),
    .if_full_n(cosim_dramD_read_req_V_addr_full_n),
    .if_write(pipe0_dram_dispatcher_U0_dramD_read_req_V_addr_write),
    .if_dout(cosim_dramD_read_req_V_addr_dout),
    .if_empty_n(cosim_dramD_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_cosim_dramD_read_req_V_addr_read)
);

fifo_w8_d64_A unified_dram_dispatcher_write_context_V_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_din),
    .if_full_n(unified_dram_dispatcher_write_context_V_bank_id_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_write),
    .if_dout(unified_dram_dispatcher_write_context_V_bank_id_dout),
    .if_empty_n(unified_dram_dispatcher_write_context_V_bank_id_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_bank_id_read)
);

fifo_w8_d64_A unified_dram_dispatcher_write_context_V_end_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_din),
    .if_full_n(unified_dram_dispatcher_write_context_V_end_bank_id_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_write),
    .if_dout(unified_dram_dispatcher_write_context_V_end_bank_id_dout),
    .if_empty_n(unified_dram_dispatcher_write_context_V_end_bank_id_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_end_bank_id_read)
);

fifo_w32_d64_A unified_dram_dispatcher_write_context_V_before_boundry_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_din),
    .if_full_n(unified_dram_dispatcher_write_context_V_before_boundry_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_write),
    .if_dout(unified_dram_dispatcher_write_context_V_before_boundry_num_dout),
    .if_empty_n(unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_before_boundry_num_read)
);

fifo_w32_d64_A unified_dram_dispatcher_write_context_V_cmd_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_din),
    .if_full_n(unified_dram_dispatcher_write_context_V_cmd_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_write),
    .if_dout(unified_dram_dispatcher_write_context_V_cmd_num_dout),
    .if_empty_n(unified_dram_dispatcher_write_context_V_cmd_num_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_write_context_V_cmd_num_read)
);

fifo_w8_d64_A unified_dram_dispatcher_read_context_V_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_din),
    .if_full_n(unified_dram_dispatcher_read_context_V_bank_id_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_write),
    .if_dout(unified_dram_dispatcher_read_context_V_bank_id_dout),
    .if_empty_n(unified_dram_dispatcher_read_context_V_bank_id_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_bank_id_read)
);

fifo_w8_d64_A unified_dram_dispatcher_read_context_V_end_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_din),
    .if_full_n(unified_dram_dispatcher_read_context_V_end_bank_id_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_write),
    .if_dout(unified_dram_dispatcher_read_context_V_end_bank_id_dout),
    .if_empty_n(unified_dram_dispatcher_read_context_V_end_bank_id_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_end_bank_id_read)
);

fifo_w32_d64_A unified_dram_dispatcher_read_context_V_cmd_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_din),
    .if_full_n(unified_dram_dispatcher_read_context_V_cmd_num_full_n),
    .if_write(pipe0_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_write),
    .if_dout(unified_dram_dispatcher_read_context_V_cmd_num_dout),
    .if_empty_n(unified_dram_dispatcher_read_context_V_cmd_num_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_unified_dram_dispatcher_read_context_V_cmd_num_read)
);

fifo_w1_d64_A cached_dramA_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramA_read_resp_V_last_din),
    .if_full_n(cached_dramA_read_resp_V_last_full_n),
    .if_write(dram_data_caching_U0_cached_dramA_read_resp_V_last_write),
    .if_dout(cached_dramA_read_resp_V_last_dout),
    .if_empty_n(cached_dramA_read_resp_V_last_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramA_read_resp_V_last_read)
);

fifo_w512_d64_A cached_dramA_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_cached_dramA_read_resp_V_data_V_din),
    .if_full_n(cached_dramA_read_resp_V_data_V_full_n),
    .if_write(dram_data_caching_U0_cached_dramA_read_resp_V_data_V_write),
    .if_dout(cached_dramA_read_resp_V_data_V_dout),
    .if_empty_n(cached_dramA_read_resp_V_data_V_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramA_read_resp_V_data_V_read)
);

fifo_w1_d64_A cached_dramA_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramA_write_req_data_V_last_din),
    .if_full_n(cached_dramA_write_req_data_V_last_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_last_write),
    .if_dout(cached_dramA_write_req_data_V_last_dout),
    .if_empty_n(cached_dramA_write_req_data_V_last_empty_n),
    .if_read(dram_data_caching_U0_cached_dramA_write_req_data_V_last_read)
);

fifo_w512_d64_A cached_dramA_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_data_V_din),
    .if_full_n(cached_dramA_write_req_data_V_data_V_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramA_write_req_data_V_data_V_write),
    .if_dout(cached_dramA_write_req_data_V_data_V_dout),
    .if_empty_n(cached_dramA_write_req_data_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_cached_dramA_write_req_data_V_data_V_read)
);

fifo_w1_d64_A cached_dramB_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramB_read_resp_V_last_din),
    .if_full_n(cached_dramB_read_resp_V_last_full_n),
    .if_write(dram_data_caching_U0_cached_dramB_read_resp_V_last_write),
    .if_dout(cached_dramB_read_resp_V_last_dout),
    .if_empty_n(cached_dramB_read_resp_V_last_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramB_read_resp_V_last_read)
);

fifo_w512_d64_A cached_dramB_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_cached_dramB_read_resp_V_data_V_din),
    .if_full_n(cached_dramB_read_resp_V_data_V_full_n),
    .if_write(dram_data_caching_U0_cached_dramB_read_resp_V_data_V_write),
    .if_dout(cached_dramB_read_resp_V_data_V_dout),
    .if_empty_n(cached_dramB_read_resp_V_data_V_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramB_read_resp_V_data_V_read)
);

fifo_w1_d64_A cached_dramB_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramB_write_req_data_V_last_din),
    .if_full_n(cached_dramB_write_req_data_V_last_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_last_write),
    .if_dout(cached_dramB_write_req_data_V_last_dout),
    .if_empty_n(cached_dramB_write_req_data_V_last_empty_n),
    .if_read(dram_data_caching_U0_cached_dramB_write_req_data_V_last_read)
);

fifo_w512_d64_A cached_dramB_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_data_V_din),
    .if_full_n(cached_dramB_write_req_data_V_data_V_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramB_write_req_data_V_data_V_write),
    .if_dout(cached_dramB_write_req_data_V_data_V_dout),
    .if_empty_n(cached_dramB_write_req_data_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_cached_dramB_write_req_data_V_data_V_read)
);

fifo_w1_d64_A cached_dramC_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramC_read_resp_V_last_din),
    .if_full_n(cached_dramC_read_resp_V_last_full_n),
    .if_write(dram_data_caching_U0_cached_dramC_read_resp_V_last_write),
    .if_dout(cached_dramC_read_resp_V_last_dout),
    .if_empty_n(cached_dramC_read_resp_V_last_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramC_read_resp_V_last_read)
);

fifo_w512_d64_A cached_dramC_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_cached_dramC_read_resp_V_data_V_din),
    .if_full_n(cached_dramC_read_resp_V_data_V_full_n),
    .if_write(dram_data_caching_U0_cached_dramC_read_resp_V_data_V_write),
    .if_dout(cached_dramC_read_resp_V_data_V_dout),
    .if_empty_n(cached_dramC_read_resp_V_data_V_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramC_read_resp_V_data_V_read)
);

fifo_w1_d64_A cached_dramC_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramC_write_req_data_V_last_din),
    .if_full_n(cached_dramC_write_req_data_V_last_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_last_write),
    .if_dout(cached_dramC_write_req_data_V_last_dout),
    .if_empty_n(cached_dramC_write_req_data_V_last_empty_n),
    .if_read(dram_data_caching_U0_cached_dramC_write_req_data_V_last_read)
);

fifo_w512_d64_A cached_dramC_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_data_V_din),
    .if_full_n(cached_dramC_write_req_data_V_data_V_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramC_write_req_data_V_data_V_write),
    .if_dout(cached_dramC_write_req_data_V_data_V_dout),
    .if_empty_n(cached_dramC_write_req_data_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_cached_dramC_write_req_data_V_data_V_read)
);

fifo_w1_d64_A cached_dramD_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramD_read_resp_V_last_din),
    .if_full_n(cached_dramD_read_resp_V_last_full_n),
    .if_write(dram_data_caching_U0_cached_dramD_read_resp_V_last_write),
    .if_dout(cached_dramD_read_resp_V_last_dout),
    .if_empty_n(cached_dramD_read_resp_V_last_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramD_read_resp_V_last_read)
);

fifo_w512_d64_A cached_dramD_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_data_caching_U0_cached_dramD_read_resp_V_data_V_din),
    .if_full_n(cached_dramD_read_resp_V_data_V_full_n),
    .if_write(dram_data_caching_U0_cached_dramD_read_resp_V_data_V_write),
    .if_dout(cached_dramD_read_resp_V_data_V_dout),
    .if_empty_n(cached_dramD_read_resp_V_data_V_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_dramD_read_resp_V_data_V_read)
);

fifo_w1_d64_A cached_dramD_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_dramD_write_req_data_V_last_din),
    .if_full_n(cached_dramD_write_req_data_V_last_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_last_write),
    .if_dout(cached_dramD_write_req_data_V_last_dout),
    .if_empty_n(cached_dramD_write_req_data_V_last_empty_n),
    .if_read(dram_data_caching_U0_cached_dramD_write_req_data_V_last_read)
);

fifo_w512_d64_A cached_dramD_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_data_V_din),
    .if_full_n(cached_dramD_write_req_data_V_data_V_full_n),
    .if_write(pipe1_dram_dispatcher_U0_dramD_write_req_data_V_data_V_write),
    .if_dout(cached_dramD_write_req_data_V_data_V_dout),
    .if_empty_n(cached_dramD_write_req_data_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_cached_dramD_write_req_data_V_data_V_read)
);

fifo_w512_d4_A read_mode_app_input_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_dram_helper_app_U0_app_input_data_V_data_V_din),
    .if_full_n(read_mode_app_input_data_V_data_V_full_n),
    .if_write(read_mode_dram_helper_app_U0_app_input_data_V_data_V_write),
    .if_dout(read_mode_app_input_data_V_data_V_dout),
    .if_empty_n(read_mode_app_input_data_V_data_V_empty_n),
    .if_read(app_input_data_mux_U0_read_mode_app_input_data_V_data_V_read)
);

fifo_w16_d4_A read_mode_app_input_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_dram_helper_app_U0_app_input_data_V_len_din),
    .if_full_n(read_mode_app_input_data_V_len_full_n),
    .if_write(read_mode_dram_helper_app_U0_app_input_data_V_len_write),
    .if_dout(read_mode_app_input_data_V_len_dout),
    .if_empty_n(read_mode_app_input_data_V_len_empty_n),
    .if_read(app_input_data_mux_U0_read_mode_app_input_data_V_len_read)
);

fifo_w1_d4_A read_mode_app_input_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_app_input_data_V_eop_din),
    .if_full_n(read_mode_app_input_data_V_eop_full_n),
    .if_write(read_mode_dram_helper_app_U0_app_input_data_V_eop_write),
    .if_dout(read_mode_app_input_data_V_eop_dout),
    .if_empty_n(read_mode_app_input_data_V_eop_empty_n),
    .if_read(app_input_data_mux_U0_read_mode_app_input_data_V_eop_read)
);

fifo_w1_d4_A reset_read_mode_dram_helper_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_read_mode_dram_helper_app_V_din),
    .if_full_n(reset_read_mode_dram_helper_app_V_full_n),
    .if_write(reset_propaganda_U0_reset_read_mode_dram_helper_app_V_write),
    .if_dout(reset_read_mode_dram_helper_app_V_dout),
    .if_empty_n(reset_read_mode_dram_helper_app_V_empty_n),
    .if_read(read_mode_dram_helper_app_U0_reset_dram_helper_app_V_read)
);

fifo_w512_d4_A app_output_data_splitted_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_U0_app_output_data_splitted_V_data_V_din),
    .if_full_n(app_output_data_splitted_V_data_V_full_n),
    .if_write(pcie_data_splitter_app_U0_app_output_data_splitted_V_data_V_write),
    .if_dout(app_output_data_splitted_V_data_V_dout),
    .if_empty_n(app_output_data_splitted_V_data_V_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_data_V_read)
);

fifo_w16_d4_A app_output_data_splitted_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_U0_app_output_data_splitted_V_len_din),
    .if_full_n(app_output_data_splitted_V_len_full_n),
    .if_write(pcie_data_splitter_app_U0_app_output_data_splitted_V_len_write),
    .if_dout(app_output_data_splitted_V_len_dout),
    .if_empty_n(app_output_data_splitted_V_len_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_len_read)
);

fifo_w1_d4_A app_output_data_splitted_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_splitted_V_eop_din),
    .if_full_n(app_output_data_splitted_V_eop_full_n),
    .if_write(pcie_data_splitter_app_U0_app_output_data_splitted_V_eop_write),
    .if_dout(app_output_data_splitted_V_eop_dout),
    .if_empty_n(app_output_data_splitted_V_eop_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_output_data_splitted_V_eop_read)
);

fifo_w32_d4_A app_output_data_meta_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_U0_app_output_data_meta_V_num_din),
    .if_full_n(app_output_data_meta_V_num_full_n),
    .if_write(pcie_data_splitter_app_U0_app_output_data_meta_V_num_write),
    .if_dout(app_output_data_meta_V_num_dout),
    .if_empty_n(app_output_data_meta_V_num_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_output_data_meta_V_num_read)
);

fifo_w1_d4_A app_output_data_meta_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_meta_V_eop_din),
    .if_full_n(app_output_data_meta_V_eop_full_n),
    .if_write(pcie_data_splitter_app_U0_app_output_data_meta_V_eop_write),
    .if_dout(app_output_data_meta_V_eop_dout),
    .if_empty_n(app_output_data_meta_V_eop_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_app_output_data_meta_V_eop_read)
);

fifo_w1_d4_A reset_read_mode_pcie_helper_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_read_mode_pcie_helper_app_V_din),
    .if_full_n(reset_read_mode_pcie_helper_app_V_full_n),
    .if_write(reset_propaganda_U0_reset_read_mode_pcie_helper_app_V_write),
    .if_dout(reset_read_mode_pcie_helper_app_V_dout),
    .if_empty_n(reset_read_mode_pcie_helper_app_V_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_read)
);

fifo_w512_d4_A read_mode_app_output_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_demux_U0_read_mode_app_output_data_V_data_V_din),
    .if_full_n(read_mode_app_output_data_V_data_V_full_n),
    .if_write(app_output_data_demux_U0_read_mode_app_output_data_V_data_V_write),
    .if_dout(read_mode_app_output_data_V_data_V_dout),
    .if_empty_n(read_mode_app_output_data_V_data_V_empty_n),
    .if_read(pcie_data_splitter_app_U0_app_output_data_V_data_V_read)
);

fifo_w16_d4_A read_mode_app_output_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_demux_U0_read_mode_app_output_data_V_len_din),
    .if_full_n(read_mode_app_output_data_V_len_full_n),
    .if_write(app_output_data_demux_U0_read_mode_app_output_data_V_len_write),
    .if_dout(read_mode_app_output_data_V_len_dout),
    .if_empty_n(read_mode_app_output_data_V_len_empty_n),
    .if_read(pcie_data_splitter_app_U0_app_output_data_V_len_read)
);

fifo_w1_d4_A read_mode_app_output_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_mode_app_output_data_V_eop_din),
    .if_full_n(read_mode_app_output_data_V_eop_full_n),
    .if_write(app_output_data_demux_U0_read_mode_app_output_data_V_eop_write),
    .if_dout(read_mode_app_output_data_V_eop_dout),
    .if_empty_n(read_mode_app_output_data_V_eop_empty_n),
    .if_read(pcie_data_splitter_app_U0_app_output_data_V_eop_read)
);

fifo_w1_d4_A reset_pcie_data_splitter_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_data_splitter_app_V_din),
    .if_full_n(reset_pcie_data_splitter_app_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_data_splitter_app_V_write),
    .if_dout(reset_pcie_data_splitter_app_V_dout),
    .if_empty_n(reset_pcie_data_splitter_app_V_empty_n),
    .if_read(pcie_data_splitter_app_U0_reset_pcie_data_splitter_app_V_read)
);

fifo_w8_d64_A device_pcie_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_num_din),
    .if_full_n(device_pcie_read_req_V_num_full_n),
    .if_write(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_num_write),
    .if_dout(device_pcie_read_req_V_num_dout),
    .if_empty_n(device_pcie_read_req_V_num_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_device_pcie_read_req_V_num_read)
);

fifo_w64_d64_A device_pcie_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_addr_din),
    .if_full_n(device_pcie_read_req_V_addr_full_n),
    .if_write(write_mode_pcie_helper_app_U0_device_pcie_read_req_V_addr_write),
    .if_dout(device_pcie_read_req_V_addr_dout),
    .if_empty_n(device_pcie_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_device_pcie_read_req_V_addr_read)
);

fifo_w8_d64_A pcie_read_mux_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_req_multiplexer_U0_pcie_read_mux_context_V_din),
    .if_full_n(pcie_read_mux_context_V_full_n),
    .if_write(pcie_read_req_multiplexer_U0_pcie_read_mux_context_V_write),
    .if_dout(pcie_read_mux_context_V_dout),
    .if_empty_n(pcie_read_mux_context_V_empty_n),
    .if_read(pcie_read_resp_multiplexer_U0_pcie_read_mux_context_V_read)
);

fifo_w1_d4_A device_after_throttle_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_after_throttle_pcie_read_resp_V_last_din),
    .if_full_n(device_after_throttle_pcie_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_last_write),
    .if_dout(device_after_throttle_pcie_read_resp_V_last_dout),
    .if_empty_n(device_after_throttle_pcie_read_resp_V_last_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_last_read)
);

fifo_w512_d4_A device_after_throttle_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_data_V_din),
    .if_full_n(device_after_throttle_pcie_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_data_V_write),
    .if_dout(device_after_throttle_pcie_read_resp_V_data_V_dout),
    .if_empty_n(device_after_throttle_pcie_read_resp_V_data_V_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramA_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramA_read_resp_V_last_din),
    .if_full_n(cosim_dramA_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_last_write),
    .if_dout(cosim_dramA_read_resp_V_last_dout),
    .if_empty_n(cosim_dramA_read_resp_V_last_empty_n),
    .if_read(dram_data_caching_U0_dramA_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramA_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_data_V_din),
    .if_full_n(cosim_dramA_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_data_V_write),
    .if_dout(cosim_dramA_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramA_read_resp_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_dramA_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramB_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramB_read_resp_V_last_din),
    .if_full_n(cosim_dramB_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_last_write),
    .if_dout(cosim_dramB_read_resp_V_last_dout),
    .if_empty_n(cosim_dramB_read_resp_V_last_empty_n),
    .if_read(dram_data_caching_U0_dramB_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramB_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_data_V_din),
    .if_full_n(cosim_dramB_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_data_V_write),
    .if_dout(cosim_dramB_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramB_read_resp_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_dramB_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramC_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramC_read_resp_V_last_din),
    .if_full_n(cosim_dramC_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_last_write),
    .if_dout(cosim_dramC_read_resp_V_last_dout),
    .if_empty_n(cosim_dramC_read_resp_V_last_empty_n),
    .if_read(dram_data_caching_U0_dramC_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramC_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_data_V_din),
    .if_full_n(cosim_dramC_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_data_V_write),
    .if_dout(cosim_dramC_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramC_read_resp_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_dramC_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramD_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramD_read_resp_V_last_din),
    .if_full_n(cosim_dramD_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_last_write),
    .if_dout(cosim_dramD_read_resp_V_last_dout),
    .if_empty_n(cosim_dramD_read_resp_V_last_empty_n),
    .if_read(dram_data_caching_U0_dramD_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramD_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_data_V_din),
    .if_full_n(cosim_dramD_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_data_V_write),
    .if_dout(cosim_dramD_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramD_read_resp_V_data_V_empty_n),
    .if_read(dram_data_caching_U0_dramD_read_resp_V_data_V_read)
);

fifo_w512_d1_A pre_merged_write_mode_app_input_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_data_V_din),
    .if_full_n(pre_merged_write_mode_app_input_data_V_data_V_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_data_V_write),
    .if_dout(pre_merged_write_mode_app_input_data_V_data_V_dout),
    .if_empty_n(pre_merged_write_mode_app_input_data_V_data_V_empty_n),
    .if_read(app_input_data_merger_U0_pre_merged_app_input_data_V_data_V_read)
);

fifo_w16_d1_A pre_merged_write_mode_app_input_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_len_din),
    .if_full_n(pre_merged_write_mode_app_input_data_V_len_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_len_write),
    .if_dout(pre_merged_write_mode_app_input_data_V_len_dout),
    .if_empty_n(pre_merged_write_mode_app_input_data_V_len_empty_n),
    .if_read(app_input_data_merger_U0_pre_merged_app_input_data_V_len_read)
);

fifo_w1_d1_A pre_merged_write_mode_app_input_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pre_merged_write_mode_app_input_data_V_eop_din),
    .if_full_n(pre_merged_write_mode_app_input_data_V_eop_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_eop_write),
    .if_dout(pre_merged_write_mode_app_input_data_V_eop_dout),
    .if_empty_n(pre_merged_write_mode_app_input_data_V_eop_empty_n),
    .if_read(app_input_data_merger_U0_pre_merged_app_input_data_V_eop_read)
);

fifo_w512_d4_A write_mode_app_input_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_merger_U0_app_input_data_V_data_V_din),
    .if_full_n(write_mode_app_input_data_V_data_V_full_n),
    .if_write(app_input_data_merger_U0_app_input_data_V_data_V_write),
    .if_dout(write_mode_app_input_data_V_data_V_dout),
    .if_empty_n(write_mode_app_input_data_V_data_V_empty_n),
    .if_read(app_input_data_mux_U0_write_mode_app_input_data_V_data_V_read)
);

fifo_w16_d4_A write_mode_app_input_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_merger_U0_app_input_data_V_len_din),
    .if_full_n(write_mode_app_input_data_V_len_full_n),
    .if_write(app_input_data_merger_U0_app_input_data_V_len_write),
    .if_dout(write_mode_app_input_data_V_len_dout),
    .if_empty_n(write_mode_app_input_data_V_len_empty_n),
    .if_read(app_input_data_mux_U0_write_mode_app_input_data_V_len_read)
);

fifo_w1_d4_A write_mode_app_input_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_app_input_data_V_eop_din),
    .if_full_n(write_mode_app_input_data_V_eop_full_n),
    .if_write(app_input_data_merger_U0_app_input_data_V_eop_write),
    .if_dout(write_mode_app_input_data_V_eop_dout),
    .if_empty_n(write_mode_app_input_data_V_eop_empty_n),
    .if_read(app_input_data_mux_U0_write_mode_app_input_data_V_eop_read)
);

fifo_w1_d4_A reset_app_input_data_merger_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_input_data_merger_V_din),
    .if_full_n(reset_app_input_data_merger_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_input_data_merger_V_write),
    .if_dout(reset_app_input_data_merger_V_dout),
    .if_empty_n(reset_app_input_data_merger_V_empty_n),
    .if_read(app_input_data_merger_U0_reset_app_input_data_merger_V_read)
);

fifo_w8_d4_A device_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_num_din),
    .if_full_n(device_dram_write_req_apply_V_num_full_n),
    .if_write(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_num_write),
    .if_dout(device_dram_write_req_apply_V_num_dout),
    .if_empty_n(device_dram_write_req_apply_V_num_empty_n),
    .if_read(dram_write_mux_U0_device_dram_write_req_apply_V_num_read)
);

fifo_w64_d4_A device_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_addr_din),
    .if_full_n(device_dram_write_req_apply_V_addr_full_n),
    .if_write(write_mode_dram_helper_app_U0_device_dram_write_req_apply_V_addr_write),
    .if_dout(device_dram_write_req_apply_V_addr_dout),
    .if_empty_n(device_dram_write_req_apply_V_addr_empty_n),
    .if_read(dram_write_mux_U0_device_dram_write_req_apply_V_addr_read)
);

fifo_w1_d4_A device_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_write_req_data_V_last_din),
    .if_full_n(device_dram_write_req_data_V_last_full_n),
    .if_write(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_last_write),
    .if_dout(device_dram_write_req_data_V_last_dout),
    .if_empty_n(device_dram_write_req_data_V_last_empty_n),
    .if_read(dram_write_mux_U0_device_dram_write_req_data_V_last_read)
);

fifo_w512_d4_A device_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_data_V_din),
    .if_full_n(device_dram_write_req_data_V_data_V_full_n),
    .if_write(write_mode_dram_helper_app_U0_device_dram_write_req_data_V_data_V_write),
    .if_dout(device_dram_write_req_data_V_data_V_dout),
    .if_empty_n(device_dram_write_req_data_V_data_V_empty_n),
    .if_read(dram_write_mux_U0_device_dram_write_req_data_V_data_V_read)
);

fifo_w512_d4_A app_input_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_mux_U0_app_input_data_V_data_V_din),
    .if_full_n(app_input_data_V_data_V_full_n),
    .if_write(app_input_data_mux_U0_app_input_data_V_data_V_write),
    .if_dout(app_input_data_V_data_V_dout),
    .if_empty_n(app_input_data_V_data_V_empty_n),
    .if_read(app_stencil_U0_app_input_data_V_data_V_read)
);

fifo_w16_d4_A app_input_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_mux_U0_app_input_data_V_len_din),
    .if_full_n(app_input_data_V_len_full_n),
    .if_write(app_input_data_mux_U0_app_input_data_V_len_write),
    .if_dout(app_input_data_V_len_dout),
    .if_empty_n(app_input_data_V_len_empty_n),
    .if_read(app_stencil_U0_app_input_data_V_len_read)
);

fifo_w1_d4_A app_input_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_V_eop_din),
    .if_full_n(app_input_data_V_eop_full_n),
    .if_write(app_input_data_mux_U0_app_input_data_V_eop_write),
    .if_dout(app_input_data_V_eop_dout),
    .if_empty_n(app_input_data_V_eop_empty_n),
    .if_read(app_stencil_U0_app_input_data_V_eop_read)
);

fifo_w1_d4_A reset_app_input_data_mux_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_input_data_mux_V_din),
    .if_full_n(reset_app_input_data_mux_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_input_data_mux_V_write),
    .if_dout(reset_app_input_data_mux_V_dout),
    .if_empty_n(reset_app_input_data_mux_V_empty_n),
    .if_read(app_input_data_mux_U0_reset_app_input_data_mux_V_read)
);

fifo_w512_d4_A app_output_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_stencil_U0_app_output_data_V_data_V_din),
    .if_full_n(app_output_data_V_data_V_full_n),
    .if_write(app_stencil_U0_app_output_data_V_data_V_write),
    .if_dout(app_output_data_V_data_V_dout),
    .if_empty_n(app_output_data_V_data_V_empty_n),
    .if_read(app_output_data_demux_U0_app_output_data_V_data_V_read)
);

fifo_w16_d4_A app_output_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_stencil_U0_app_output_data_V_len_din),
    .if_full_n(app_output_data_V_len_full_n),
    .if_write(app_stencil_U0_app_output_data_V_len_write),
    .if_dout(app_output_data_V_len_dout),
    .if_empty_n(app_output_data_V_len_empty_n),
    .if_read(app_output_data_demux_U0_app_output_data_V_len_read)
);

fifo_w1_d4_A app_output_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_V_eop_din),
    .if_full_n(app_output_data_V_eop_full_n),
    .if_write(app_stencil_U0_app_output_data_V_eop_write),
    .if_dout(app_output_data_V_eop_dout),
    .if_empty_n(app_output_data_V_eop_empty_n),
    .if_read(app_output_data_demux_U0_app_output_data_V_eop_read)
);

fifo_w512_d4_A write_mode_app_output_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_demux_U0_write_mode_app_output_data_V_data_V_din),
    .if_full_n(write_mode_app_output_data_V_data_V_full_n),
    .if_write(app_output_data_demux_U0_write_mode_app_output_data_V_data_V_write),
    .if_dout(write_mode_app_output_data_V_data_V_dout),
    .if_empty_n(write_mode_app_output_data_V_data_V_empty_n),
    .if_read(write_mode_app_output_data_caching_U0_app_output_data_V_data_V_read)
);

fifo_w16_d4_A write_mode_app_output_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_demux_U0_write_mode_app_output_data_V_len_din),
    .if_full_n(write_mode_app_output_data_V_len_full_n),
    .if_write(app_output_data_demux_U0_write_mode_app_output_data_V_len_write),
    .if_dout(write_mode_app_output_data_V_len_dout),
    .if_empty_n(write_mode_app_output_data_V_len_empty_n),
    .if_read(write_mode_app_output_data_caching_U0_app_output_data_V_len_read)
);

fifo_w1_d4_A write_mode_app_output_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_app_output_data_V_eop_din),
    .if_full_n(write_mode_app_output_data_V_eop_full_n),
    .if_write(app_output_data_demux_U0_write_mode_app_output_data_V_eop_write),
    .if_dout(write_mode_app_output_data_V_eop_dout),
    .if_empty_n(write_mode_app_output_data_V_eop_empty_n),
    .if_read(write_mode_app_output_data_caching_U0_app_output_data_V_eop_read)
);

fifo_w1_d4_A reset_app_output_data_demux_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_output_data_demux_V_din),
    .if_full_n(reset_app_output_data_demux_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_output_data_demux_V_write),
    .if_dout(reset_app_output_data_demux_V_dout),
    .if_empty_n(reset_app_output_data_demux_V_empty_n),
    .if_read(app_output_data_demux_U0_reset_app_output_data_demux_V_read)
);

fifo_w16_d128_A buffered_device_pcie_read_req_context_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_len_din),
    .if_full_n(buffered_device_pcie_read_req_context_V_len_full_n),
    .if_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_len_write),
    .if_dout(buffered_device_pcie_read_req_context_V_len_dout),
    .if_empty_n(buffered_device_pcie_read_req_context_V_len_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_len_read)
);

fifo_w1_d128_A buffered_device_pcie_read_req_context_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buffered_device_pcie_read_req_context_V_last_din),
    .if_full_n(buffered_device_pcie_read_req_context_V_last_full_n),
    .if_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_last_write),
    .if_dout(buffered_device_pcie_read_req_context_V_last_dout),
    .if_empty_n(buffered_device_pcie_read_req_context_V_last_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_last_read)
);

fifo_w64_d128_A buffered_device_pcie_read_req_context_V_metadata_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_metadata_addr_din),
    .if_full_n(buffered_device_pcie_read_req_context_V_metadata_addr_full_n),
    .if_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_metadata_addr_write),
    .if_dout(buffered_device_pcie_read_req_context_V_metadata_addr_dout),
    .if_empty_n(buffered_device_pcie_read_req_context_V_metadata_addr_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_metadata_addr_read)
);

fifo_w1_d512_A buffered_device_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buffered_device_pcie_read_resp_V_last_din),
    .if_full_n(buffered_device_pcie_read_resp_V_last_full_n),
    .if_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_last_write),
    .if_dout(buffered_device_pcie_read_resp_V_last_dout),
    .if_empty_n(buffered_device_pcie_read_resp_V_last_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_last_read)
);

fifo_w512_d512_A buffered_device_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_data_V_din),
    .if_full_n(buffered_device_pcie_read_resp_V_data_V_full_n),
    .if_write(write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_data_V_write),
    .if_dout(buffered_device_pcie_read_resp_V_data_V_dout),
    .if_empty_n(buffered_device_pcie_read_resp_V_data_V_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_data_V_read)
);

fifo_w1_d64_A release_buffered_device_pcie_read_resp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(release_buffered_device_pcie_read_resp_V_din),
    .if_full_n(release_buffered_device_pcie_read_resp_V_full_n),
    .if_write(write_mode_pre_merged_app_input_data_forwarder_U0_release_buffered_device_pcie_read_resp_V_write),
    .if_dout(release_buffered_device_pcie_read_resp_V_dout),
    .if_empty_n(release_buffered_device_pcie_read_resp_V_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_release_buffered_device_pcie_read_resp_V_read)
);

fifo_w1_d4_A reset_write_mode_pcie_helper_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_write_mode_pcie_helper_app_V_din),
    .if_full_n(reset_write_mode_pcie_helper_app_V_full_n),
    .if_write(reset_propaganda_U0_reset_write_mode_pcie_helper_app_V_write),
    .if_dout(reset_write_mode_pcie_helper_app_V_dout),
    .if_empty_n(reset_write_mode_pcie_helper_app_V_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_read)
);

fifo_w1_d4_A reset_write_mode_pre_merged_app_input_data_forwarder_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_write_mode_pre_merged_app_input_data_forwarder_V_din),
    .if_full_n(reset_write_mode_pre_merged_app_input_data_forwarder_V_full_n),
    .if_write(reset_propaganda_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_write),
    .if_dout(reset_write_mode_pre_merged_app_input_data_forwarder_V_dout),
    .if_empty_n(reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_read)
);

fifo_w512_d128_A cached_write_mode_app_output_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_app_output_data_caching_U0_cached_app_output_data_V_data_V_din),
    .if_full_n(cached_write_mode_app_output_data_V_data_V_full_n),
    .if_write(write_mode_app_output_data_caching_U0_cached_app_output_data_V_data_V_write),
    .if_dout(cached_write_mode_app_output_data_V_data_V_dout),
    .if_empty_n(cached_write_mode_app_output_data_V_data_V_empty_n),
    .if_read(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_data_V_read)
);

fifo_w16_d128_A cached_write_mode_app_output_data_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_app_output_data_caching_U0_cached_app_output_data_V_len_din),
    .if_full_n(cached_write_mode_app_output_data_V_len_full_n),
    .if_write(write_mode_app_output_data_caching_U0_cached_app_output_data_V_len_write),
    .if_dout(cached_write_mode_app_output_data_V_len_dout),
    .if_empty_n(cached_write_mode_app_output_data_V_len_empty_n),
    .if_read(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_len_read)
);

fifo_w1_d128_A cached_write_mode_app_output_data_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cached_write_mode_app_output_data_V_eop_din),
    .if_full_n(cached_write_mode_app_output_data_V_eop_full_n),
    .if_write(write_mode_app_output_data_caching_U0_cached_app_output_data_V_eop_write),
    .if_dout(cached_write_mode_app_output_data_V_eop_dout),
    .if_empty_n(cached_write_mode_app_output_data_V_eop_empty_n),
    .if_read(write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_eop_read)
);

fifo_w8_d4_A cached_device_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_num_din),
    .if_full_n(cached_device_dram_write_req_apply_V_num_full_n),
    .if_write(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_num_write),
    .if_dout(cached_device_dram_write_req_apply_V_num_dout),
    .if_empty_n(cached_device_dram_write_req_apply_V_num_empty_n),
    .if_read(write_mode_dram_helper_app_U0_cached_device_dram_write_req_apply_V_num_read)
);

fifo_w64_d4_A cached_device_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_addr_din),
    .if_full_n(cached_device_dram_write_req_apply_V_addr_full_n),
    .if_write(write_mode_app_output_data_caching_U0_cached_device_dram_write_req_apply_V_addr_write),
    .if_dout(cached_device_dram_write_req_apply_V_addr_dout),
    .if_empty_n(cached_device_dram_write_req_apply_V_addr_empty_n),
    .if_read(write_mode_dram_helper_app_U0_cached_device_dram_write_req_apply_V_addr_read)
);

fifo_w1_d4_A reset_write_mode_app_output_data_caching_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_write_mode_app_output_data_caching_V_din),
    .if_full_n(reset_write_mode_app_output_data_caching_V_full_n),
    .if_write(reset_propaganda_U0_reset_write_mode_app_output_data_caching_V_write),
    .if_dout(reset_write_mode_app_output_data_caching_V_dout),
    .if_empty_n(reset_write_mode_app_output_data_caching_V_empty_n),
    .if_read(write_mode_app_output_data_caching_U0_reset_write_mode_app_output_data_caching_V_read)
);

fifo_w1_d4_A reset_write_mode_dram_helper_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_write_mode_dram_helper_app_V_din),
    .if_full_n(reset_write_mode_dram_helper_app_V_full_n),
    .if_write(reset_propaganda_U0_reset_write_mode_dram_helper_app_V_write),
    .if_dout(reset_write_mode_dram_helper_app_V_dout),
    .if_empty_n(reset_write_mode_dram_helper_app_V_empty_n),
    .if_read(write_mode_dram_helper_app_U0_reset_dram_helper_app_V_read)
);

fifo_w1_d4_A reset_app_stencil_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_stencil_V_din),
    .if_full_n(reset_app_stencil_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_stencil_V_write),
    .if_dout(reset_app_stencil_V_dout),
    .if_empty_n(reset_app_stencil_V_empty_n),
    .if_read(app_stencil_U0_reset_app_stencil_V_read)
);

start_for_pcie_read_throttle_unit_U0 start_for_pcie_read_throttle_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_read_throttle_unit_U0_din),
    .if_full_n(start_for_pcie_read_throttle_unit_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_pcie_read_throttle_unit_U0_dout),
    .if_empty_n(start_for_pcie_read_throttle_unit_U0_empty_n),
    .if_read(pcie_read_throttle_unit_U0_ap_ready)
);

start_for_pipe0_data_handler_U0 start_for_pipe0_data_handler_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pipe0_data_handler_U0_din),
    .if_full_n(start_for_pipe0_data_handler_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_pipe0_data_handler_U0_dout),
    .if_empty_n(start_for_pipe0_data_handler_U0_empty_n),
    .if_read(pipe0_data_handler_U0_ap_ready)
);

start_for_pcie_write_throttle_unit_U0 start_for_pcie_write_throttle_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_write_throttle_unit_U0_din),
    .if_full_n(start_for_pcie_write_throttle_unit_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_pcie_write_throttle_unit_U0_dout),
    .if_empty_n(start_for_pcie_write_throttle_unit_U0_empty_n),
    .if_read(pcie_write_throttle_unit_U0_ap_ready)
);

start_for_dram_read_throttle_unit_U0 start_for_dram_read_throttle_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_read_throttle_unit_U0_din),
    .if_full_n(start_for_dram_read_throttle_unit_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_dram_read_throttle_unit_U0_dout),
    .if_empty_n(start_for_dram_read_throttle_unit_U0_empty_n),
    .if_read(dram_read_throttle_unit_U0_ap_ready)
);

start_for_dram_write_delay_unit_U0 start_for_dram_write_delay_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_write_delay_unit_U0_din),
    .if_full_n(start_for_dram_write_delay_unit_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_dram_write_delay_unit_U0_dout),
    .if_empty_n(start_for_dram_write_delay_unit_U0_empty_n),
    .if_read(dram_write_delay_unit_U0_ap_ready)
);

start_for_dram_write_throttle_unit_U0 start_for_dram_write_throttle_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_write_throttle_unit_U0_din),
    .if_full_n(start_for_dram_write_throttle_unit_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_dram_write_throttle_unit_U0_dout),
    .if_empty_n(start_for_dram_write_throttle_unit_U0_empty_n),
    .if_read(dram_write_throttle_unit_U0_ap_ready)
);

start_for_dram_read_delay_unit_U0 start_for_dram_read_delay_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_read_delay_unit_U0_din),
    .if_full_n(start_for_dram_read_delay_unit_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_dram_read_delay_unit_U0_dout),
    .if_empty_n(start_for_dram_read_delay_unit_U0_empty_n),
    .if_read(dram_read_delay_unit_U0_ap_ready)
);

start_for_read_mode_dram_helper_app_U0 start_for_read_mode_dram_helper_app_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_read_mode_dram_helper_app_U0_din),
    .if_full_n(start_for_read_mode_dram_helper_app_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_read_mode_dram_helper_app_U0_dout),
    .if_empty_n(start_for_read_mode_dram_helper_app_U0_empty_n),
    .if_read(read_mode_dram_helper_app_U0_ap_ready)
);

start_for_read_mode_pcie_helper_app_U0 start_for_read_mode_pcie_helper_app_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_read_mode_pcie_helper_app_U0_din),
    .if_full_n(start_for_read_mode_pcie_helper_app_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_read_mode_pcie_helper_app_U0_dout),
    .if_empty_n(start_for_read_mode_pcie_helper_app_U0_empty_n),
    .if_read(read_mode_pcie_helper_app_U0_ap_ready)
);

start_for_app_output_data_demux_U0 start_for_app_output_data_demux_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_app_output_data_demux_U0_din),
    .if_full_n(start_for_app_output_data_demux_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_app_output_data_demux_U0_dout),
    .if_empty_n(start_for_app_output_data_demux_U0_empty_n),
    .if_read(app_output_data_demux_U0_ap_ready)
);

start_for_write_mode_pcie_helper_app_U0 start_for_write_mode_pcie_helper_app_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_mode_pcie_helper_app_U0_din),
    .if_full_n(start_for_write_mode_pcie_helper_app_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_write_mode_pcie_helper_app_U0_dout),
    .if_empty_n(start_for_write_mode_pcie_helper_app_U0_empty_n),
    .if_read(write_mode_pcie_helper_app_U0_ap_ready)
);

start_for_write_mode_pre_merged_app_input_data_forwarder_U0 start_for_write_mode_pre_merged_app_input_data_forwarder_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_mode_pre_merged_app_input_data_forwarder_U0_din),
    .if_full_n(start_for_write_mode_pre_merged_app_input_data_forwarder_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_write_mode_pre_merged_app_input_data_forwarder_U0_dout),
    .if_empty_n(start_for_write_mode_pre_merged_app_input_data_forwarder_U0_empty_n),
    .if_read(write_mode_pre_merged_app_input_data_forwarder_U0_ap_ready)
);

start_for_write_mode_dram_helper_app_U0 start_for_write_mode_dram_helper_app_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_mode_dram_helper_app_U0_din),
    .if_full_n(start_for_write_mode_dram_helper_app_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_write_mode_dram_helper_app_U0_dout),
    .if_empty_n(start_for_write_mode_dram_helper_app_U0_empty_n),
    .if_read(write_mode_dram_helper_app_U0_ap_ready)
);

start_for_reset_propaganda_U0 start_for_reset_propaganda_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_reset_propaganda_U0_din),
    .if_full_n(start_for_reset_propaganda_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_reset_propaganda_U0_dout),
    .if_empty_n(start_for_reset_propaganda_U0_empty_n),
    .if_read(reset_propaganda_U0_ap_ready)
);

start_for_app_stencil_U0 start_for_app_stencil_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_app_stencil_U0_din),
    .if_full_n(start_for_app_stencil_U0_full_n),
    .if_write(poke_handler_U0_start_write),
    .if_dout(start_for_app_stencil_U0_dout),
    .if_empty_n(start_for_app_stencil_U0_empty_n),
    .if_read(app_stencil_U0_ap_ready)
);

start_for_app_input_data_mux_U0 start_for_app_input_data_mux_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_app_input_data_mux_U0_din),
    .if_full_n(start_for_app_input_data_mux_U0_full_n),
    .if_write(peek_handler_U0_start_write),
    .if_dout(start_for_app_input_data_mux_U0_dout),
    .if_empty_n(start_for_app_input_data_mux_U0_empty_n),
    .if_read(app_input_data_mux_U0_ap_ready)
);

start_for_pcie_read_resp_multiplexer_U0 start_for_pcie_read_resp_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_read_resp_multiplexer_U0_din),
    .if_full_n(start_for_pcie_read_resp_multiplexer_U0_full_n),
    .if_write(pcie_read_throttle_unit_U0_start_write),
    .if_dout(start_for_pcie_read_resp_multiplexer_U0_dout),
    .if_empty_n(start_for_pcie_read_resp_multiplexer_U0_empty_n),
    .if_read(pcie_read_resp_multiplexer_U0_ap_ready)
);

start_for_pipeline_data_passer_U0 start_for_pipeline_data_passer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pipeline_data_passer_U0_din),
    .if_full_n(start_for_pipeline_data_passer_U0_full_n),
    .if_write(pipe0_data_handler_U0_start_write),
    .if_dout(start_for_pipeline_data_passer_U0_dout),
    .if_empty_n(start_for_pipeline_data_passer_U0_empty_n),
    .if_read(pipeline_data_passer_U0_ap_ready)
);

start_for_dram_read_req_time_marker_U0 start_for_dram_read_req_time_marker_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_read_req_time_marker_U0_din),
    .if_full_n(start_for_dram_read_req_time_marker_U0_full_n),
    .if_write(pipe0_data_handler_U0_start_write),
    .if_dout(start_for_dram_read_req_time_marker_U0_dout),
    .if_empty_n(start_for_dram_read_req_time_marker_U0_empty_n),
    .if_read(dram_read_req_time_marker_U0_ap_ready)
);

start_for_pcie_read_req_multiplexer_U0 start_for_pcie_read_req_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_read_req_multiplexer_U0_din),
    .if_full_n(start_for_pcie_read_req_multiplexer_U0_full_n),
    .if_write(pipe0_data_handler_U0_start_write),
    .if_dout(start_for_pcie_read_req_multiplexer_U0_dout),
    .if_empty_n(start_for_pcie_read_req_multiplexer_U0_empty_n),
    .if_read(pcie_read_req_multiplexer_U0_ap_ready)
);

start_for_pipe0_dram_dispatcher_U0 start_for_pipe0_dram_dispatcher_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pipe0_dram_dispatcher_U0_din),
    .if_full_n(start_for_pipe0_dram_dispatcher_U0_full_n),
    .if_write(dram_write_throttle_unit_U0_start_write),
    .if_dout(start_for_pipe0_dram_dispatcher_U0_dout),
    .if_empty_n(start_for_pipe0_dram_dispatcher_U0_empty_n),
    .if_read(pipe0_dram_dispatcher_U0_ap_ready)
);

start_for_pipe1_dram_dispatcher_U0 start_for_pipe1_dram_dispatcher_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pipe1_dram_dispatcher_U0_din),
    .if_full_n(start_for_pipe1_dram_dispatcher_U0_full_n),
    .if_write(dram_write_throttle_unit_U0_start_write),
    .if_dout(start_for_pipe1_dram_dispatcher_U0_dout),
    .if_empty_n(start_for_pipe1_dram_dispatcher_U0_empty_n),
    .if_read(pipe1_dram_dispatcher_U0_ap_ready)
);

start_for_dram_data_caching_U0 start_for_dram_data_caching_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_data_caching_U0_din),
    .if_full_n(start_for_dram_data_caching_U0_full_n),
    .if_write(pipe1_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dram_data_caching_U0_dout),
    .if_empty_n(start_for_dram_data_caching_U0_empty_n),
    .if_read(dram_data_caching_U0_ap_ready)
);

start_for_write_mode_app_output_data_caching_U0 start_for_write_mode_app_output_data_caching_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_mode_app_output_data_caching_U0_din),
    .if_full_n(start_for_write_mode_app_output_data_caching_U0_full_n),
    .if_write(app_output_data_demux_U0_start_write),
    .if_dout(start_for_write_mode_app_output_data_caching_U0_dout),
    .if_empty_n(start_for_write_mode_app_output_data_caching_U0_empty_n),
    .if_read(write_mode_app_output_data_caching_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_pcie_read_resp_passer_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_pcie_read_resp_passer_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_pcie_read_resp_passer_U0_ap_ready <= ap_sync_pcie_read_resp_passer_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_peek_handler_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_peek_handler_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_peek_handler_U0_ap_ready <= ap_sync_peek_handler_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_poke_handler_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_poke_handler_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_poke_handler_U0_ap_ready <= ap_sync_poke_handler_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        app_input_data_merger_U0_ap_start <= 1'b0;
    end else begin
        app_input_data_merger_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dram_read_req_multiplexer_U0_ap_start <= 1'b0;
    end else begin
        dram_read_req_multiplexer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dram_read_resp_multiplexer_U0_ap_start <= 1'b0;
    end else begin
        dram_read_resp_multiplexer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dram_write_mux_U0_ap_start <= 1'b0;
    end else begin
        dram_write_mux_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dram_write_req_time_marker_U0_ap_start <= 1'b0;
    end else begin
        dram_write_req_time_marker_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_data_splitter_app_U0_ap_start <= 1'b0;
    end else begin
        pcie_data_splitter_app_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_write_multiplexer_U0_ap_start <= 1'b0;
    end else begin
        pcie_write_multiplexer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pipe1_data_handler_U0_ap_start <= 1'b0;
    end else begin
        pipe1_data_handler_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pipe2_data_handler_U0_ap_start <= 1'b0;
    end else begin
        pipe2_data_handler_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((pcie_read_resp_passer_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        pcie_read_resp_passer_U0_ap_ready_count <= (pcie_read_resp_passer_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (pcie_read_resp_passer_U0_ap_ready == 1'b1))) begin
        pcie_read_resp_passer_U0_ap_ready_count <= (pcie_read_resp_passer_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((peek_handler_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        peek_handler_U0_ap_ready_count <= (peek_handler_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (peek_handler_U0_ap_ready == 1'b1))) begin
        peek_handler_U0_ap_ready_count <= (peek_handler_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((poke_handler_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        poke_handler_U0_ap_ready_count <= (poke_handler_U0_ap_ready_count - 2'd1);
    end else if (((poke_handler_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        poke_handler_U0_ap_ready_count <= (poke_handler_U0_ap_ready_count + 2'd1);
    end
end

assign after_mux_dram_write_req_data_V_last_din = dram_write_mux_U0_dram_write_req_data_V_last_din;

assign after_throttle_pcie_read_resp_V_last_din = pcie_read_throttle_unit_U0_after_throttle_pcie_read_resp_V_last_din;

assign after_throttle_unified_dram_read_resp_V_last_din = dram_read_throttle_unit_U0_after_throttle_unified_dram_read_resp_V_last_din;

assign after_throttle_unified_dram_write_req_data_V_last_din = dram_write_throttle_unit_U0_after_throttle_unified_dram_write_req_data_V_last_din;

assign ap_done = ap_sync_done;

assign ap_idle = (write_mode_pre_merged_app_input_data_forwarder_U0_ap_idle & write_mode_pcie_helper_app_U0_ap_idle & write_mode_dram_helper_app_U0_ap_idle & write_mode_app_output_data_caching_U0_ap_idle & reset_propaganda_U0_ap_idle & read_mode_pcie_helper_app_U0_ap_idle & read_mode_dram_helper_app_U0_ap_idle & poke_handler_U0_ap_idle & pipeline_data_passer_U0_ap_idle & pipe2_data_handler_U0_ap_idle & pipe1_dram_dispatcher_U0_ap_idle & pipe1_data_handler_U0_ap_idle & pipe0_dram_dispatcher_U0_ap_idle & pipe0_data_handler_U0_ap_idle & peek_handler_U0_ap_idle & pcie_write_throttle_unit_U0_ap_idle & pcie_write_multiplexer_U0_ap_idle & pcie_read_throttle_unit_U0_ap_idle & pcie_read_resp_passer_U0_ap_idle & pcie_read_resp_multiplexer_U0_ap_idle & pcie_read_req_multiplexer_U0_ap_idle & pcie_data_splitter_app_U0_ap_idle & dram_write_throttle_unit_U0_ap_idle & dram_write_req_time_marker_U0_ap_idle & dram_write_mux_U0_ap_idle & dram_write_delay_unit_U0_ap_idle & dram_read_throttle_unit_U0_ap_idle & dram_read_resp_multiplexer_U0_ap_idle & dram_read_req_time_marker_U0_ap_idle & dram_read_req_multiplexer_U0_ap_idle & dram_read_delay_unit_U0_ap_idle & dram_data_caching_U0_ap_idle & app_stencil_U0_ap_idle & app_output_data_demux_U0_ap_idle & app_input_data_mux_U0_ap_idle & app_input_data_merger_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (peek_handler_U0_ap_done & pcie_write_throttle_unit_U0_ap_done & pcie_read_req_multiplexer_U0_ap_done);

assign ap_sync_pcie_read_resp_passer_U0_ap_ready = (pcie_read_resp_passer_U0_ap_ready | ap_sync_reg_pcie_read_resp_passer_U0_ap_ready);

assign ap_sync_peek_handler_U0_ap_ready = (peek_handler_U0_ap_ready | ap_sync_reg_peek_handler_U0_ap_ready);

assign ap_sync_poke_handler_U0_ap_ready = (poke_handler_U0_ap_ready | ap_sync_reg_poke_handler_U0_ap_ready);

assign ap_sync_ready = (ap_sync_poke_handler_U0_ap_ready & ap_sync_peek_handler_U0_ap_ready & ap_sync_pcie_read_resp_passer_U0_ap_ready);

assign app_free_buf_V_din = poke_handler_U0_app_free_buf_V_din;

assign app_input_data_V_eop_din = app_input_data_mux_U0_app_input_data_V_eop_din;

assign app_input_data_merger_U0_ap_continue = 1'b1;

assign app_input_data_merger_U0_pre_merged_app_input_data_V_eop_dout = pre_merged_write_mode_app_input_data_V_eop_dout;

assign app_input_data_merger_U0_reset_app_input_data_merger_V_dout = reset_app_input_data_merger_V_dout;

assign app_input_data_merger_U0_start_full_n = 1'b1;

assign app_input_data_merger_U0_start_write = 1'b0;

assign app_input_data_mux_U0_ap_continue = 1'b1;

assign app_input_data_mux_U0_ap_start = start_for_app_input_data_mux_U0_empty_n;

assign app_input_data_mux_U0_read_mode_app_input_data_V_eop_dout = read_mode_app_input_data_V_eop_dout;

assign app_input_data_mux_U0_reset_app_input_data_mux_V_dout = reset_app_input_data_mux_V_dout;

assign app_input_data_mux_U0_start_full_n = 1'b1;

assign app_input_data_mux_U0_start_write = 1'b0;

assign app_input_data_mux_U0_write_mode_app_input_data_V_eop_dout = write_mode_app_input_data_V_eop_dout;

assign app_is_write_mode_0_V_din = poke_handler_U0_app_is_write_mode_0_V_din;

assign app_is_write_mode_1_V_din = poke_handler_U0_app_is_write_mode_1_V_din;

assign app_is_write_mode_2_V_din = poke_handler_U0_app_is_write_mode_2_V_din;

assign app_output_data_V_eop_din = app_stencil_U0_app_output_data_V_eop_din;

assign app_output_data_demux_U0_ap_continue = 1'b1;

assign app_output_data_demux_U0_ap_start = start_for_app_output_data_demux_U0_empty_n;

assign app_output_data_demux_U0_app_is_write_mode_V_dout = app_is_write_mode_2_V_dout;

assign app_output_data_demux_U0_app_output_data_V_eop_dout = app_output_data_V_eop_dout;

assign app_output_data_demux_U0_reset_app_output_data_demux_V_dout = reset_app_output_data_demux_V_dout;

assign app_output_data_meta_V_eop_din = pcie_data_splitter_app_U0_app_output_data_meta_V_eop_din;

assign app_output_data_splitted_V_eop_din = pcie_data_splitter_app_U0_app_output_data_splitted_V_eop_din;

assign app_stencil_U0_ap_continue = 1'b1;

assign app_stencil_U0_ap_start = start_for_app_stencil_U0_empty_n;

assign app_stencil_U0_app_input_data_V_eop_dout = app_input_data_V_eop_dout;

assign app_stencil_U0_reset_app_stencil_V_dout = reset_app_stencil_V_dout;

assign app_stencil_U0_start_full_n = 1'b1;

assign app_stencil_U0_start_write = 1'b0;

assign before_delay_dram_write_req_data_V_last_din = dram_write_req_time_marker_U0_before_delay_dram_write_req_data_V_last_din;

assign before_throttle_pcie_read_resp_V_last_din = pcie_read_resp_passer_U0_before_throttle_pcie_read_resp_V_last_din;

assign before_throttle_pcie_write_req_data_V_last_din = pcie_write_multiplexer_U0_pcie_write_req_data_V_last_din;

assign before_throttle_unified_dram_read_resp_V_last_din = pipe1_dram_dispatcher_U0_unified_dram_read_resp_V_last_din;

assign before_throttle_unified_dram_write_req_data_V_last_din = dram_write_delay_unit_U0_before_throttle_unified_dram_write_req_data_V_last_din;

assign buffered_device_pcie_read_req_context_V_last_din = write_mode_pcie_helper_app_U0_buffered_device_pcie_read_req_context_V_last_din;

assign buffered_device_pcie_read_resp_V_last_din = write_mode_pcie_helper_app_U0_buffered_device_pcie_read_resp_V_last_din;

assign cached_dramA_read_resp_V_last_din = dram_data_caching_U0_cached_dramA_read_resp_V_last_din;

assign cached_dramA_write_req_data_V_last_din = pipe1_dram_dispatcher_U0_dramA_write_req_data_V_last_din;

assign cached_dramB_read_resp_V_last_din = dram_data_caching_U0_cached_dramB_read_resp_V_last_din;

assign cached_dramB_write_req_data_V_last_din = pipe1_dram_dispatcher_U0_dramB_write_req_data_V_last_din;

assign cached_dramC_read_resp_V_last_din = dram_data_caching_U0_cached_dramC_read_resp_V_last_din;

assign cached_dramC_write_req_data_V_last_din = pipe1_dram_dispatcher_U0_dramC_write_req_data_V_last_din;

assign cached_dramD_read_resp_V_last_din = dram_data_caching_U0_cached_dramD_read_resp_V_last_din;

assign cached_dramD_write_req_data_V_last_din = pipe1_dram_dispatcher_U0_dramD_write_req_data_V_last_din;

assign cached_write_mode_app_output_data_V_eop_din = write_mode_app_output_data_caching_U0_cached_app_output_data_V_eop_din;

assign cosim_dramA_read_resp_V_last_din = pcie_read_resp_multiplexer_U0_cosim_dramA_read_resp_V_last_din;

assign cosim_dramA_write_req_data_V_last_din = dram_data_caching_U0_dramA_write_req_data_V_last_din;

assign cosim_dramB_read_resp_V_last_din = pcie_read_resp_multiplexer_U0_cosim_dramB_read_resp_V_last_din;

assign cosim_dramB_write_req_data_V_last_din = dram_data_caching_U0_dramB_write_req_data_V_last_din;

assign cosim_dramC_read_resp_V_last_din = pcie_read_resp_multiplexer_U0_cosim_dramC_read_resp_V_last_din;

assign cosim_dramC_write_req_data_V_last_din = dram_data_caching_U0_dramC_write_req_data_V_last_din;

assign cosim_dramD_read_resp_V_last_din = pcie_read_resp_multiplexer_U0_cosim_dramD_read_resp_V_last_din;

assign cosim_dramD_write_req_data_V_last_din = dram_data_caching_U0_dramD_write_req_data_V_last_din;

assign data_pipe2_V_last_din = pipe1_data_handler_U0_data_pipe2_V_last_din;

assign device_after_throttle_pcie_read_resp_V_last_din = pcie_read_resp_multiplexer_U0_device_pcie_read_resp_V_last_din;

assign device_dram_read_resp_V_last_din = dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_din;

assign device_dram_write_req_data_V_last_din = write_mode_dram_helper_app_U0_device_dram_write_req_data_V_last_din;

assign dram_data_caching_U0_ap_continue = 1'b1;

assign dram_data_caching_U0_ap_start = start_for_dram_data_caching_U0_empty_n;

assign dram_data_caching_U0_cached_dramA_write_req_data_V_last_dout = cached_dramA_write_req_data_V_last_dout;

assign dram_data_caching_U0_cached_dramB_write_req_data_V_last_dout = cached_dramB_write_req_data_V_last_dout;

assign dram_data_caching_U0_cached_dramC_write_req_data_V_last_dout = cached_dramC_write_req_data_V_last_dout;

assign dram_data_caching_U0_cached_dramD_write_req_data_V_last_dout = cached_dramD_write_req_data_V_last_dout;

assign dram_data_caching_U0_dramA_read_resp_V_last_dout = cosim_dramA_read_resp_V_last_dout;

assign dram_data_caching_U0_dramB_read_resp_V_last_dout = cosim_dramB_read_resp_V_last_dout;

assign dram_data_caching_U0_dramC_read_resp_V_last_dout = cosim_dramC_read_resp_V_last_dout;

assign dram_data_caching_U0_dramD_read_resp_V_last_dout = cosim_dramD_read_resp_V_last_dout;

assign dram_data_caching_U0_start_full_n = 1'b1;

assign dram_data_caching_U0_start_write = 1'b0;

assign dram_read_context_V_din = dram_read_req_multiplexer_U0_dram_read_context_write_V_din;

assign dram_read_delay_unit_U0_ap_continue = 1'b1;

assign dram_read_delay_unit_U0_ap_start = start_for_dram_read_delay_unit_U0_empty_n;

assign dram_read_delay_unit_U0_start_full_n = 1'b1;

assign dram_read_delay_unit_U0_start_write = 1'b0;

assign dram_read_req_multiplexer_U0_ap_continue = 1'b1;

assign dram_read_req_multiplexer_U0_release_device_dram_resp_buf_flits_V_dout = release_device_dram_resp_buf_flits_V_dout;

assign dram_read_req_multiplexer_U0_start_full_n = 1'b1;

assign dram_read_req_multiplexer_U0_start_write = 1'b0;

assign dram_read_req_time_marker_U0_ap_continue = 1'b1;

assign dram_read_req_time_marker_U0_ap_start = start_for_dram_read_req_time_marker_U0_empty_n;

assign dram_read_req_time_marker_U0_start_full_n = 1'b1;

assign dram_read_req_time_marker_U0_start_write = 1'b0;

assign dram_read_resp_multiplexer_U0_after_throttle_unified_dram_read_resp_V_last_dout = after_throttle_unified_dram_read_resp_V_last_dout;

assign dram_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign dram_read_resp_multiplexer_U0_dram_read_context_read_V_dout = dram_read_context_V_dout;

assign dram_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign dram_read_resp_multiplexer_U0_start_write = 1'b0;

assign dram_read_throttle_unit_U0_ap_continue = 1'b1;

assign dram_read_throttle_unit_U0_ap_start = start_for_dram_read_throttle_unit_U0_empty_n;

assign dram_read_throttle_unit_U0_before_throttle_unified_dram_read_resp_V_last_dout = before_throttle_unified_dram_read_resp_V_last_dout;

assign dram_read_throttle_unit_U0_start_full_n = 1'b1;

assign dram_read_throttle_unit_U0_start_write = 1'b0;

assign dram_write_delay_unit_U0_ap_continue = 1'b1;

assign dram_write_delay_unit_U0_ap_start = start_for_dram_write_delay_unit_U0_empty_n;

assign dram_write_delay_unit_U0_before_delay_dram_write_req_data_V_last_dout = before_delay_dram_write_req_data_V_last_dout;

assign dram_write_delay_unit_U0_start_full_n = 1'b1;

assign dram_write_delay_unit_U0_start_write = 1'b0;

assign dram_write_mux_U0_ap_continue = 1'b1;

assign dram_write_mux_U0_device_dram_write_req_data_V_last_dout = device_dram_write_req_data_V_last_dout;

assign dram_write_mux_U0_host_dram_write_req_data_V_last_dout = host_dram_write_req_data_V_last_dout;

assign dram_write_mux_U0_start_full_n = 1'b1;

assign dram_write_mux_U0_start_write = 1'b0;

assign dram_write_req_time_marker_U0_ap_continue = 1'b1;

assign dram_write_req_time_marker_U0_host_dram_write_req_data_V_last_dout = after_mux_dram_write_req_data_V_last_dout;

assign dram_write_req_time_marker_U0_start_full_n = 1'b1;

assign dram_write_req_time_marker_U0_start_write = 1'b0;

assign dram_write_throttle_unit_U0_ap_continue = 1'b1;

assign dram_write_throttle_unit_U0_ap_start = start_for_dram_write_throttle_unit_U0_empty_n;

assign dram_write_throttle_unit_U0_before_throttle_unified_dram_write_req_data_V_last_dout = before_throttle_unified_dram_write_req_data_V_last_dout;

assign dram_write_throttle_unit_U0_start_full_n = (start_for_pipe1_dram_dispatcher_U0_full_n & start_for_pipe0_dram_dispatcher_U0_full_n);

assign host_after_throttle_pcie_read_resp_V_last_din = pcie_read_resp_multiplexer_U0_host_pcie_read_resp_V_last_din;

assign host_data_pcie_write_req_data_V_last_din = pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_din;

assign host_dram_read_resp_V_last_din = dram_read_resp_multiplexer_U0_host_dram_read_resp_V_last_din;

assign host_dram_write_req_data_V_last_din = pipe1_data_handler_U0_host_dram_write_req_data_V_last_din;

assign host_rdcmd_fin_pcie_write_req_data_V_last_din = pipe2_data_handler_U0_host_rdcmd_fin_pcie_write_req_data_V_last_din;

assign host_wrcmd_fin_pcie_write_req_data_V_last_din = pipe1_dram_dispatcher_U0_host_wrcmd_fin_pcie_write_req_data_V_last_din;

assign pcie_data_splitter_app_U0_ap_continue = 1'b1;

assign pcie_data_splitter_app_U0_app_output_data_V_eop_dout = read_mode_app_output_data_V_eop_dout;

assign pcie_data_splitter_app_U0_reset_pcie_data_splitter_app_V_dout = reset_pcie_data_splitter_app_V_dout;

assign pcie_data_splitter_app_U0_start_full_n = 1'b1;

assign pcie_data_splitter_app_U0_start_write = 1'b0;

assign pcie_read_req_V_addr_din = pcie_read_req_multiplexer_U0_pcie_read_req_V_addr_din;

assign pcie_read_req_V_addr_write = pcie_read_req_multiplexer_U0_pcie_read_req_V_addr_write;

assign pcie_read_req_V_num_din = pcie_read_req_multiplexer_U0_pcie_read_req_V_num_din;

assign pcie_read_req_V_num_write = pcie_read_req_multiplexer_U0_pcie_read_req_V_num_write;

assign pcie_read_req_multiplexer_U0_ap_continue = ap_sync_done;

assign pcie_read_req_multiplexer_U0_ap_start = start_for_pcie_read_req_multiplexer_U0_empty_n;

assign pcie_read_req_multiplexer_U0_start_full_n = 1'b1;

assign pcie_read_req_multiplexer_U0_start_write = 1'b0;

assign pcie_read_resp_V_data_V_read = pcie_read_resp_passer_U0_pcie_read_resp_V_data_V_read;

assign pcie_read_resp_V_last_read = pcie_read_resp_passer_U0_pcie_read_resp_V_last_read;

assign pcie_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign pcie_read_resp_multiplexer_U0_ap_start = start_for_pcie_read_resp_multiplexer_U0_empty_n;

assign pcie_read_resp_multiplexer_U0_pcie_read_resp_V_last_dout = after_throttle_pcie_read_resp_V_last_dout;

assign pcie_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign pcie_read_resp_multiplexer_U0_start_write = 1'b0;

assign pcie_read_resp_passer_U0_ap_continue = 1'b1;

assign pcie_read_resp_passer_U0_ap_start = ((ap_sync_reg_pcie_read_resp_passer_U0_ap_ready ^ 1'b1) & ap_start);

assign pcie_read_resp_passer_U0_start_full_n = 1'b1;

assign pcie_read_resp_passer_U0_start_write = 1'b0;

assign pcie_read_throttle_unit_U0_ap_continue = 1'b1;

assign pcie_read_throttle_unit_U0_ap_start = start_for_pcie_read_throttle_unit_U0_empty_n;

assign pcie_read_throttle_unit_U0_before_throttle_pcie_read_resp_V_last_dout = before_throttle_pcie_read_resp_V_last_dout;

assign pcie_write_multiplexer_U0_ap_continue = 1'b1;

assign pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_dout = cosim_dramA_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_dout = cosim_dramB_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_dout = cosim_dramC_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_dout = cosim_dramD_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_dout = host_data_pcie_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_host_rdcmd_fin_pcie_write_req_data_V_last_dout = host_rdcmd_fin_pcie_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_host_wrcmd_fin_pcie_write_req_data_V_last_dout = host_wrcmd_fin_pcie_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_read_mode_device_pcie_write_req_data_V_last_dout = read_mode_device_pcie_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_start_full_n = 1'b1;

assign pcie_write_multiplexer_U0_start_write = 1'b0;

assign pcie_write_multiplexer_U0_write_mode_device_pcie_write_req_data_V_last_dout = write_mode_device_pcie_write_req_data_V_last_dout;

assign pcie_write_req_apply_V_addr_din = pcie_write_throttle_unit_U0_pcie_write_req_apply_V_addr_din;

assign pcie_write_req_apply_V_addr_write = pcie_write_throttle_unit_U0_pcie_write_req_apply_V_addr_write;

assign pcie_write_req_apply_V_num_din = pcie_write_throttle_unit_U0_pcie_write_req_apply_V_num_din;

assign pcie_write_req_apply_V_num_write = pcie_write_throttle_unit_U0_pcie_write_req_apply_V_num_write;

assign pcie_write_req_data_V_data_V_din = pcie_write_throttle_unit_U0_pcie_write_req_data_V_data_V_din;

assign pcie_write_req_data_V_data_V_write = pcie_write_throttle_unit_U0_pcie_write_req_data_V_data_V_write;

assign pcie_write_req_data_V_last_din = pcie_write_throttle_unit_U0_pcie_write_req_data_V_last_din;

assign pcie_write_req_data_V_last_write = pcie_write_throttle_unit_U0_pcie_write_req_data_V_last_write;

assign pcie_write_throttle_unit_U0_ap_continue = ap_sync_done;

assign pcie_write_throttle_unit_U0_ap_start = start_for_pcie_write_throttle_unit_U0_empty_n;

assign pcie_write_throttle_unit_U0_before_throttle_pcie_write_req_data_V_last_dout = before_throttle_pcie_write_req_data_V_last_dout;

assign pcie_write_throttle_unit_U0_start_full_n = 1'b1;

assign pcie_write_throttle_unit_U0_start_write = 1'b0;

assign peek_handler_U0_ap_continue = ap_sync_done;

assign peek_handler_U0_ap_start = ((ap_sync_reg_peek_handler_U0_ap_ready ^ 1'b1) & ap_start);

assign peek_req_V_read = peek_handler_U0_peek_req_V_read;

assign peek_resp_V_din = peek_handler_U0_peek_resp_V_din;

assign peek_resp_V_write = peek_handler_U0_peek_resp_V_write;

assign pipe0_data_handler_U0_ap_continue = 1'b1;

assign pipe0_data_handler_U0_ap_start = start_for_pipe0_data_handler_U0_empty_n;

assign pipe0_data_handler_U0_reqs_incoming_V_rw_dout = reqs_incoming_V_rw_dout;

assign pipe0_data_handler_U0_start_full_n = (start_for_pipeline_data_passer_U0_full_n & start_for_pcie_read_req_multiplexer_U0_full_n & start_for_dram_read_req_time_marker_U0_full_n);

assign pipe0_dram_dispatcher_U0_ap_continue = 1'b1;

assign pipe0_dram_dispatcher_U0_ap_start = start_for_pipe0_dram_dispatcher_U0_empty_n;

assign pipe0_dram_dispatcher_U0_start_full_n = 1'b1;

assign pipe0_dram_dispatcher_U0_start_write = 1'b0;

assign pipe1_data_handler_U0_ap_continue = 1'b1;

assign pipe1_data_handler_U0_host_dram_read_resp_V_last_dout = host_dram_read_resp_V_last_dout;

assign pipe1_data_handler_U0_pcie_read_resp_V_last_dout = host_after_throttle_pcie_read_resp_V_last_dout;

assign pipe1_data_handler_U0_rd_reqs_pipe1_read_V_rw_dout = rd_reqs_pipe1_read_V_rw_dout;

assign pipe1_data_handler_U0_start_full_n = 1'b1;

assign pipe1_data_handler_U0_start_write = 1'b0;

assign pipe1_data_handler_U0_wr_reqs_pipe1_read_V_rw_dout = wr_reqs_pipe1_read_V_rw_dout;

assign pipe1_dram_dispatcher_U0_ap_continue = 1'b1;

assign pipe1_dram_dispatcher_U0_ap_start = start_for_pipe1_dram_dispatcher_U0_empty_n;

assign pipe1_dram_dispatcher_U0_dramA_read_resp_V_last_dout = cached_dramA_read_resp_V_last_dout;

assign pipe1_dram_dispatcher_U0_dramB_read_resp_V_last_dout = cached_dramB_read_resp_V_last_dout;

assign pipe1_dram_dispatcher_U0_dramC_read_resp_V_last_dout = cached_dramC_read_resp_V_last_dout;

assign pipe1_dram_dispatcher_U0_dramD_read_resp_V_last_dout = cached_dramD_read_resp_V_last_dout;

assign pipe1_dram_dispatcher_U0_unified_dram_write_req_data_V_last_dout = after_throttle_unified_dram_write_req_data_V_last_dout;

assign pipe2_data_handler_U0_ap_continue = 1'b1;

assign pipe2_data_handler_U0_data_pipe2_V_last_dout = data_pipe2_V_last_dout;

assign pipe2_data_handler_U0_rd_data_valid_pipe2_read_V_dout = rd_data_valid_pipe2_read_V_dout;

assign pipe2_data_handler_U0_rd_reqs_pipe2_read_V_rw_dout = rd_reqs_pipe2_read_V_rw_dout;

assign pipe2_data_handler_U0_start_full_n = 1'b1;

assign pipe2_data_handler_U0_start_write = 1'b0;

assign pipe2_data_handler_U0_wr_data_valid_pipe2_read_V_dout = wr_data_valid_pipe2_read_V_dout;

assign pipe2_data_handler_U0_wr_reqs_pipe2_read_V_rw_dout = wr_reqs_pipe2_read_V_rw_dout;

assign pipeline_data_passer_U0_ap_continue = 1'b1;

assign pipeline_data_passer_U0_ap_start = start_for_pipeline_data_passer_U0_empty_n;

assign pipeline_data_passer_U0_rd_data_valid_pipe1_write_V_dout = rd_data_valid_pipe1_write_V_dout;

assign pipeline_data_passer_U0_rd_reqs_pipe0_write_V_rw_dout = rd_reqs_pipe0_write_V_rw_dout;

assign pipeline_data_passer_U0_rd_reqs_pipe1_write_V_rw_dout = rd_reqs_pipe1_write_V_rw_dout;

assign pipeline_data_passer_U0_start_full_n = 1'b1;

assign pipeline_data_passer_U0_start_write = 1'b0;

assign pipeline_data_passer_U0_wr_data_valid_pipe1_write_V_dout = wr_data_valid_pipe1_write_V_dout;

assign pipeline_data_passer_U0_wr_reqs_pipe0_write_V_rw_dout = wr_reqs_pipe0_write_V_rw_dout;

assign pipeline_data_passer_U0_wr_reqs_pipe1_write_V_rw_dout = wr_reqs_pipe1_write_V_rw_dout;

assign poke_V_data_read = poke_handler_U0_poke_V_data_read;

assign poke_V_tag_read = poke_handler_U0_poke_V_tag_read;

assign poke_handler_U0_ap_continue = 1'b1;

assign poke_handler_U0_ap_start = ((ap_sync_reg_poke_handler_U0_ap_ready ^ 1'b1) & ap_start);

assign poke_handler_U0_start_full_n = (start_for_write_mode_pre_merged_app_input_data_forwarder_U0_full_n & start_for_write_mode_pcie_helper_app_U0_full_n & start_for_write_mode_dram_helper_app_U0_full_n & start_for_reset_propaganda_U0_full_n & start_for_read_mode_pcie_helper_app_U0_full_n & start_for_read_mode_dram_helper_app_U0_full_n & start_for_pipe0_data_handler_U0_full_n & start_for_pcie_write_throttle_unit_U0_full_n & start_for_pcie_read_throttle_unit_U0_full_n & start_for_dram_write_throttle_unit_U0_full_n & start_for_dram_write_delay_unit_U0_full_n & start_for_dram_read_throttle_unit_U0_full_n & start_for_dram_read_delay_unit_U0_full_n & start_for_app_stencil_U0_full_n & start_for_app_output_data_demux_U0_full_n);

assign pre_merged_write_mode_app_input_data_V_eop_din = write_mode_pre_merged_app_input_data_forwarder_U0_pre_merged_app_input_data_V_eop_din;

assign rd_data_valid_pipe1_write_V_din = pipe1_data_handler_U0_rd_data_valid_pipe1_write_V_din;

assign rd_data_valid_pipe2_read_V_din = pipeline_data_passer_U0_rd_data_valid_pipe2_read_V_din;

assign rd_reqs_pipe0_write_V_rw_din = pipe0_data_handler_U0_rd_reqs_pipe0_write_V_rw_din;

assign rd_reqs_pipe1_read_V_rw_din = pipeline_data_passer_U0_rd_reqs_pipe1_read_V_rw_din;

assign rd_reqs_pipe1_write_V_rw_din = pipe1_data_handler_U0_rd_reqs_pipe1_write_V_rw_din;

assign rd_reqs_pipe2_read_V_rw_din = pipeline_data_passer_U0_rd_reqs_pipe2_read_V_rw_din;

assign read_mode_app_input_data_V_eop_din = read_mode_dram_helper_app_U0_app_input_data_V_eop_din;

assign read_mode_app_output_data_V_eop_din = app_output_data_demux_U0_read_mode_app_output_data_V_eop_din;

assign read_mode_device_pcie_write_req_data_V_last_din = read_mode_pcie_helper_app_U0_device_pcie_write_req_data_V_last_din;

assign read_mode_dram_helper_app_U0_ap_continue = 1'b1;

assign read_mode_dram_helper_app_U0_ap_start = start_for_read_mode_dram_helper_app_U0_empty_n;

assign read_mode_dram_helper_app_U0_app_is_write_mode_V_dout = app_is_write_mode_1_V_dout;

assign read_mode_dram_helper_app_U0_device_dram_read_resp_V_last_dout = device_dram_read_resp_V_last_dout;

assign read_mode_dram_helper_app_U0_reset_dram_helper_app_V_dout = reset_read_mode_dram_helper_app_V_dout;

assign read_mode_dram_helper_app_U0_start_full_n = 1'b1;

assign read_mode_dram_helper_app_U0_start_write = 1'b0;

assign read_mode_pcie_helper_app_U0_ap_continue = 1'b1;

assign read_mode_pcie_helper_app_U0_ap_start = start_for_read_mode_pcie_helper_app_U0_empty_n;

assign read_mode_pcie_helper_app_U0_app_free_buf_V_dout = app_free_buf_V_dout;

assign read_mode_pcie_helper_app_U0_app_output_data_meta_V_eop_dout = app_output_data_meta_V_eop_dout;

assign read_mode_pcie_helper_app_U0_app_output_data_splitted_V_eop_dout = app_output_data_splitted_V_eop_dout;

assign read_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_dout = reset_read_mode_pcie_helper_app_V_dout;

assign read_mode_pcie_helper_app_U0_start_full_n = 1'b1;

assign read_mode_pcie_helper_app_U0_start_write = 1'b0;

assign release_buffered_device_pcie_read_resp_V_din = write_mode_pre_merged_app_input_data_forwarder_U0_release_buffered_device_pcie_read_resp_V_din;

assign release_device_dram_resp_buf_flits_V_din = dram_read_resp_multiplexer_U0_release_device_dram_resp_buf_flits_V_din;

assign reqs_incoming_V_rw_din = poke_handler_U0_reqs_incoming_V_rw_din;

assign reset_app_input_data_merger_V_din = reset_propaganda_U0_reset_app_input_data_merger_V_din;

assign reset_app_input_data_mux_V_din = reset_propaganda_U0_reset_app_input_data_mux_V_din;

assign reset_app_output_data_demux_V_din = reset_propaganda_U0_reset_app_output_data_demux_V_din;

assign reset_app_stencil_V_din = reset_propaganda_U0_reset_app_stencil_V_din;

assign reset_pcie_data_splitter_app_V_din = reset_propaganda_U0_reset_pcie_data_splitter_app_V_din;

assign reset_propaganda_U0_ap_continue = 1'b1;

assign reset_propaganda_U0_ap_start = start_for_reset_propaganda_U0_empty_n;

assign reset_propaganda_U0_reset_sigs_V_dout = reset_sigs_V_dout;

assign reset_propaganda_U0_start_full_n = 1'b1;

assign reset_propaganda_U0_start_write = 1'b0;

assign reset_read_mode_dram_helper_app_V_din = reset_propaganda_U0_reset_read_mode_dram_helper_app_V_din;

assign reset_read_mode_pcie_helper_app_V_din = reset_propaganda_U0_reset_read_mode_pcie_helper_app_V_din;

assign reset_sigs_V_din = poke_handler_U0_reset_sigs_V_din;

assign reset_write_mode_app_output_data_caching_V_din = reset_propaganda_U0_reset_write_mode_app_output_data_caching_V_din;

assign reset_write_mode_dram_helper_app_V_din = reset_propaganda_U0_reset_write_mode_dram_helper_app_V_din;

assign reset_write_mode_pcie_helper_app_V_din = reset_propaganda_U0_reset_write_mode_pcie_helper_app_V_din;

assign reset_write_mode_pre_merged_app_input_data_forwarder_V_din = reset_propaganda_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_din;

assign start_for_app_input_data_mux_U0_din = 1'b1;

assign start_for_app_output_data_demux_U0_din = 1'b1;

assign start_for_app_stencil_U0_din = 1'b1;

assign start_for_dram_data_caching_U0_din = 1'b1;

assign start_for_dram_read_delay_unit_U0_din = 1'b1;

assign start_for_dram_read_req_time_marker_U0_din = 1'b1;

assign start_for_dram_read_throttle_unit_U0_din = 1'b1;

assign start_for_dram_write_delay_unit_U0_din = 1'b1;

assign start_for_dram_write_throttle_unit_U0_din = 1'b1;

assign start_for_pcie_read_req_multiplexer_U0_din = 1'b1;

assign start_for_pcie_read_resp_multiplexer_U0_din = 1'b1;

assign start_for_pcie_read_throttle_unit_U0_din = 1'b1;

assign start_for_pcie_write_throttle_unit_U0_din = 1'b1;

assign start_for_pipe0_data_handler_U0_din = 1'b1;

assign start_for_pipe0_dram_dispatcher_U0_din = 1'b1;

assign start_for_pipe1_dram_dispatcher_U0_din = 1'b1;

assign start_for_pipeline_data_passer_U0_din = 1'b1;

assign start_for_read_mode_dram_helper_app_U0_din = 1'b1;

assign start_for_read_mode_pcie_helper_app_U0_din = 1'b1;

assign start_for_reset_propaganda_U0_din = 1'b1;

assign start_for_write_mode_app_output_data_caching_U0_din = 1'b1;

assign start_for_write_mode_dram_helper_app_U0_din = 1'b1;

assign start_for_write_mode_pcie_helper_app_U0_din = 1'b1;

assign start_for_write_mode_pre_merged_app_input_data_forwarder_U0_din = 1'b1;

assign wr_data_valid_pipe1_write_V_din = pipe1_data_handler_U0_wr_data_valid_pipe1_write_V_din;

assign wr_data_valid_pipe2_read_V_din = pipeline_data_passer_U0_wr_data_valid_pipe2_read_V_din;

assign wr_reqs_pipe0_write_V_rw_din = pipe0_data_handler_U0_wr_reqs_pipe0_write_V_rw_din;

assign wr_reqs_pipe1_read_V_rw_din = pipeline_data_passer_U0_wr_reqs_pipe1_read_V_rw_din;

assign wr_reqs_pipe1_write_V_rw_din = pipe1_data_handler_U0_wr_reqs_pipe1_write_V_rw_din;

assign wr_reqs_pipe2_read_V_rw_din = pipeline_data_passer_U0_wr_reqs_pipe2_read_V_rw_din;

assign write_mode_app_input_data_V_eop_din = app_input_data_merger_U0_app_input_data_V_eop_din;

assign write_mode_app_output_data_V_eop_din = app_output_data_demux_U0_write_mode_app_output_data_V_eop_din;

assign write_mode_app_output_data_caching_U0_ap_continue = 1'b1;

assign write_mode_app_output_data_caching_U0_ap_start = start_for_write_mode_app_output_data_caching_U0_empty_n;

assign write_mode_app_output_data_caching_U0_app_output_data_V_eop_dout = write_mode_app_output_data_V_eop_dout;

assign write_mode_app_output_data_caching_U0_reset_write_mode_app_output_data_caching_V_dout = reset_write_mode_app_output_data_caching_V_dout;

assign write_mode_app_output_data_caching_U0_start_full_n = 1'b1;

assign write_mode_app_output_data_caching_U0_start_write = 1'b0;

assign write_mode_device_pcie_write_req_data_V_last_din = write_mode_pre_merged_app_input_data_forwarder_U0_write_mode_device_pcie_write_req_data_V_last_din;

assign write_mode_dram_helper_app_U0_ap_continue = 1'b1;

assign write_mode_dram_helper_app_U0_ap_start = start_for_write_mode_dram_helper_app_U0_empty_n;

assign write_mode_dram_helper_app_U0_app_is_write_mode_V_dout = app_is_write_mode_0_V_dout;

assign write_mode_dram_helper_app_U0_cached_app_output_data_chan_V_eop_dout = cached_write_mode_app_output_data_V_eop_dout;

assign write_mode_dram_helper_app_U0_reset_dram_helper_app_V_dout = reset_write_mode_dram_helper_app_V_dout;

assign write_mode_dram_helper_app_U0_start_full_n = 1'b1;

assign write_mode_dram_helper_app_U0_start_write = 1'b0;

assign write_mode_pcie_helper_app_U0_ap_continue = 1'b1;

assign write_mode_pcie_helper_app_U0_ap_start = start_for_write_mode_pcie_helper_app_U0_empty_n;

assign write_mode_pcie_helper_app_U0_device_pcie_read_resp_V_last_dout = device_after_throttle_pcie_read_resp_V_last_dout;

assign write_mode_pcie_helper_app_U0_release_buffered_device_pcie_read_resp_V_dout = release_buffered_device_pcie_read_resp_V_dout;

assign write_mode_pcie_helper_app_U0_reset_pcie_helper_app_V_dout = reset_write_mode_pcie_helper_app_V_dout;

assign write_mode_pcie_helper_app_U0_start_full_n = 1'b1;

assign write_mode_pcie_helper_app_U0_start_write = 1'b0;

assign write_mode_pre_merged_app_input_data_forwarder_U0_ap_continue = 1'b1;

assign write_mode_pre_merged_app_input_data_forwarder_U0_ap_start = start_for_write_mode_pre_merged_app_input_data_forwarder_U0_empty_n;

assign write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_req_context_V_last_dout = buffered_device_pcie_read_req_context_V_last_dout;

assign write_mode_pre_merged_app_input_data_forwarder_U0_buffered_device_pcie_read_resp_V_last_dout = buffered_device_pcie_read_resp_V_last_dout;

assign write_mode_pre_merged_app_input_data_forwarder_U0_reset_write_mode_pre_merged_app_input_data_forwarder_V_dout = reset_write_mode_pre_merged_app_input_data_forwarder_V_dout;

assign write_mode_pre_merged_app_input_data_forwarder_U0_start_full_n = 1'b1;

assign write_mode_pre_merged_app_input_data_forwarder_U0_start_write = 1'b0;

endmodule //interconnects
