#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900002' \
   rankR=0 CacheElts=32768 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=2  \
   NU=2 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=1.530928e+03,-8.110986e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetcht2 -DPFIY=prefetchnta -DPFXDIST=256 -DPFYDIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 2 GER2 kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900006 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900006' \
   rankR=1 CacheElts=32768 SSE=3 alignA=16 alignY=16 alignX=16 minM=16  \
   minN=4 NU=4 MU=16 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1  \
   INCYISONE=1 X87=0  \
   MFLOP=-5.202496e+03,-7.179697e+03,0.000000e+00,1.361003e+03,-1.431903e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetchnta -DPFIY=prefetcht2 -DPFXDIST=0 -DPFYDIST=256' \
     COMP='gcc'
ID=900008 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900008' \
   rankR=0 CacheElts=32768 SSE=3 alignA=0 alignY=16 alignX=16 minM=24 minN=5  \
   NU=5 MU=24 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,1.554967e+03,-1.045369e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht2 -DPFIY=prefetcht0 -DPFADIST=0 -DPFXDIST=1664 -DPFYDIST=256' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900005' \
   rankR=0 CacheElts=4096 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=4  \
   NU=4 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,1.548946e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetchnta -DPFIY=prefetcht2 -DPFADIST=256 -DPFXDIST=0 -DPFYDIST=896' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900002' \
   rankR=0 CacheElts=4096 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=2  \
   NU=2 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=1.490352e+03,-7.225186e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht0 -DPFIY=prefetchnta -DPFADIST=128 -DPFXDIST=0 -DPFYDIST=0' \
     COMP='gcc'
