[{"DBLP title": "Modular Neural Networks for Low-Power Image Classification on Embedded Devices.", "DBLP authors": ["Abhinav Goel", "Sarah Aghajanzadeh", "Caleb Tung", "Shuo-Han Chen", "George K. Thiruvathukal", "Yung-Hsiang Lu"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "FaultDroid: An Algorithmic Approach for Fault-Induced Information Leakage Analysis.", "DBLP authors": ["Indrani Roy", "Chester Rebeiro", "Aritra Hazra", "Swarup Bhunia"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Mitigating Negative Impacts of Read Disturb in SSDs.", "DBLP authors": ["Jun Li", "Bowen Huang", "Zhibing Sha", "Zhigang Cai", "Jianwei Liao", "Balazs Gerofi", "Yutaka Ishikawa"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Ising-FPGA: A Spintronics-based Reconfigurable Ising Model Solver.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "TransNet: Minimally Supervised Deep Transfer Learning for Dynamic Adaptation of Wearable Systems.", "DBLP authors": ["Seyed Ali Rokni", "Marjan Nourollahi", "Parastoo Alinia", "Seyed-Iman Mirzadeh", "Mahdi Pedram", "Hassan Ghasemzadeh"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging.", "DBLP authors": ["Sheikh Ariful Islam", "Love Kumar Sah", "Srinivas Katkoori"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Robust Multi-Target Sample Preparation on MEDA Biochips Obviating Waste Production.", "DBLP authors": ["Sudip Poddar", "Tapalina Banerjee", "Robert Wille", "Bhargab B. Bhattacharya"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Very-Large-Scale Network-on-Chip.", "DBLP authors": ["Ying Zhang", "Xinpeng Hong", "Zhongsheng Chen", "Zebo Peng", "Jianhui Jiang"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling.", "DBLP authors": ["Stephano Machado Moreira Goncalves", "Leomar S. da Rosa Jr.", "Felipe S. Marques"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Parasitic-aware gm/ID-based Hybrid Sizing Methodology for Analog and RF Integrated Circuits.", "DBLP authors": ["Tuotian Liao", "Lihong Zhang"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Core Placement Optimization for Multi-chip Many-core Neural Network Systems with Reinforcement Learning.", "DBLP authors": ["Nan Wu", "Lei Deng", "Guoqi Li", "Yuan Xie"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Leakage-Aware Dynamic Thermal Management of 3D Memories.", "DBLP authors": ["Lokesh Siddhu", "Rajesh Kedia", "Preeti Ranjan Panda"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Performance-Driven Post-Processing of Control Loop Execution Schedules.", "DBLP authors": ["Sumana Ghosh", "Soumyajit Dey", "Pallab Dasgupta"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Thermal Management for FPGA Nodes in HPC Systems.", "DBLP authors": ["Yingyi Luo", "Joshua C. Zhao", "Arnav Aggarwal", "Seda Ogrenci Memik", "Kazutomo Yoshii"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "A Robust Modulus-Based Matrix Splitting Iteration Method for Mixed-Cell-Height Circuit Legalization.", "DBLP authors": ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration.", "DBLP authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Ryan Gary Kim", "Dae Hyun Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "COPE: Reducing Cache Pollution and Network Contention by Inter-tile Coordinated Prefetching in NoC-based MPSoCs.", "DBLP authors": ["Dipika Deb", "John Jose", "Maurizio Palesi"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Multi-objective Optimization of Mapping Dataflow Applications to MPSoCs Using a Hybrid Evaluation Combining Analytic Models and Measurements.", "DBLP authors": ["Mart\u00edn Letras", "Joachim Falk", "Tobias Schwarzer", "J\u00fcrgen Teich"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Logic Diagnosis with Hybrid Fail Data.", "DBLP authors": ["Irith Pomeranz", "M. Enamul Amyeen"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Fault-based Built-in Self-test and Evaluation of Phase Locked Loops.", "DBLP authors": ["Mehmet Ince", "Ender Yilmaz", "Wei Fu", "Joonsung Park", "Krishnaswamy Nagaraj", "LeRoy Winemberg", "Sule Ozev"], "year": 2021, "MAG papers": [{"PaperId": 3120760377, "PaperTitle": "fault based built in self test and evaluation of phase locked loops", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas instruments": 1.0, "arizona state university": 4.0, "western digital": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Approximate Learning and Fault-Tolerant Mapping for Energy-Efficient Neuromorphic Systems.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi B. Tahoori"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "MaxSense: Side-channel Sensitivity Maximization for Trojan Detection Using Statistical Test Patterns.", "DBLP authors": ["Yangdi Lyu", "Prabhat Mishra"], "year": 2021, "MAG papers": [{"PaperId": 3119752259, "PaperTitle": "maxsense side channel sensitivity maximization for trojan detection using statistical test patterns", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Covering Test Holes of Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "MAG papers": [{"PaperId": 3119880501, "PaperTitle": "covering test holes of functional broadside tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning for Statistical Modeling: The Case of Perpendicular Spin-Transfer-Torque Random Access Memory.", "DBLP authors": ["Urmimala Roy", "Tanmoy Pramanik", "Subhendu Roy", "Avhishek Chatterjee", "Leonard F. Register", "Sanjay K. Banerjee"], "year": 2021, "MAG papers": [{"PaperId": 3120437304, "PaperTitle": "machine learning for statistical modeling the case of perpendicular spin transfer torque random access memory", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 4.0, "cadence design systems": 1.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "Equivalent Faults under Launch-on-Shift (LOS) Tests with Equal Primary Input Vectors.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "MAG papers": [{"PaperId": 3124384683, "PaperTitle": "equivalent faults under launch on shift los tests with equal primary input vectors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Directed Test Generation for Activation of Security Assertions in RTL Models.", "DBLP authors": ["Hasini Witharana", "Yangdi Lyu", "Prabhat Mishra"], "year": 2021, "MAG papers": [{"PaperId": 3123479826, "PaperTitle": "directed test generation for activation of security assertions in rtl models", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient One-pass Synthesis for Digital Microfluidic Biochips.", "DBLP authors": ["Naser Mohammadzadeh", "Robert Wille", "Oliver Kesz\u00f6cze"], "year": 2021, "MAG papers": [{"PaperId": 3161787199, "PaperTitle": "efficient one pass synthesis for digital microfluidic biochips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"johannes kepler university of linz": 2.0, "university of erlangen nuremberg": 1.0}}], "source": "ES"}, {"DBLP title": "TAAL: Tampering Attack on Any Key-based Logic Locked Circuits.", "DBLP authors": ["Ayush Jain", "Ziqi Zhou", "Ujjwal Guin"], "year": 2021, "MAG papers": [{"PaperId": 3134156870, "PaperTitle": "taal tampering attack on any key based logic locked circuits", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"auburn university": 3.0}}], "source": "ES"}, {"DBLP title": "Security Assessment of Dynamically Obfuscated Scan Chain Against Oracle-guided Attacks.", "DBLP authors": ["M. Sazadur Rahman", "Adib Nahiyan", "Fahim Rahman", "Saverio Fazzari", "Kenneth Plaks", "Farimah Farahmandi", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2021, "MAG papers": [{"PaperId": 3139374995, "PaperTitle": "security assessment of dynamically obfuscated scan chain against oracle guided attacks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 6.0, "booz allen hamilton": 1.0, "darpa": 1.0}}], "source": "ES"}, {"DBLP title": "Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems.", "DBLP authors": ["Mitali Sinha", "Sri Harsha Gade", "Pramit Bhattacharyya", "Sujay Deb"], "year": 2021, "MAG papers": [{"PaperId": 3137117590, "PaperTitle": "design space optimization of shared memory architecture in accelerator rich systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indraprastha institute of information technology": 4.0}}], "source": "ES"}, {"DBLP title": "Design Automation for Tree-based Nearest Neighborhood-aware Placement of High-speed Cellular Automata on FPGA with Scan Path Insertion.", "DBLP authors": ["Ayan Palchaudhuri", "Sandeep Sharma", "Anindya Sundar Dhar"], "year": 2021, "MAG papers": [{"PaperId": 3157536469, "PaperTitle": "design automation for tree based nearest neighborhood aware placement of high speed cellular automata on fpga with scan path insertion", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Security Threat Analyses and Attack Models for Approximate Computing Systems: From Hardware and Micro-architecture Perspectives.", "DBLP authors": ["Pruthvy Yellu", "Landon Buell", "Miguel Mark", "Michel A. Kinsy", "Dongpeng Xu", "Qiaoyan Yu"], "year": 2021, "MAG papers": [{"PaperId": 3160799743, "PaperTitle": "security threat analyses and attack models for approximate computing systems from hardware and micro architecture perspectives", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of new hampshire": 4.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "QuadSeal: Quadruple Balancing to Mitigate Power Analysis Attacks with Variability Effects and Electromagnetic Fault Injection Attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Roshan G. Ragel", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2021, "MAG papers": [{"PaperId": 3171880430, "PaperTitle": "quadseal quadruple balancing to mitigate power analysis attacks with variability effects and electromagnetic fault injection attacks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of new south wales": 3.0, "university of peradeniya": 1.0}}], "source": "ES"}, {"DBLP title": "A Dynamic Huffman Coding Method for Reliable TLC NAND Flash Memory.", "DBLP authors": ["Chin-Hsien Wu", "Hao-Wei Zhang", "Chia-Wei Liu", "Ta-Ching Yu", "Chi-Yen Yang"], "year": 2021, "MAG papers": [{"PaperId": 3171192797, "PaperTitle": "a dynamic huffman coding method for reliable tlc nand flash memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "Dataflow Model-based Software Synthesis Framework for Parallel and Distributed Embedded Systems.", "DBLP authors": ["Eunjin Jeong", "Dowhan Jeong", "Soonhoi Ha"], "year": 2021, "MAG papers": [{"PaperId": 3168472436, "PaperTitle": "dataflow model based software synthesis framework for parallel and distributed embedded systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Design Flow and Methodology for Dynamic and Static Energy-constrained Scheduling Framework in Heterogeneous Multicore Embedded Devices.", "DBLP authors": ["Guoqi Xie", "Hao Peng", "Xiongren Xiao", "Yao Liu", "Renfa Li"], "year": 2021, "MAG papers": [{"PaperId": 3173055684, "PaperTitle": "design flow and methodology for dynamic and static energy constrained scheduling framework in heterogeneous multicore embedded devices", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hunan university": 5.0}}], "source": "ES"}, {"DBLP title": "Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and Enhancements.", "DBLP authors": ["Heechun Park", "Bon Woong Ku", "Kyungwook Chang", "Da Eun Shim", "Sung Kyu Lim"], "year": 2021, "MAG papers": [{"PaperId": 3172718840, "PaperTitle": "pseudo 3d physical design flow for monolithic 3d ics comparisons and enhancements", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 1.0, "georgia institute of technology": 2.0, "sungkyunkwan university": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "A Module-Linking Graph Assisted Hybrid Optimization Framework for Custom Analog and Mixed-Signal Circuit Parameter Synthesis.", "DBLP authors": ["Mohsen Hassanpourghadi", "Rezwan A. Rasul", "Mike Shuo-Wei Chen"], "year": 2021, "MAG papers": [{"PaperId": 3171010298, "PaperTitle": "a module linking graph assisted hybrid optimization framework for custom analog and mixed signal circuit parameter synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "FastCFI: Real-time Control-Flow Integrity Using FPGA without Code Instrumentation.", "DBLP authors": ["Lang Feng", "Jeff Huang", "Jiang Hu", "Abhijith Reddy"], "year": 2021, "MAG papers": [{"PaperId": 3171616859, "PaperTitle": "fastcfi real time control flow integrity using fpga without code instrumentation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Machine Learning for Electronic Design Automation: A Survey.", "DBLP authors": ["Guyue Huang", "Jingbo Hu", "Yifan He", "Jialong Liu", "Mingyuan Ma", "Zhaoyang Shen", "Juejian Wu", "Yuanfan Xu", "Hengrui Zhang", "Kai Zhong", "Xuefei Ning", "Yuzhe Ma", "Haoyu Yang", "Bei Yu", "Huazhong Yang", "Yu Wang"], "year": 2021, "MAG papers": [{"PaperId": 3126787553, "PaperTitle": "machine learning for electronic design automation a survey", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 13.0, "the chinese university of hong kong": 3.0}}, {"PaperId": 3169517138, "PaperTitle": "machine learning for electronic design automation a survey", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 13.0, "the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A Conditionally Chaotic Physically Unclonable Function Design Framework with High Reliability.", "DBLP authors": ["Saranyu Chattopadhyay", "Pranesh Santikellur", "Rajat Subhra Chakraborty", "Jimson Mathew", "Marco Ottavi"], "year": 2021, "MAG papers": [{"PaperId": 3195388298, "PaperTitle": "a conditionally chaotic physically unclonable function design framework with high reliability", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 1.0, "indian institute of technology patna": 1.0, "indian institute of technology kharagpur": 2.0, "university of rome tor vergata": 1.0}}], "source": "ES"}, {"DBLP title": "Placement of Digital Microfluidic Biochips via a New Evolutionary Algorithm.", "DBLP authors": ["Chen Jiang", "Bo Yuan", "Tsung-Yi Ho", "Xin Yao"], "year": 2021, "MAG papers": [{"PaperId": 3175804561, "PaperTitle": "placement of digital microfluidic biochips via a new evolutionary algorithm", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern university of science and technology": 3.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage-Based Covert Channels Using FPGAs.", "DBLP authors": ["Dennis R. E. Gnad", "Cong Dang Khoa Nguyen", "Syed Hashim Gillani", "Mehdi B. Tahoori"], "year": 2021, "MAG papers": [{"PaperId": 3175162501, "PaperTitle": "voltage based covert channels using fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "FTT-NAS: Discovering Fault-tolerant Convolutional Neural Architecture.", "DBLP authors": ["Xuefei Ning", "Guangjun Ge", "Wenshuo Li", "Zhenhua Zhu", "Yin Zheng", "Xiaoming Chen", "Zhen Gao", "Yu Wang", "Huazhong Yang"], "year": 2021, "MAG papers": [{"PaperId": 3195959245, "PaperTitle": "ftt nas discovering fault tolerant convolutional neural architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 6.0, "tianjin university": 1.0, "tencent": 1.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "A Runtime Reconfigurable Design of Compute-in-Memory-Based Hardware Accelerator for Deep Learning Inference.", "DBLP authors": ["Anni Lu", "Xiaochen Peng", "Yandong Luo", "Shanshi Huang", "Shimeng Yu"], "year": 2021, "MAG papers": [{"PaperId": 3176833760, "PaperTitle": "a runtime reconfigurable design of compute in memory based hardware accelerator for deep learning inference", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A Framework for Validation of Synthesized MicroElectrode Dot Array Actuations for Digital Microfluidic Biochips.", "DBLP authors": ["Pushpita Roy", "Ansuman Banerjee"], "year": 2021, "MAG papers": [{"PaperId": 3193158517, "PaperTitle": "a framework for validation of synthesized microelectrode dot array actuations for digital microfluidic biochips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian statistical institute": 2.0}}], "source": "ES"}, {"DBLP title": "A Variation-aware Hold Time Fixing Methodology for Single Flux Quantum Logic Circuits.", "DBLP authors": ["Xi Li", "Soheil Nazar Shahsavani", "Xuan Zhou", "Massoud Pedram", "Peter A. Beerel"], "year": 2021, "MAG papers": [{"PaperId": 3187101752, "PaperTitle": "a variation aware hold time fixing methodology for single flux quantum logic circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 5.0}}], "source": "ES"}, {"DBLP title": "High-throughput Near-Memory Processing on CNNs with 3D HBM-like Memory.", "DBLP authors": ["Naebeom Park", "Sungju Ryu", "Jaeha Kung", "Jae-Joon Kim"], "year": 2021, "MAG papers": [{"PaperId": 3174762441, "PaperTitle": "high throughput near memory processing on cnns with 3d hbm like memory", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pohang university of science and technology": 3.0, "daegu gyeongbuk institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Inference Method in Convolutional Neural Networks Based on Dynamic Adjustment of the Pruning Level.", "DBLP authors": ["Mohammad Ali Maleki", "Alireza Nabipour-Meybodi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2021, "MAG papers": [{"PaperId": 3189043577, "PaperTitle": "an energy efficient inference method in convolutional neural networks based on dynamic adjustment of the pruning level", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tehran": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "A Delay-Adjustable, Self-Testable Flip-Flop for Soft-Error Tolerability and Delay-Fault Testability.", "DBLP authors": ["Dave Y.-W. Lin", "Charles H.-P. Wen"], "year": 2021, "MAG papers": [{"PaperId": 3174737455, "PaperTitle": "a delay adjustable self testable flip flop for soft error tolerability and delay fault testability", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}]