m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/FPGA/Full_Adder/Full_Adder/Verilog
vfull_add_tb
Z0 !s110 1665543915
!i10b 1
!s100 m57^kfS[:>3bXi9Z35:c@2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9?<7c4U_K`ejed0U9DL2P3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/FPGA/Full_Adder_Verilog
w1665543904
8E:/FPGA/Full_Adder_Verilog/testbench.v
FE:/FPGA/Full_Adder_Verilog/testbench.v
!i122 3
L0 2 50
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1665543915.000000
!s107 E:/FPGA/Full_Adder_Verilog/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/FPGA/Full_Adder_Verilog/testbench.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vfull_adder
R0
!i10b 1
!s100 b<_2P:_9WRZBVZbKoYk^O0
R1
I>Ej?YMXhkDFQbiHcT79z>2
R2
R3
w1665543754
8E:/FPGA/Full_Adder_Verilog/Descriptive.v
FE:/FPGA/Full_Adder_Verilog/Descriptive.v
!i122 2
L0 5 8
R4
r1
!s85 0
31
R5
!s107 E:/FPGA/Full_Adder_Verilog/Descriptive.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/FPGA/Full_Adder_Verilog/Descriptive.v|
!i113 1
R6
R7
