{"position": "Staff CAD Engineer", "company": "Intel Corporation", "profiles": ["Skills VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL Skills  VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL ", "Experience Principal Engineer Intel April 2008  \u2013 Present (7 years 5 months) Senior Staff CAD Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Staff CAD Engineer Intel Corporation April 2002  \u2013  March 2005  (3 years) Principal Engineer Intel April 2008  \u2013 Present (7 years 5 months) Principal Engineer Intel April 2008  \u2013 Present (7 years 5 months) Senior Staff CAD Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Senior Staff CAD Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Staff CAD Engineer Intel Corporation April 2002  \u2013  March 2005  (3 years) Staff CAD Engineer Intel Corporation April 2002  \u2013  March 2005  (3 years) Languages Tamil Tamil Tamil Skills ASIC SoC Semiconductors VLSI EDA IC Debugging Processors Static Timing Analysis TCL Skills  ASIC SoC Semiconductors VLSI EDA IC Debugging Processors Static Timing Analysis TCL ASIC SoC Semiconductors VLSI EDA IC Debugging Processors Static Timing Analysis TCL ASIC SoC Semiconductors VLSI EDA IC Debugging Processors Static Timing Analysis TCL Education University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 M.S Computer Engineering, VLSI and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 VLSi Design and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 M.S Computer Engineering, VLSI and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 M.S Computer Engineering, VLSI and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 M.S Computer Engineering, VLSI and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 VLSi Design and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 VLSi Design and CAD University of Louisiana at Lafayette Master of Science (M.S.),  Computer Engineering 1989  \u2013 1992 VLSi Design and CAD ", "Summary I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. Summary I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. Experience Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less Skills  EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less Education University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 ", "Summary 5 years of professional experience at Intel Coporation, working on VLSI physical verification (PV) CAD tool/flow development, support, and management. Specializing in Static Timing Analysis (STA), Electrical Rule Checks (ERC), and incremental PV flows. 5 years of research works at graudate school of Purdue University focusing on statistical analysis and time dependent reliability problems in VLSI CAD. Involved in multiple VLSI design projects both in academia as well as in industry. Fluent communication skills, ready to learn new topics, and always seeking for challenging tasks. Specialties:Software product management/support, scripting language (TCL/Perl) based flow development, SQL, C/C++, Digital VLSI design skill, Static Timing Analysis (STA), Electric Rule Check (ERC). Summary 5 years of professional experience at Intel Coporation, working on VLSI physical verification (PV) CAD tool/flow development, support, and management. Specializing in Static Timing Analysis (STA), Electrical Rule Checks (ERC), and incremental PV flows. 5 years of research works at graudate school of Purdue University focusing on statistical analysis and time dependent reliability problems in VLSI CAD. Involved in multiple VLSI design projects both in academia as well as in industry. Fluent communication skills, ready to learn new topics, and always seeking for challenging tasks. Specialties:Software product management/support, scripting language (TCL/Perl) based flow development, SQL, C/C++, Digital VLSI design skill, Static Timing Analysis (STA), Electric Rule Check (ERC). 5 years of professional experience at Intel Coporation, working on VLSI physical verification (PV) CAD tool/flow development, support, and management. Specializing in Static Timing Analysis (STA), Electrical Rule Checks (ERC), and incremental PV flows. 5 years of research works at graudate school of Purdue University focusing on statistical analysis and time dependent reliability problems in VLSI CAD. Involved in multiple VLSI design projects both in academia as well as in industry. Fluent communication skills, ready to learn new topics, and always seeking for challenging tasks. Specialties:Software product management/support, scripting language (TCL/Perl) based flow development, SQL, C/C++, Digital VLSI design skill, Static Timing Analysis (STA), Electric Rule Check (ERC). 5 years of professional experience at Intel Coporation, working on VLSI physical verification (PV) CAD tool/flow development, support, and management. Specializing in Static Timing Analysis (STA), Electrical Rule Checks (ERC), and incremental PV flows. 5 years of research works at graudate school of Purdue University focusing on statistical analysis and time dependent reliability problems in VLSI CAD. Involved in multiple VLSI design projects both in academia as well as in industry. Fluent communication skills, ready to learn new topics, and always seeking for challenging tasks. Specialties:Software product management/support, scripting language (TCL/Perl) based flow development, SQL, C/C++, Digital VLSI design skill, Static Timing Analysis (STA), Electric Rule Check (ERC). Experience Senior Staff Engineer Qualcomm September 2013  \u2013 Present (2 years) Greater San Diego Area Frontend ASIC Design Automation Staff CAD Engineer Intel Corporation March 2012  \u2013  July 2013  (1 year 5 months) Hillsboro, OR Product owner and technical lead of Intel in-house transistor-level Electrial Rule Check (ERC) tool. Actively engaged with numerous customers from SOC/Microprocessor projects to deliver and support the tool through the tape-out. Senior CAD Engineer Intel Corporation October 2007  \u2013  March 2012  (4 years 6 months) Hilllsboro, OR Intel in-house Static Timing Analysis (STA) flow development and support for multiple internal design products. Electric Rule Check (ERC) tool product owner. Technical Intern Intel Corporation May 2005  \u2013  December 2005  (8 months) Modeling of multiple-input switching (MIS) effect and cross-coupling noise (x-talk) in static timing analysis (STA). Productized the model for usage in in-house STA flow. Senior Staff Engineer Qualcomm September 2013  \u2013 Present (2 years) Greater San Diego Area Frontend ASIC Design Automation Senior Staff Engineer Qualcomm September 2013  \u2013 Present (2 years) Greater San Diego Area Frontend ASIC Design Automation Staff CAD Engineer Intel Corporation March 2012  \u2013  July 2013  (1 year 5 months) Hillsboro, OR Product owner and technical lead of Intel in-house transistor-level Electrial Rule Check (ERC) tool. Actively engaged with numerous customers from SOC/Microprocessor projects to deliver and support the tool through the tape-out. Staff CAD Engineer Intel Corporation March 2012  \u2013  July 2013  (1 year 5 months) Hillsboro, OR Product owner and technical lead of Intel in-house transistor-level Electrial Rule Check (ERC) tool. Actively engaged with numerous customers from SOC/Microprocessor projects to deliver and support the tool through the tape-out. Senior CAD Engineer Intel Corporation October 2007  \u2013  March 2012  (4 years 6 months) Hilllsboro, OR Intel in-house Static Timing Analysis (STA) flow development and support for multiple internal design products. Electric Rule Check (ERC) tool product owner. Senior CAD Engineer Intel Corporation October 2007  \u2013  March 2012  (4 years 6 months) Hilllsboro, OR Intel in-house Static Timing Analysis (STA) flow development and support for multiple internal design products. Electric Rule Check (ERC) tool product owner. Technical Intern Intel Corporation May 2005  \u2013  December 2005  (8 months) Modeling of multiple-input switching (MIS) effect and cross-coupling noise (x-talk) in static timing analysis (STA). Productized the model for usage in in-house STA flow. Technical Intern Intel Corporation May 2005  \u2013  December 2005  (8 months) Modeling of multiple-input switching (MIS) effect and cross-coupling noise (x-talk) in static timing analysis (STA). Productized the model for usage in in-house STA flow. Languages Korean Korean Korean Skills SQL VLSI EDA Scripting Static Timing Analysis Software Development C++ Electrical Engineering CAD TCL Perl C Matlab Digital Circuit Design Processors Low-power Design Semiconductors Debugging Circuit Design Physical Verification IC CMOS Physical Design SoC Timing Closure See 10+ \u00a0 \u00a0 See less Skills  SQL VLSI EDA Scripting Static Timing Analysis Software Development C++ Electrical Engineering CAD TCL Perl C Matlab Digital Circuit Design Processors Low-power Design Semiconductors Debugging Circuit Design Physical Verification IC CMOS Physical Design SoC Timing Closure See 10+ \u00a0 \u00a0 See less SQL VLSI EDA Scripting Static Timing Analysis Software Development C++ Electrical Engineering CAD TCL Perl C Matlab Digital Circuit Design Processors Low-power Design Semiconductors Debugging Circuit Design Physical Verification IC CMOS Physical Design SoC Timing Closure See 10+ \u00a0 \u00a0 See less SQL VLSI EDA Scripting Static Timing Analysis Software Development C++ Electrical Engineering CAD TCL Perl C Matlab Digital Circuit Design Processors Low-power Design Semiconductors Debugging Circuit Design Physical Verification IC CMOS Physical Design SoC Timing Closure See 10+ \u00a0 \u00a0 See less Education Purdue University Ph.D.,  Electrical Engineering 2003  \u2013 2007 Research topic: Reliability (NBTI) and process variation analysis in digital VLSI design. Reliability/variation aware digital circuit design. Activities and Societies:\u00a0 SRC Rensselaer Polytechnic Institute M.S.,  Electrical Engineering 2002  \u2013 2003 Research topic: Efficient implementation of wavelet image codec Seoul National University B.S.,  Electrical Engineering 1997  \u2013 2002 Electrical Engineering Purdue University Ph.D.,  Electrical Engineering 2003  \u2013 2007 Research topic: Reliability (NBTI) and process variation analysis in digital VLSI design. Reliability/variation aware digital circuit design. Activities and Societies:\u00a0 SRC Purdue University Ph.D.,  Electrical Engineering 2003  \u2013 2007 Research topic: Reliability (NBTI) and process variation analysis in digital VLSI design. Reliability/variation aware digital circuit design. Activities and Societies:\u00a0 SRC Purdue University Ph.D.,  Electrical Engineering 2003  \u2013 2007 Research topic: Reliability (NBTI) and process variation analysis in digital VLSI design. Reliability/variation aware digital circuit design. Activities and Societies:\u00a0 SRC Rensselaer Polytechnic Institute M.S.,  Electrical Engineering 2002  \u2013 2003 Research topic: Efficient implementation of wavelet image codec Rensselaer Polytechnic Institute M.S.,  Electrical Engineering 2002  \u2013 2003 Research topic: Efficient implementation of wavelet image codec Rensselaer Polytechnic Institute M.S.,  Electrical Engineering 2002  \u2013 2003 Research topic: Efficient implementation of wavelet image codec Seoul National University B.S.,  Electrical Engineering 1997  \u2013 2002 Electrical Engineering Seoul National University B.S.,  Electrical Engineering 1997  \u2013 2002 Electrical Engineering Seoul National University B.S.,  Electrical Engineering 1997  \u2013 2002 Electrical Engineering ", "Summary Experienced in all aspects of delivering EDA products for high-performance design, from managing customer interactions worldwide, to technical management of multi-site R&D teams. Summary Experienced in all aspects of delivering EDA products for high-performance design, from managing customer interactions worldwide, to technical management of multi-site R&D teams. Experienced in all aspects of delivering EDA products for high-performance design, from managing customer interactions worldwide, to technical management of multi-site R&D teams. Experienced in all aspects of delivering EDA products for high-performance design, from managing customer interactions worldwide, to technical management of multi-site R&D teams. Experience Director, R&D Synopsys 2013  \u2013 Present (2 years) Principal Engineer Intel Corporation 2010  \u2013  2013  (3 years) Principal R&D Engineer Synopsys, Inc. 2006  \u2013  2010  (4 years) Senior Member Technical Staff Gradient Design Automation 2004  \u2013  2006  (2 years) Senior Staff CAD Engineer Intel Corporation 1993  \u2013  2004  (11 years) Director, R&D Synopsys 2013  \u2013 Present (2 years) Director, R&D Synopsys 2013  \u2013 Present (2 years) Principal Engineer Intel Corporation 2010  \u2013  2013  (3 years) Principal Engineer Intel Corporation 2010  \u2013  2013  (3 years) Principal R&D Engineer Synopsys, Inc. 2006  \u2013  2010  (4 years) Principal R&D Engineer Synopsys, Inc. 2006  \u2013  2010  (4 years) Senior Member Technical Staff Gradient Design Automation 2004  \u2013  2006  (2 years) Senior Member Technical Staff Gradient Design Automation 2004  \u2013  2006  (2 years) Senior Staff CAD Engineer Intel Corporation 1993  \u2013  2004  (11 years) Senior Staff CAD Engineer Intel Corporation 1993  \u2013  2004  (11 years) Languages   Skills TCL Algorithms Static Timing Analysis EDA Timing Physical Design VLSI SoC Perl C++ Simulation IC C Signal Integrity Programming Software Development OOP Software Engineering Primetime Timing Closure Debugging See 6+ \u00a0 \u00a0 See less Skills  TCL Algorithms Static Timing Analysis EDA Timing Physical Design VLSI SoC Perl C++ Simulation IC C Signal Integrity Programming Software Development OOP Software Engineering Primetime Timing Closure Debugging See 6+ \u00a0 \u00a0 See less TCL Algorithms Static Timing Analysis EDA Timing Physical Design VLSI SoC Perl C++ Simulation IC C Signal Integrity Programming Software Development OOP Software Engineering Primetime Timing Closure Debugging See 6+ \u00a0 \u00a0 See less TCL Algorithms Static Timing Analysis EDA Timing Physical Design VLSI SoC Perl C++ Simulation IC C Signal Integrity Programming Software Development OOP Software Engineering Primetime Timing Closure Debugging See 6+ \u00a0 \u00a0 See less Education The University of Texas at Austin M.S.E., Ph.D.,  Electrical & Computer Engineering Bangalore University B.E.,  Electronics & Communication Engineering The University of Texas at Austin M.S.E., Ph.D.,  Electrical & Computer Engineering The University of Texas at Austin M.S.E., Ph.D.,  Electrical & Computer Engineering The University of Texas at Austin M.S.E., Ph.D.,  Electrical & Computer Engineering Bangalore University B.E.,  Electronics & Communication Engineering Bangalore University B.E.,  Electronics & Communication Engineering Bangalore University B.E.,  Electronics & Communication Engineering Honors & Awards ", "Summary Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Summary Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Experience Engineering Manager Intel Corporation March 2008  \u2013 Present (7 years 6 months) Santa Clara Responsible for leading a team of senior engineers on path-finding and development of new methods for design-for-test (DFT), automatic test generation (ATPG), product development engineering, test reuse, and silicon debug and characterization. The industry leading technology and solutions serve Intel wide CPU and SoC design teams, product development engineering, silicon fabs and debug labs, and product performance validation teams. Senior Staff CAD Engineer Intel Corporation 2007  \u2013  2008  (1 year) Santa Clara Senior technical lead and first-line manager responsible for driving development and path-finding activities to enable scan based testing and automatic test pattern generation for Intel\u2019s complex CPU designs. Staff CAD Engineer Intel Corporation 2004  \u2013  2006  (2 years) Santa Clara As a senior technical lead, responsible for architecture and development of next generation solutions for DFT and scan test content generation for Intel\u2019s microprocessors. Primarily drove the technical development with a small focused team while nurturing new team. Senior CAD Engineer Intel Corporation 2000  \u2013  2003  (3 years) Santa Clara Responsible for pioneering new functional fault grade methods within Intel. These methods have been standard within Intel for more than a decade now. Member of Technical Staff Duet Technologies 1998  \u2013  1999  (1 year) Responsible for development of wide array of EDA tools, including a comprehensive delay calculation system based on IEEE1481.1 standard, API layer for STIL (standard test interface language), IEEE1450.1 standard for standard tester interface, etc... Design Engineer STMicroelectronics 1996  \u2013  1997  (1 year) Responsible for path-finding activities for new FPGA architecture and associated EDA tooling. Engineering Manager Intel Corporation March 2008  \u2013 Present (7 years 6 months) Santa Clara Responsible for leading a team of senior engineers on path-finding and development of new methods for design-for-test (DFT), automatic test generation (ATPG), product development engineering, test reuse, and silicon debug and characterization. The industry leading technology and solutions serve Intel wide CPU and SoC design teams, product development engineering, silicon fabs and debug labs, and product performance validation teams. Engineering Manager Intel Corporation March 2008  \u2013 Present (7 years 6 months) Santa Clara Responsible for leading a team of senior engineers on path-finding and development of new methods for design-for-test (DFT), automatic test generation (ATPG), product development engineering, test reuse, and silicon debug and characterization. The industry leading technology and solutions serve Intel wide CPU and SoC design teams, product development engineering, silicon fabs and debug labs, and product performance validation teams. Senior Staff CAD Engineer Intel Corporation 2007  \u2013  2008  (1 year) Santa Clara Senior technical lead and first-line manager responsible for driving development and path-finding activities to enable scan based testing and automatic test pattern generation for Intel\u2019s complex CPU designs. Senior Staff CAD Engineer Intel Corporation 2007  \u2013  2008  (1 year) Santa Clara Senior technical lead and first-line manager responsible for driving development and path-finding activities to enable scan based testing and automatic test pattern generation for Intel\u2019s complex CPU designs. Staff CAD Engineer Intel Corporation 2004  \u2013  2006  (2 years) Santa Clara As a senior technical lead, responsible for architecture and development of next generation solutions for DFT and scan test content generation for Intel\u2019s microprocessors. Primarily drove the technical development with a small focused team while nurturing new team. Staff CAD Engineer Intel Corporation 2004  \u2013  2006  (2 years) Santa Clara As a senior technical lead, responsible for architecture and development of next generation solutions for DFT and scan test content generation for Intel\u2019s microprocessors. Primarily drove the technical development with a small focused team while nurturing new team. Senior CAD Engineer Intel Corporation 2000  \u2013  2003  (3 years) Santa Clara Responsible for pioneering new functional fault grade methods within Intel. These methods have been standard within Intel for more than a decade now. Senior CAD Engineer Intel Corporation 2000  \u2013  2003  (3 years) Santa Clara Responsible for pioneering new functional fault grade methods within Intel. These methods have been standard within Intel for more than a decade now. Member of Technical Staff Duet Technologies 1998  \u2013  1999  (1 year) Responsible for development of wide array of EDA tools, including a comprehensive delay calculation system based on IEEE1481.1 standard, API layer for STIL (standard test interface language), IEEE1450.1 standard for standard tester interface, etc... Member of Technical Staff Duet Technologies 1998  \u2013  1999  (1 year) Responsible for development of wide array of EDA tools, including a comprehensive delay calculation system based on IEEE1481.1 standard, API layer for STIL (standard test interface language), IEEE1450.1 standard for standard tester interface, etc... Design Engineer STMicroelectronics 1996  \u2013  1997  (1 year) Responsible for path-finding activities for new FPGA architecture and associated EDA tooling. Design Engineer STMicroelectronics 1996  \u2013  1997  (1 year) Responsible for path-finding activities for new FPGA architecture and associated EDA tooling. Skills Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Skills  Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Education Santa Clara University, California Master of Science,  VLSI Design National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications Santa Clara University, California Master of Science,  VLSI Design Santa Clara University, California Master of Science,  VLSI Design Santa Clara University, California Master of Science,  VLSI Design National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications Honors & Awards Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Discoverers Award at Intel, Year 2000 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 National scholarship from government of India for excellence in academics from elementary schooling to college studies. Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Discoverers Award at Intel, Year 2000 Discoverers Award at Intel, Year 2000 Discoverers Award at Intel, Year 2000 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 National scholarship from government of India for excellence in academics from elementary schooling to college studies. National scholarship from government of India for excellence in academics from elementary schooling to college studies. National scholarship from government of India for excellence in academics from elementary schooling to college studies. ", "Experience Sr. Staff Cad Engineer Intel Corporation August 1987  \u2013 Present (28 years 1 month) Sr. Staff Cad Engineer Intel Corporation August 1987  \u2013 Present (28 years 1 month) Sr. Staff Cad Engineer Intel Corporation August 1987  \u2013 Present (28 years 1 month) Education University of Missouri - Columbia Bachelor of Science (BS),  Computer Engineering 1981  \u2013 1987 University of Missouri - Columbia Bachelor of Science (BS),  Computer Engineering 1981  \u2013 1987 University of Missouri - Columbia Bachelor of Science (BS),  Computer Engineering 1981  \u2013 1987 University of Missouri - Columbia Bachelor of Science (BS),  Computer Engineering 1981  \u2013 1987 ", "Summary I lead a CAD and methodology development team at Apple. \n \nSpecialties: Synthesis, physical design, low power, high performance design, clocking, CPU Summary I lead a CAD and methodology development team at Apple. \n \nSpecialties: Synthesis, physical design, low power, high performance design, clocking, CPU I lead a CAD and methodology development team at Apple. \n \nSpecialties: Synthesis, physical design, low power, high performance design, clocking, CPU I lead a CAD and methodology development team at Apple. \n \nSpecialties: Synthesis, physical design, low power, high performance design, clocking, CPU Experience Engineering Manager Apple July 2008  \u2013 Present (7 years 2 months) Cupertino, CA Principal Engineer PA Semi April 2005  \u2013  July 2008  (3 years 4 months) Acquired by Apple Sr Staff CAD Engineer Intel Corporation August 1999  \u2013  April 2005  (5 years 9 months) Engineering Manager Apple July 2008  \u2013 Present (7 years 2 months) Cupertino, CA Engineering Manager Apple July 2008  \u2013 Present (7 years 2 months) Cupertino, CA Principal Engineer PA Semi April 2005  \u2013  July 2008  (3 years 4 months) Acquired by Apple Principal Engineer PA Semi April 2005  \u2013  July 2008  (3 years 4 months) Acquired by Apple Sr Staff CAD Engineer Intel Corporation August 1999  \u2013  April 2005  (5 years 9 months) Sr Staff CAD Engineer Intel Corporation August 1999  \u2013  April 2005  (5 years 9 months) Skills EDA Physical Design Semiconductors Place & Route VLSI SoC Skills  EDA Physical Design Semiconductors Place & Route VLSI SoC EDA Physical Design Semiconductors Place & Route VLSI SoC EDA Physical Design Semiconductors Place & Route VLSI SoC Education Carnegie Mellon University MS,  Electrical and Computer Engineering August 1997  \u2013 August 1999 Indian Institute of Technology, Madras BTech,  Electrical Engineering 1993  \u2013 1997 P. S. Senior Secondary School High school 1981  \u2013 1993 Carnegie Mellon University MS,  Electrical and Computer Engineering August 1997  \u2013 August 1999 Carnegie Mellon University MS,  Electrical and Computer Engineering August 1997  \u2013 August 1999 Carnegie Mellon University MS,  Electrical and Computer Engineering August 1997  \u2013 August 1999 Indian Institute of Technology, Madras BTech,  Electrical Engineering 1993  \u2013 1997 Indian Institute of Technology, Madras BTech,  Electrical Engineering 1993  \u2013 1997 Indian Institute of Technology, Madras BTech,  Electrical Engineering 1993  \u2013 1997 P. S. Senior Secondary School High school 1981  \u2013 1993 P. S. Senior Secondary School High school 1981  \u2013 1993 P. S. Senior Secondary School High school 1981  \u2013 1993 ", "Summary CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ Summary CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ Experience Staff CAD Engineer Intel Corporation 2012  \u2013 Present (3 years) Santa Clara, CA Leading effort with engineers on four sites to enable a unified spec timing methodology for all server processers. Prioritizing and assigning work to ensure features are available when they are needed. \n\u2022 ERC team lead. Working with area experts and tool owners from three projects to ensure rules are in place to meet project specifications. Collecting issues from users and regressions. Prioritizing problems and drove fixes that resulted in 50% reduction in runtime and significantly fewer false violations. \n\u2022 Conducted a detailed effort and functionality analysis of Electrical Rule Checker (ERC) tool leading to a change in direction for the project, allowing for significant reduction in effort at a small cost to run time of the tool. \n\u2022 Designed a set of perl utilities for the ERC tool allowing for faster, more flexible, and simpler access to the embedded MySQL database storing the data. \n\u2022 Created bug tracker like tool, in perl, to simplify the tracking of design problems. Implemented an API allowing the tool to be used for Full Chip timing, Full Chip repeater checks, block level timing, and Full Chip noise. The tool automatically assigns issues, tracks action items, maintains a history of each issue, and generated indicators. Sr CAD Engineer Intel Corporation April 2004  \u2013  April 2012  (8 years 1 month) Santa Clara, CA Conceived of, and help to write, a flow to automatically insert realistic timing into the Full Chip timing flow for incomplete features and paths that cannot meet requirements. This enabled early detection of problems, reduced the fluctuations in constraints passed to RTL synthesis flow, and allowed for easy what-if analysis. \nIn charge of analyzing and dispositioning of Full Chip timing issues on three projects. Worked with the section and block owners to identify fixes and tracked progress. \nDesigned a tool to analyze clock grids inside of design blocks. Worked with the clock teams on three projects and two sites to define the rules that needed to be checked. \nCreated a perl package to allow distribution of jobs across forked processes, NetBatch, and ssh keeping track of job dependencies and resource constraints. Used in several flows on two projects to help automate and speed up flows by allowing parallelization of work. \nDesigned both RTL synthesis and datapath blocks for three projects. Used experience to make improvements to the Full Chip timing flow. Brought in to help with several critical bug fixes, suggesting alternate RTL fixes, identifying less critical features to allow for reuse of logic reducing the number of masks changed. \nOwned netlist flow for two projects. Wrote tools to help with checking and tracking the quality. Worked with unit owners to make sure issues were fixed. \nIn charge of updating to new versions of Full Chip Timing tools, evaluating new features and syncing local changes. SR HARDWARE ENGINEER Intel Corporation February 2001  \u2013  April 2004  (3 years 3 months) Santa Clara, CA Led team of six engineers responsible for physical implementation of routing unit for Itanium processor. Maintained schedule and provided technical guidance to team. \nContributed to global methodologies related to floorplan, circuits, and timing methodology. \nOwned an RTL synthesis block creating a flow to pseudo-manually place critical logic and pre-routing critical wires. Circuit Designer Compaq June 1998  \u2013  November 2001  (3 years 6 months) Compaq Led team doing physical implementation of the Floating point unit for EV8. \nTechnical liaison between MA and CA sites. Trained engineers on tools and methodologies used by the Alpha team. \nWorked on global issues related to floorplan and timing. Circuit Design Engineer Digital Equipment Corp January 1996  \u2013  August 1998  (2 years 8 months) Hudson, MA Transistor-level implementation of RTL for EV6. \nOwned global tasks related to section and fullchip timing and integration. \nDeveloped tool for repeater sizing optimization. \nLed team that designed the shrink of the integer execution unit for EV68. Staff CAD Engineer Intel Corporation 2012  \u2013 Present (3 years) Santa Clara, CA Leading effort with engineers on four sites to enable a unified spec timing methodology for all server processers. Prioritizing and assigning work to ensure features are available when they are needed. \n\u2022 ERC team lead. Working with area experts and tool owners from three projects to ensure rules are in place to meet project specifications. Collecting issues from users and regressions. Prioritizing problems and drove fixes that resulted in 50% reduction in runtime and significantly fewer false violations. \n\u2022 Conducted a detailed effort and functionality analysis of Electrical Rule Checker (ERC) tool leading to a change in direction for the project, allowing for significant reduction in effort at a small cost to run time of the tool. \n\u2022 Designed a set of perl utilities for the ERC tool allowing for faster, more flexible, and simpler access to the embedded MySQL database storing the data. \n\u2022 Created bug tracker like tool, in perl, to simplify the tracking of design problems. Implemented an API allowing the tool to be used for Full Chip timing, Full Chip repeater checks, block level timing, and Full Chip noise. The tool automatically assigns issues, tracks action items, maintains a history of each issue, and generated indicators. Staff CAD Engineer Intel Corporation 2012  \u2013 Present (3 years) Santa Clara, CA Leading effort with engineers on four sites to enable a unified spec timing methodology for all server processers. Prioritizing and assigning work to ensure features are available when they are needed. \n\u2022 ERC team lead. Working with area experts and tool owners from three projects to ensure rules are in place to meet project specifications. Collecting issues from users and regressions. Prioritizing problems and drove fixes that resulted in 50% reduction in runtime and significantly fewer false violations. \n\u2022 Conducted a detailed effort and functionality analysis of Electrical Rule Checker (ERC) tool leading to a change in direction for the project, allowing for significant reduction in effort at a small cost to run time of the tool. \n\u2022 Designed a set of perl utilities for the ERC tool allowing for faster, more flexible, and simpler access to the embedded MySQL database storing the data. \n\u2022 Created bug tracker like tool, in perl, to simplify the tracking of design problems. Implemented an API allowing the tool to be used for Full Chip timing, Full Chip repeater checks, block level timing, and Full Chip noise. The tool automatically assigns issues, tracks action items, maintains a history of each issue, and generated indicators. Sr CAD Engineer Intel Corporation April 2004  \u2013  April 2012  (8 years 1 month) Santa Clara, CA Conceived of, and help to write, a flow to automatically insert realistic timing into the Full Chip timing flow for incomplete features and paths that cannot meet requirements. This enabled early detection of problems, reduced the fluctuations in constraints passed to RTL synthesis flow, and allowed for easy what-if analysis. \nIn charge of analyzing and dispositioning of Full Chip timing issues on three projects. Worked with the section and block owners to identify fixes and tracked progress. \nDesigned a tool to analyze clock grids inside of design blocks. Worked with the clock teams on three projects and two sites to define the rules that needed to be checked. \nCreated a perl package to allow distribution of jobs across forked processes, NetBatch, and ssh keeping track of job dependencies and resource constraints. Used in several flows on two projects to help automate and speed up flows by allowing parallelization of work. \nDesigned both RTL synthesis and datapath blocks for three projects. Used experience to make improvements to the Full Chip timing flow. Brought in to help with several critical bug fixes, suggesting alternate RTL fixes, identifying less critical features to allow for reuse of logic reducing the number of masks changed. \nOwned netlist flow for two projects. Wrote tools to help with checking and tracking the quality. Worked with unit owners to make sure issues were fixed. \nIn charge of updating to new versions of Full Chip Timing tools, evaluating new features and syncing local changes. Sr CAD Engineer Intel Corporation April 2004  \u2013  April 2012  (8 years 1 month) Santa Clara, CA Conceived of, and help to write, a flow to automatically insert realistic timing into the Full Chip timing flow for incomplete features and paths that cannot meet requirements. This enabled early detection of problems, reduced the fluctuations in constraints passed to RTL synthesis flow, and allowed for easy what-if analysis. \nIn charge of analyzing and dispositioning of Full Chip timing issues on three projects. Worked with the section and block owners to identify fixes and tracked progress. \nDesigned a tool to analyze clock grids inside of design blocks. Worked with the clock teams on three projects and two sites to define the rules that needed to be checked. \nCreated a perl package to allow distribution of jobs across forked processes, NetBatch, and ssh keeping track of job dependencies and resource constraints. Used in several flows on two projects to help automate and speed up flows by allowing parallelization of work. \nDesigned both RTL synthesis and datapath blocks for three projects. Used experience to make improvements to the Full Chip timing flow. Brought in to help with several critical bug fixes, suggesting alternate RTL fixes, identifying less critical features to allow for reuse of logic reducing the number of masks changed. \nOwned netlist flow for two projects. Wrote tools to help with checking and tracking the quality. Worked with unit owners to make sure issues were fixed. \nIn charge of updating to new versions of Full Chip Timing tools, evaluating new features and syncing local changes. SR HARDWARE ENGINEER Intel Corporation February 2001  \u2013  April 2004  (3 years 3 months) Santa Clara, CA Led team of six engineers responsible for physical implementation of routing unit for Itanium processor. Maintained schedule and provided technical guidance to team. \nContributed to global methodologies related to floorplan, circuits, and timing methodology. \nOwned an RTL synthesis block creating a flow to pseudo-manually place critical logic and pre-routing critical wires. SR HARDWARE ENGINEER Intel Corporation February 2001  \u2013  April 2004  (3 years 3 months) Santa Clara, CA Led team of six engineers responsible for physical implementation of routing unit for Itanium processor. Maintained schedule and provided technical guidance to team. \nContributed to global methodologies related to floorplan, circuits, and timing methodology. \nOwned an RTL synthesis block creating a flow to pseudo-manually place critical logic and pre-routing critical wires. Circuit Designer Compaq June 1998  \u2013  November 2001  (3 years 6 months) Compaq Led team doing physical implementation of the Floating point unit for EV8. \nTechnical liaison between MA and CA sites. Trained engineers on tools and methodologies used by the Alpha team. \nWorked on global issues related to floorplan and timing. Circuit Designer Compaq June 1998  \u2013  November 2001  (3 years 6 months) Compaq Led team doing physical implementation of the Floating point unit for EV8. \nTechnical liaison between MA and CA sites. Trained engineers on tools and methodologies used by the Alpha team. \nWorked on global issues related to floorplan and timing. Circuit Design Engineer Digital Equipment Corp January 1996  \u2013  August 1998  (2 years 8 months) Hudson, MA Transistor-level implementation of RTL for EV6. \nOwned global tasks related to section and fullchip timing and integration. \nDeveloped tool for repeater sizing optimization. \nLed team that designed the shrink of the integer execution unit for EV68. Circuit Design Engineer Digital Equipment Corp January 1996  \u2013  August 1998  (2 years 8 months) Hudson, MA Transistor-level implementation of RTL for EV6. \nOwned global tasks related to section and fullchip timing and integration. \nDeveloped tool for repeater sizing optimization. \nLed team that designed the shrink of the integer execution unit for EV68. Languages Swedish Swedish Swedish Skills Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Skills  Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 ", "Experience Senior Staff Engineer Intel Corporation August 1997  \u2013 Present (18 years 1 month) Research and development in the area of VLSI CAD design (circuit and layout design) Senior Staff Engineer Intel Corporation August 1997  \u2013 Present (18 years 1 month) Research and development in the area of VLSI CAD design (circuit and layout design) Senior Staff Engineer Intel Corporation August 1997  \u2013 Present (18 years 1 month) Research and development in the area of VLSI CAD design (circuit and layout design) Skills ASIC Semiconductors SoC Program Management VLSI EDA Physical Design Static Timing Analysis Algorithms Embedded Systems C++ Skills  ASIC Semiconductors SoC Program Management VLSI EDA Physical Design Static Timing Analysis Algorithms Embedded Systems C++ ASIC Semiconductors SoC Program Management VLSI EDA Physical Design Static Timing Analysis Algorithms Embedded Systems C++ ASIC Semiconductors SoC Program Management VLSI EDA Physical Design Static Timing Analysis Algorithms Embedded Systems C++ Education University of Michigan PhD,  Computer hardware 1993  \u2013 1997 Univ. of Cincinnati M.S.,  Computer Engineering August 1991  \u2013 August 1993 Indian Institute of Technology, Kanpur B. Tech.,  Electrical Engineering 1987  \u2013 1991 University of Michigan PhD,  Computer hardware 1993  \u2013 1997 University of Michigan PhD,  Computer hardware 1993  \u2013 1997 University of Michigan PhD,  Computer hardware 1993  \u2013 1997 Univ. of Cincinnati M.S.,  Computer Engineering August 1991  \u2013 August 1993 Univ. of Cincinnati M.S.,  Computer Engineering August 1991  \u2013 August 1993 Univ. of Cincinnati M.S.,  Computer Engineering August 1991  \u2013 August 1993 Indian Institute of Technology, Kanpur B. Tech.,  Electrical Engineering 1987  \u2013 1991 Indian Institute of Technology, Kanpur B. Tech.,  Electrical Engineering 1987  \u2013 1991 Indian Institute of Technology, Kanpur B. Tech.,  Electrical Engineering 1987  \u2013 1991 ", "Summary Darryl and Avid Inspection Services, LLC specialize in quality home and termite inspections that help you make informed decisions about your investment. Our passion is working with home buyers and home owners who are serious about their real estate investments. \n \nIf you are a first time home buyer, we spend time after each inspection to walk through the findings and answer any question you might have. \n \nWe provide a checklist style report complete with digital photos delivered to your secure HomeGauge cloud-based account. The report can be viewed at any time and shared with anyone who needs access. \n \nWe are licensed by TREC, License #20564 and SPCL License #676992. \n \nIf you are in need of a home inspection and a termite inspection for an FHA transaction, let Avid Inspections Services, LLC be your one-stop shop for home and termite inspections. \n \nRemember, Your Investment. Our Passion. \n \n \nSince most of our new business comes from referrals, it is important that he continues to excite his clients by exceeding their expectations. He is also dedicated to educating clients on getting the most out of their existing systems and appliances. \n \nCheck us out at http://www.AvidTX.com Summary Darryl and Avid Inspection Services, LLC specialize in quality home and termite inspections that help you make informed decisions about your investment. Our passion is working with home buyers and home owners who are serious about their real estate investments. \n \nIf you are a first time home buyer, we spend time after each inspection to walk through the findings and answer any question you might have. \n \nWe provide a checklist style report complete with digital photos delivered to your secure HomeGauge cloud-based account. The report can be viewed at any time and shared with anyone who needs access. \n \nWe are licensed by TREC, License #20564 and SPCL License #676992. \n \nIf you are in need of a home inspection and a termite inspection for an FHA transaction, let Avid Inspections Services, LLC be your one-stop shop for home and termite inspections. \n \nRemember, Your Investment. Our Passion. \n \n \nSince most of our new business comes from referrals, it is important that he continues to excite his clients by exceeding their expectations. He is also dedicated to educating clients on getting the most out of their existing systems and appliances. \n \nCheck us out at http://www.AvidTX.com Darryl and Avid Inspection Services, LLC specialize in quality home and termite inspections that help you make informed decisions about your investment. Our passion is working with home buyers and home owners who are serious about their real estate investments. \n \nIf you are a first time home buyer, we spend time after each inspection to walk through the findings and answer any question you might have. \n \nWe provide a checklist style report complete with digital photos delivered to your secure HomeGauge cloud-based account. The report can be viewed at any time and shared with anyone who needs access. \n \nWe are licensed by TREC, License #20564 and SPCL License #676992. \n \nIf you are in need of a home inspection and a termite inspection for an FHA transaction, let Avid Inspections Services, LLC be your one-stop shop for home and termite inspections. \n \nRemember, Your Investment. Our Passion. \n \n \nSince most of our new business comes from referrals, it is important that he continues to excite his clients by exceeding their expectations. He is also dedicated to educating clients on getting the most out of their existing systems and appliances. \n \nCheck us out at http://www.AvidTX.com Darryl and Avid Inspection Services, LLC specialize in quality home and termite inspections that help you make informed decisions about your investment. Our passion is working with home buyers and home owners who are serious about their real estate investments. \n \nIf you are a first time home buyer, we spend time after each inspection to walk through the findings and answer any question you might have. \n \nWe provide a checklist style report complete with digital photos delivered to your secure HomeGauge cloud-based account. The report can be viewed at any time and shared with anyone who needs access. \n \nWe are licensed by TREC, License #20564 and SPCL License #676992. \n \nIf you are in need of a home inspection and a termite inspection for an FHA transaction, let Avid Inspections Services, LLC be your one-stop shop for home and termite inspections. \n \nRemember, Your Investment. Our Passion. \n \n \nSince most of our new business comes from referrals, it is important that he continues to excite his clients by exceeding their expectations. He is also dedicated to educating clients on getting the most out of their existing systems and appliances. \n \nCheck us out at http://www.AvidTX.com Experience Co-Owner/Professional Inspector Avid Inspection Services, LLC September 2012  \u2013 Present (3 years) Austin, Texas Area Inspect and generate reports on residential and commercial building deficiencies and inspecting interior and exterior home features including the foundation, roofing, plumbing and electrical, heating and cooling systems as well as inspect for signs of Wood Destroying Insects (WDI). This is generally done prior to the close of a real estate transaction and helps to disclose the condition of the property in question. \n \nLicensed by: \n \nTexas Real Estate Commission \nTREC License #20564 \n \nTexas Department of Agriculture's  \nStructural Pest Control Service \nSPCL License #676992 \n \nInternational Association of Certified Home Inspectors \nNACHI #12121601 Owner/Manager Warren Racing January 1997  \u2013 Present (18 years 8 months) Motorcycle Roadracing team with the goal of teaching life experience while developing well tuned motorcycle roadracing skills. \n \nSkills Learned: \nLearning to work with sponsors \nPlan & coordinate race trips \nBalance finances. \nPlan race strategies. \n \n---- \n \nAlso tunned for a CMRA 600 Supersort Motorcycle Endurance Race Team. (Young Gunz racing) The team participated in the 2009 Central Motorcycle Roadracing Assocoation (CMRA). \n \nDuties include engine, chassis and suspension tuning. Component Design Engineer Intel Corporation January 2000  \u2013  December 2012  (13 years) Folsom, CA; Austin TX Staff CAD Engineer Intel Corporation 1997  \u2013  2000  (3 years) Level One Site Sacramento Sr. CAD Enginer Cyrix 1995  \u2013  1997  (2 years) Sr. AE Cadence Design Systems 1994  \u2013  1995  (1 year) Design Automation Engineer Intel Corporation 1990  \u2013  1994  (4 years) Santa Clara, CA; Folsom, CA Ground Radio Communication Technician U.S. Air Force 1986  \u2013  1990  (4 years) Ft. Ord, CA Co-Owner/Professional Inspector Avid Inspection Services, LLC September 2012  \u2013 Present (3 years) Austin, Texas Area Inspect and generate reports on residential and commercial building deficiencies and inspecting interior and exterior home features including the foundation, roofing, plumbing and electrical, heating and cooling systems as well as inspect for signs of Wood Destroying Insects (WDI). This is generally done prior to the close of a real estate transaction and helps to disclose the condition of the property in question. \n \nLicensed by: \n \nTexas Real Estate Commission \nTREC License #20564 \n \nTexas Department of Agriculture's  \nStructural Pest Control Service \nSPCL License #676992 \n \nInternational Association of Certified Home Inspectors \nNACHI #12121601 Co-Owner/Professional Inspector Avid Inspection Services, LLC September 2012  \u2013 Present (3 years) Austin, Texas Area Inspect and generate reports on residential and commercial building deficiencies and inspecting interior and exterior home features including the foundation, roofing, plumbing and electrical, heating and cooling systems as well as inspect for signs of Wood Destroying Insects (WDI). This is generally done prior to the close of a real estate transaction and helps to disclose the condition of the property in question. \n \nLicensed by: \n \nTexas Real Estate Commission \nTREC License #20564 \n \nTexas Department of Agriculture's  \nStructural Pest Control Service \nSPCL License #676992 \n \nInternational Association of Certified Home Inspectors \nNACHI #12121601 Owner/Manager Warren Racing January 1997  \u2013 Present (18 years 8 months) Motorcycle Roadracing team with the goal of teaching life experience while developing well tuned motorcycle roadracing skills. \n \nSkills Learned: \nLearning to work with sponsors \nPlan & coordinate race trips \nBalance finances. \nPlan race strategies. \n \n---- \n \nAlso tunned for a CMRA 600 Supersort Motorcycle Endurance Race Team. (Young Gunz racing) The team participated in the 2009 Central Motorcycle Roadracing Assocoation (CMRA). \n \nDuties include engine, chassis and suspension tuning. Owner/Manager Warren Racing January 1997  \u2013 Present (18 years 8 months) Motorcycle Roadracing team with the goal of teaching life experience while developing well tuned motorcycle roadracing skills. \n \nSkills Learned: \nLearning to work with sponsors \nPlan & coordinate race trips \nBalance finances. \nPlan race strategies. \n \n---- \n \nAlso tunned for a CMRA 600 Supersort Motorcycle Endurance Race Team. (Young Gunz racing) The team participated in the 2009 Central Motorcycle Roadracing Assocoation (CMRA). \n \nDuties include engine, chassis and suspension tuning. Component Design Engineer Intel Corporation January 2000  \u2013  December 2012  (13 years) Folsom, CA; Austin TX Component Design Engineer Intel Corporation January 2000  \u2013  December 2012  (13 years) Folsom, CA; Austin TX Staff CAD Engineer Intel Corporation 1997  \u2013  2000  (3 years) Level One Site Sacramento Staff CAD Engineer Intel Corporation 1997  \u2013  2000  (3 years) Level One Site Sacramento Sr. CAD Enginer Cyrix 1995  \u2013  1997  (2 years) Sr. CAD Enginer Cyrix 1995  \u2013  1997  (2 years) Sr. AE Cadence Design Systems 1994  \u2013  1995  (1 year) Sr. AE Cadence Design Systems 1994  \u2013  1995  (1 year) Design Automation Engineer Intel Corporation 1990  \u2013  1994  (4 years) Santa Clara, CA; Folsom, CA Design Automation Engineer Intel Corporation 1990  \u2013  1994  (4 years) Santa Clara, CA; Folsom, CA Ground Radio Communication Technician U.S. Air Force 1986  \u2013  1990  (4 years) Ft. Ord, CA Ground Radio Communication Technician U.S. Air Force 1986  \u2013  1990  (4 years) Ft. Ord, CA Skills Training Home Inspections Real Estate Small Business Marketing Residential Structural... Building Inspections Home Warranty... Commercial Building... HVAC Inspection Residential Electrical... Foundation Inspections Roof Inspections Termite Inspection Commercial Electrical ... Plumbing Inspection First Time Home Buyers Real Estate Transactions Sales Foreclosures See 4+ \u00a0 \u00a0 See less Skills  Training Home Inspections Real Estate Small Business Marketing Residential Structural... Building Inspections Home Warranty... Commercial Building... HVAC Inspection Residential Electrical... Foundation Inspections Roof Inspections Termite Inspection Commercial Electrical ... Plumbing Inspection First Time Home Buyers Real Estate Transactions Sales Foreclosures See 4+ \u00a0 \u00a0 See less Training Home Inspections Real Estate Small Business Marketing Residential Structural... Building Inspections Home Warranty... Commercial Building... HVAC Inspection Residential Electrical... Foundation Inspections Roof Inspections Termite Inspection Commercial Electrical ... Plumbing Inspection First Time Home Buyers Real Estate Transactions Sales Foreclosures See 4+ \u00a0 \u00a0 See less Training Home Inspections Real Estate Small Business Marketing Residential Structural... Building Inspections Home Warranty... Commercial Building... HVAC Inspection Residential Electrical... Foundation Inspections Roof Inspections Termite Inspection Commercial Electrical ... Plumbing Inspection First Time Home Buyers Real Estate Transactions Sales Foreclosures See 4+ \u00a0 \u00a0 See less ", "Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills SoC Digital Signal... Electronics Debugging Verilog ASIC Program Management Semiconductors Computer Engineering Microprocessors VLSI Embedded Systems Processors EDA TCL IC Start-ups Computer Architecture Silicon Product Development Project Management Product Management Management See 8+ \u00a0 \u00a0 See less Skills  SoC Digital Signal... Electronics Debugging Verilog ASIC Program Management Semiconductors Computer Engineering Microprocessors VLSI Embedded Systems Processors EDA TCL IC Start-ups Computer Architecture Silicon Product Development Project Management Product Management Management See 8+ \u00a0 \u00a0 See less SoC Digital Signal... Electronics Debugging Verilog ASIC Program Management Semiconductors Computer Engineering Microprocessors VLSI Embedded Systems Processors EDA TCL IC Start-ups Computer Architecture Silicon Product Development Project Management Product Management Management See 8+ \u00a0 \u00a0 See less SoC Digital Signal... Electronics Debugging Verilog ASIC Program Management Semiconductors Computer Engineering Microprocessors VLSI Embedded Systems Processors EDA TCL IC Start-ups Computer Architecture Silicon Product Development Project Management Product Management Management See 8+ \u00a0 \u00a0 See less ", "Experience Sr Staff CAD Engineer (Retired) Intel Corporation February 1980  \u2013  December 2013  (33 years 11 months) Developed design rule checkers and infrastructure for 250nm thru 10nm process nodes using Vericheck, Hercules, IC Validator, or Calibre DRC engines. Developed layout methodologies and automations to check, correct, and synthesize layout. R&D Tech Hewlett-Packard July 1977  \u2013  February 1980  (2 years 8 months) Sr Staff CAD Engineer (Retired) Intel Corporation February 1980  \u2013  December 2013  (33 years 11 months) Developed design rule checkers and infrastructure for 250nm thru 10nm process nodes using Vericheck, Hercules, IC Validator, or Calibre DRC engines. Developed layout methodologies and automations to check, correct, and synthesize layout. Sr Staff CAD Engineer (Retired) Intel Corporation February 1980  \u2013  December 2013  (33 years 11 months) Developed design rule checkers and infrastructure for 250nm thru 10nm process nodes using Vericheck, Hercules, IC Validator, or Calibre DRC engines. Developed layout methodologies and automations to check, correct, and synthesize layout. R&D Tech Hewlett-Packard July 1977  \u2013  February 1980  (2 years 8 months) R&D Tech Hewlett-Packard July 1977  \u2013  February 1980  (2 years 8 months) Skills CMOS IC Processors Semiconductors Perl EDA Physical Design Unix VLSI ASIC Awk C DRC Mixed Signal Computer Architecture Microprocessors CAD Calibre Sed VMS SKILL Language ICV/PXL Csh Mainsail Stream data format APL data format See 11+ \u00a0 \u00a0 See less Skills  CMOS IC Processors Semiconductors Perl EDA Physical Design Unix VLSI ASIC Awk C DRC Mixed Signal Computer Architecture Microprocessors CAD Calibre Sed VMS SKILL Language ICV/PXL Csh Mainsail Stream data format APL data format See 11+ \u00a0 \u00a0 See less CMOS IC Processors Semiconductors Perl EDA Physical Design Unix VLSI ASIC Awk C DRC Mixed Signal Computer Architecture Microprocessors CAD Calibre Sed VMS SKILL Language ICV/PXL Csh Mainsail Stream data format APL data format See 11+ \u00a0 \u00a0 See less CMOS IC Processors Semiconductors Perl EDA Physical Design Unix VLSI ASIC Awk C DRC Mixed Signal Computer Architecture Microprocessors CAD Calibre Sed VMS SKILL Language ICV/PXL Csh Mainsail Stream data format APL data format See 11+ \u00a0 \u00a0 See less ", "Experience Principal Engineer, SoC Hardening Intel Corporation April 2012  \u2013 Present (3 years 5 months) Hillsboro OR Sr. Staff CAD Engineer Intel Corporation June 2001  \u2013  March 2012  (10 years 10 months) Antenna Design Engineer Superline Microwave Pvt. Ltd 1992  \u2013  1995  (3 years) Bangalore Karnataka India Principal Engineer, SoC Hardening Intel Corporation April 2012  \u2013 Present (3 years 5 months) Hillsboro OR Principal Engineer, SoC Hardening Intel Corporation April 2012  \u2013 Present (3 years 5 months) Hillsboro OR Sr. Staff CAD Engineer Intel Corporation June 2001  \u2013  March 2012  (10 years 10 months) Sr. Staff CAD Engineer Intel Corporation June 2001  \u2013  March 2012  (10 years 10 months) Antenna Design Engineer Superline Microwave Pvt. Ltd 1992  \u2013  1995  (3 years) Bangalore Karnataka India Antenna Design Engineer Superline Microwave Pvt. Ltd 1992  \u2013  1995  (3 years) Bangalore Karnataka India Skills ASIC EDA IC Semiconductors SoC VLSI Algorithms Analog Analog Circuit Design CMOS Circuit Design Computer Architecture Verilog Skills  ASIC EDA IC Semiconductors SoC VLSI Algorithms Analog Analog Circuit Design CMOS Circuit Design Computer Architecture Verilog ASIC EDA IC Semiconductors SoC VLSI Algorithms Analog Analog Circuit Design CMOS Circuit Design Computer Architecture Verilog ASIC EDA IC Semiconductors SoC VLSI Algorithms Analog Analog Circuit Design CMOS Circuit Design Computer Architecture Verilog Education Penn State University Ph. D,  Electrical Engineering 1997  \u2013 2001 Jadavpur University M.Tech,  Electronics and Telecommunication 1995  \u2013 1997 National Institute of Technology Kurukshetra B. Tech,  Electronics and communication 1988  \u2013 1992 St. Joseph's college of arts and sciences 12th std 1986  \u2013 1988 Sri Vidya Mandir High school 10th Std. 1976  \u2013 1986 Penn State University Ph. D,  Electrical Engineering 1997  \u2013 2001 Penn State University Ph. D,  Electrical Engineering 1997  \u2013 2001 Penn State University Ph. D,  Electrical Engineering 1997  \u2013 2001 Jadavpur University M.Tech,  Electronics and Telecommunication 1995  \u2013 1997 Jadavpur University M.Tech,  Electronics and Telecommunication 1995  \u2013 1997 Jadavpur University M.Tech,  Electronics and Telecommunication 1995  \u2013 1997 National Institute of Technology Kurukshetra B. Tech,  Electronics and communication 1988  \u2013 1992 National Institute of Technology Kurukshetra B. Tech,  Electronics and communication 1988  \u2013 1992 National Institute of Technology Kurukshetra B. Tech,  Electronics and communication 1988  \u2013 1992 St. Joseph's college of arts and sciences 12th std 1986  \u2013 1988 St. Joseph's college of arts and sciences 12th std 1986  \u2013 1988 St. Joseph's college of arts and sciences 12th std 1986  \u2013 1988 Sri Vidya Mandir High school 10th Std. 1976  \u2013 1986 Sri Vidya Mandir High school 10th Std. 1976  \u2013 1986 Sri Vidya Mandir High school 10th Std. 1976  \u2013 1986 ", "Experience Software Engineer Intel Corporation December 2003  \u2013 Present (11 years 9 months) Folsom, CA Designed, developed, maintained multi-tier Windows engineering applications. \nDevelop IA-core test content. Staff CAD Engineer Intel Corporation February 2008  \u2013  January 2014  (6 years) Hillsboro, OR Applied compiler-based methodology to manage our code-base.  \nApplied CAD scripting to certain mission-ciritical design collaterals.  \nBecame proficient in developing and maintaining the design rule checkers. Software Engineer Intel Corporation December 2003  \u2013 Present (11 years 9 months) Folsom, CA Designed, developed, maintained multi-tier Windows engineering applications. \nDevelop IA-core test content. Software Engineer Intel Corporation December 2003  \u2013 Present (11 years 9 months) Folsom, CA Designed, developed, maintained multi-tier Windows engineering applications. \nDevelop IA-core test content. Staff CAD Engineer Intel Corporation February 2008  \u2013  January 2014  (6 years) Hillsboro, OR Applied compiler-based methodology to manage our code-base.  \nApplied CAD scripting to certain mission-ciritical design collaterals.  \nBecame proficient in developing and maintaining the design rule checkers. Staff CAD Engineer Intel Corporation February 2008  \u2013  January 2014  (6 years) Hillsboro, OR Applied compiler-based methodology to manage our code-base.  \nApplied CAD scripting to certain mission-ciritical design collaterals.  \nBecame proficient in developing and maintaining the design rule checkers. Skills Software Engineering Software Design Software Development Silicon Validation... Intel Architecture databases Distributed Systems Distributed Applications Linux Windows Java C/C++ Algorithms C++ C# Debugging C Testing Perl See 4+ \u00a0 \u00a0 See less Skills  Software Engineering Software Design Software Development Silicon Validation... Intel Architecture databases Distributed Systems Distributed Applications Linux Windows Java C/C++ Algorithms C++ C# Debugging C Testing Perl See 4+ \u00a0 \u00a0 See less Software Engineering Software Design Software Development Silicon Validation... Intel Architecture databases Distributed Systems Distributed Applications Linux Windows Java C/C++ Algorithms C++ C# Debugging C Testing Perl See 4+ \u00a0 \u00a0 See less Software Engineering Software Design Software Development Silicon Validation... Intel Architecture databases Distributed Systems Distributed Applications Linux Windows Java C/C++ Algorithms C++ C# Debugging C Testing Perl See 4+ \u00a0 \u00a0 See less Education Rutgers, The State University of New Jersey-New Brunswick Doctor of Philosophy (PhD),  Computer Science 1994  \u2013 2003 University of Tokyo BS,  Mathematics Rutgers, The State University of New Jersey-New Brunswick Doctor of Philosophy (PhD),  Computer Science 1994  \u2013 2003 Rutgers, The State University of New Jersey-New Brunswick Doctor of Philosophy (PhD),  Computer Science 1994  \u2013 2003 Rutgers, The State University of New Jersey-New Brunswick Doctor of Philosophy (PhD),  Computer Science 1994  \u2013 2003 University of Tokyo BS,  Mathematics University of Tokyo BS,  Mathematics University of Tokyo BS,  Mathematics ", "Skills Perl Testing Debugging Skills  Perl Testing Debugging Perl Testing Debugging Perl Testing Debugging ", "Summary Strategic and innovative leader with proven track record within the semiconductor industry. \n \nExpertise: \n\u2022 Setting and executing a clear technical vision and roadmap \n\u2022 Consistent focus on operational excellence \n\u2022 Designing large scale solutions that can support key initiatives \n\u2022 Hire, coach and mentor junior engineers and consultants \n\u2022 Developing long-term technical strategies to drive business growth \n \nAreas of Specialty:  \n\u2022 Virtual Platform and Prototyping \n\u2022 System on Chip (SoC) Architecture \n\u2022 HW and SW Verification methodologies \n\u2022 Performance Modeling, Simulation and Estimation \n\u2022 Low Power Architecture & Design \n\u2022 Architectural and High-Level Synthesis \n\u2022 SoC & ASIC Micro-Architecture \n\u2022 Design: Logic, Validation, Formal Verification, Synthesis, Timing, Test and Debug \n\u2022 Power Management, Thermal Management \n\u2022 System, software, and hardware technologies to enable development of next generation platforms  \n\u2022 EDA, Embedded software, Electronic System-level design (ESL), system modeling Summary Strategic and innovative leader with proven track record within the semiconductor industry. \n \nExpertise: \n\u2022 Setting and executing a clear technical vision and roadmap \n\u2022 Consistent focus on operational excellence \n\u2022 Designing large scale solutions that can support key initiatives \n\u2022 Hire, coach and mentor junior engineers and consultants \n\u2022 Developing long-term technical strategies to drive business growth \n \nAreas of Specialty:  \n\u2022 Virtual Platform and Prototyping \n\u2022 System on Chip (SoC) Architecture \n\u2022 HW and SW Verification methodologies \n\u2022 Performance Modeling, Simulation and Estimation \n\u2022 Low Power Architecture & Design \n\u2022 Architectural and High-Level Synthesis \n\u2022 SoC & ASIC Micro-Architecture \n\u2022 Design: Logic, Validation, Formal Verification, Synthesis, Timing, Test and Debug \n\u2022 Power Management, Thermal Management \n\u2022 System, software, and hardware technologies to enable development of next generation platforms  \n\u2022 EDA, Embedded software, Electronic System-level design (ESL), system modeling Strategic and innovative leader with proven track record within the semiconductor industry. \n \nExpertise: \n\u2022 Setting and executing a clear technical vision and roadmap \n\u2022 Consistent focus on operational excellence \n\u2022 Designing large scale solutions that can support key initiatives \n\u2022 Hire, coach and mentor junior engineers and consultants \n\u2022 Developing long-term technical strategies to drive business growth \n \nAreas of Specialty:  \n\u2022 Virtual Platform and Prototyping \n\u2022 System on Chip (SoC) Architecture \n\u2022 HW and SW Verification methodologies \n\u2022 Performance Modeling, Simulation and Estimation \n\u2022 Low Power Architecture & Design \n\u2022 Architectural and High-Level Synthesis \n\u2022 SoC & ASIC Micro-Architecture \n\u2022 Design: Logic, Validation, Formal Verification, Synthesis, Timing, Test and Debug \n\u2022 Power Management, Thermal Management \n\u2022 System, software, and hardware technologies to enable development of next generation platforms  \n\u2022 EDA, Embedded software, Electronic System-level design (ESL), system modeling Strategic and innovative leader with proven track record within the semiconductor industry. \n \nExpertise: \n\u2022 Setting and executing a clear technical vision and roadmap \n\u2022 Consistent focus on operational excellence \n\u2022 Designing large scale solutions that can support key initiatives \n\u2022 Hire, coach and mentor junior engineers and consultants \n\u2022 Developing long-term technical strategies to drive business growth \n \nAreas of Specialty:  \n\u2022 Virtual Platform and Prototyping \n\u2022 System on Chip (SoC) Architecture \n\u2022 HW and SW Verification methodologies \n\u2022 Performance Modeling, Simulation and Estimation \n\u2022 Low Power Architecture & Design \n\u2022 Architectural and High-Level Synthesis \n\u2022 SoC & ASIC Micro-Architecture \n\u2022 Design: Logic, Validation, Formal Verification, Synthesis, Timing, Test and Debug \n\u2022 Power Management, Thermal Management \n\u2022 System, software, and hardware technologies to enable development of next generation platforms  \n\u2022 EDA, Embedded software, Electronic System-level design (ESL), system modeling Experience President & CEO Andromeda Technologies June 2013  \u2013 Present (2 years 3 months) Phoenix, AZ Operations Manager Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Phoenix, Arizona Area Hard IP Technical Program Manager Intel Corporation January 2011  \u2013  March 2012  (1 year 3 months) Phoenix, Arizona Area Virtual Platform Programs Technical Manager Intel Corporation September 2005  \u2013  December 2010  (5 years 4 months) Phoenix, Arizona Area Senior Staff Engineer Intel Corporation April 2002  \u2013  May 2005  (3 years 2 months) Phoenix, Arizona Area Staff CAD Engineer Intel Corporation April 1998  \u2013  March 2002  (4 years) Phoenix, Arizona Area Senior Design Engineer Intel Corporation August 1995  \u2013  March 1998  (2 years 8 months) Phoenix, Arizona Area President & CEO Andromeda Technologies June 2013  \u2013 Present (2 years 3 months) Phoenix, AZ President & CEO Andromeda Technologies June 2013  \u2013 Present (2 years 3 months) Phoenix, AZ Operations Manager Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Phoenix, Arizona Area Operations Manager Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Phoenix, Arizona Area Hard IP Technical Program Manager Intel Corporation January 2011  \u2013  March 2012  (1 year 3 months) Phoenix, Arizona Area Hard IP Technical Program Manager Intel Corporation January 2011  \u2013  March 2012  (1 year 3 months) Phoenix, Arizona Area Virtual Platform Programs Technical Manager Intel Corporation September 2005  \u2013  December 2010  (5 years 4 months) Phoenix, Arizona Area Virtual Platform Programs Technical Manager Intel Corporation September 2005  \u2013  December 2010  (5 years 4 months) Phoenix, Arizona Area Senior Staff Engineer Intel Corporation April 2002  \u2013  May 2005  (3 years 2 months) Phoenix, Arizona Area Senior Staff Engineer Intel Corporation April 2002  \u2013  May 2005  (3 years 2 months) Phoenix, Arizona Area Staff CAD Engineer Intel Corporation April 1998  \u2013  March 2002  (4 years) Phoenix, Arizona Area Staff CAD Engineer Intel Corporation April 1998  \u2013  March 2002  (4 years) Phoenix, Arizona Area Senior Design Engineer Intel Corporation August 1995  \u2013  March 1998  (2 years 8 months) Phoenix, Arizona Area Senior Design Engineer Intel Corporation August 1995  \u2013  March 1998  (2 years 8 months) Phoenix, Arizona Area Skills VLSI Low-power Design Logic Synthesis Algorithms SoC ASIC RTL design SystemVerilog Verilog IC Semiconductors EDA Debugging Logic Design FPGA Functional Verification Microprocessors ModelSim TCL Hardware Architecture Processors Computer Architecture Timing Closure High Level Design VHDL CMOS SystemC Formal Verification Static Timing Analysis Integrated Circuit... RTL coding Primetime Physical Design Signal Integrity ARM PCIe Digital Signal... RTL Design See 23+ \u00a0 \u00a0 See less Skills  VLSI Low-power Design Logic Synthesis Algorithms SoC ASIC RTL design SystemVerilog Verilog IC Semiconductors EDA Debugging Logic Design FPGA Functional Verification Microprocessors ModelSim TCL Hardware Architecture Processors Computer Architecture Timing Closure High Level Design VHDL CMOS SystemC Formal Verification Static Timing Analysis Integrated Circuit... RTL coding Primetime Physical Design Signal Integrity ARM PCIe Digital Signal... RTL Design See 23+ \u00a0 \u00a0 See less VLSI Low-power Design Logic Synthesis Algorithms SoC ASIC RTL design SystemVerilog Verilog IC Semiconductors EDA Debugging Logic Design FPGA Functional Verification Microprocessors ModelSim TCL Hardware Architecture Processors Computer Architecture Timing Closure High Level Design VHDL CMOS SystemC Formal Verification Static Timing Analysis Integrated Circuit... RTL coding Primetime Physical Design Signal Integrity ARM PCIe Digital Signal... RTL Design See 23+ \u00a0 \u00a0 See less VLSI Low-power Design Logic Synthesis Algorithms SoC ASIC RTL design SystemVerilog Verilog IC Semiconductors EDA Debugging Logic Design FPGA Functional Verification Microprocessors ModelSim TCL Hardware Architecture Processors Computer Architecture Timing Closure High Level Design VHDL CMOS SystemC Formal Verification Static Timing Analysis Integrated Circuit... RTL coding Primetime Physical Design Signal Integrity ARM PCIe Digital Signal... RTL Design See 23+ \u00a0 \u00a0 See less Education Illinois Institute of Technology Doctor of Philosophy (Ph.D.),  Computer Hardware Engineering 1988  \u2013 1994 Doctoral dissertation focused on High Level Synthesis of Control Dominated designs. This work extended into the area of hardware software co-design and low power controller synthesis.  \nInterests include VLSI Design Automation, CAD Algorithms. Illinois Institute of Technology Master of Science (M.S.),  Electrical Engineering 1986  \u2013 1988 Illinois Institute of Technology Bachelor of Science (B.S.),  Electrical Engineering 1982  \u2013 1986 Illinois Institute of Technology Doctor of Philosophy (Ph.D.),  Computer Hardware Engineering 1988  \u2013 1994 Doctoral dissertation focused on High Level Synthesis of Control Dominated designs. This work extended into the area of hardware software co-design and low power controller synthesis.  \nInterests include VLSI Design Automation, CAD Algorithms. Illinois Institute of Technology Doctor of Philosophy (Ph.D.),  Computer Hardware Engineering 1988  \u2013 1994 Doctoral dissertation focused on High Level Synthesis of Control Dominated designs. This work extended into the area of hardware software co-design and low power controller synthesis.  \nInterests include VLSI Design Automation, CAD Algorithms. Illinois Institute of Technology Doctor of Philosophy (Ph.D.),  Computer Hardware Engineering 1988  \u2013 1994 Doctoral dissertation focused on High Level Synthesis of Control Dominated designs. This work extended into the area of hardware software co-design and low power controller synthesis.  \nInterests include VLSI Design Automation, CAD Algorithms. Illinois Institute of Technology Master of Science (M.S.),  Electrical Engineering 1986  \u2013 1988 Illinois Institute of Technology Master of Science (M.S.),  Electrical Engineering 1986  \u2013 1988 Illinois Institute of Technology Master of Science (M.S.),  Electrical Engineering 1986  \u2013 1988 Illinois Institute of Technology Bachelor of Science (B.S.),  Electrical Engineering 1982  \u2013 1986 Illinois Institute of Technology Bachelor of Science (B.S.),  Electrical Engineering 1982  \u2013 1986 Illinois Institute of Technology Bachelor of Science (B.S.),  Electrical Engineering 1982  \u2013 1986 ", "Experience Graphics Software Engineer Intel September 2008  \u2013 Present (7 years) Software development and performance optimization for the Larrabee software stack Sr Staff CAD Engineer Intel Corporation September 2003  \u2013  2008  (5 years) Graphics Software Engineer Intel September 2008  \u2013 Present (7 years) Software development and performance optimization for the Larrabee software stack Graphics Software Engineer Intel September 2008  \u2013 Present (7 years) Software development and performance optimization for the Larrabee software stack Sr Staff CAD Engineer Intel Corporation September 2003  \u2013  2008  (5 years) Sr Staff CAD Engineer Intel Corporation September 2003  \u2013  2008  (5 years) Skills Computer Architecture Debugging Software Development Microprocessors SoC Algorithms Intel Processors VLSI Embedded Systems ASIC TCL Verilog RTL design Perl Skills  Computer Architecture Debugging Software Development Microprocessors SoC Algorithms Intel Processors VLSI Embedded Systems ASIC TCL Verilog RTL design Perl Computer Architecture Debugging Software Development Microprocessors SoC Algorithms Intel Processors VLSI Embedded Systems ASIC TCL Verilog RTL design Perl Computer Architecture Debugging Software Development Microprocessors SoC Algorithms Intel Processors VLSI Embedded Systems ASIC TCL Verilog RTL design Perl Education Rensselaer Polytechnic Institute 1991  \u2013 1995 Rensselaer Polytechnic Institute 1991  \u2013 1995 Rensselaer Polytechnic Institute 1991  \u2013 1995 Rensselaer Polytechnic Institute 1991  \u2013 1995 ", "Languages Romanian Romanian Romanian Skills Microarchitecture Logic Design SystemVerilog RTL design Static Timing Analysis SoC Formal Verification Computer Architecture Timing Processors Physical Design Place & Route EDA Intel VLSI ASIC Verilog Microprocessors Functional Verification Low-power Design TCL See 6+ \u00a0 \u00a0 See less Skills  Microarchitecture Logic Design SystemVerilog RTL design Static Timing Analysis SoC Formal Verification Computer Architecture Timing Processors Physical Design Place & Route EDA Intel VLSI ASIC Verilog Microprocessors Functional Verification Low-power Design TCL See 6+ \u00a0 \u00a0 See less Microarchitecture Logic Design SystemVerilog RTL design Static Timing Analysis SoC Formal Verification Computer Architecture Timing Processors Physical Design Place & Route EDA Intel VLSI ASIC Verilog Microprocessors Functional Verification Low-power Design TCL See 6+ \u00a0 \u00a0 See less Microarchitecture Logic Design SystemVerilog RTL design Static Timing Analysis SoC Formal Verification Computer Architecture Timing Processors Physical Design Place & Route EDA Intel VLSI ASIC Verilog Microprocessors Functional Verification Low-power Design TCL See 6+ \u00a0 \u00a0 See less "]}