INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:05:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 buffer41/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer41/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.263ns (35.559%)  route 4.101ns (64.441%))
  Logic Levels:           20  (CARRY4=8 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1098, unset)         0.508     0.508    buffer41/clk
                         FDRE                                         r  buffer41/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer41/dataReg_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer41/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.282 r  buffer41/control/dataReg[8]_i_18/O
                         net (fo=1, unplaced)         0.000     1.282    addi9/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.329     1.611 r  addi9/dataReg_reg[8]_i_12/O[3]
                         net (fo=1, unplaced)         0.456     2.067    addi3/dataReg_reg[8]_0[3]
                         LUT4 (Prop_lut4_I3_O)        0.120     2.187 r  addi3/dataReg[8]_i_9/O
                         net (fo=1, unplaced)         0.000     2.187    addi3/dataReg[8]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.433 r  addi3/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.433    addi3/dataReg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.483 r  addi3/i__i_52/CO[3]
                         net (fo=1, unplaced)         0.000     2.483    addi3/i__i_52_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.533 r  addi3/i__i_49/CO[3]
                         net (fo=1, unplaced)         0.000     2.533    addi3/i__i_49_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.583 r  addi3/i__i_44/CO[3]
                         net (fo=1, unplaced)         0.000     2.583    addi3/i__i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.633 r  addi3/i__i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.633    addi3/i__i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.787 r  addi3/i__i_32/O[3]
                         net (fo=1, unplaced)         0.456     3.243    init12/control/i__i_16[9]
                         LUT5 (Prop_lut5_I4_O)        0.120     3.363 r  init12/control/i__i_63/O
                         net (fo=1, unplaced)         0.244     3.607    cmpi3/i__i_17_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.650 r  cmpi3/i__i_34/O
                         net (fo=1, unplaced)         0.244     3.894    cmpi3/i__i_34_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.937 r  cmpi3/i__i_17/O
                         net (fo=1, unplaced)         0.000     3.937    cmpi3/i__i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     4.214 r  cmpi3/i__i_6/CO[2]
                         net (fo=7, unplaced)         0.279     4.493    init12/control/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.122     4.615 f  init12/control/i__i_9/O
                         net (fo=2, unplaced)         0.255     4.870    init12/control/Empty_reg_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.913 r  init12/control/i__i_2__0/O
                         net (fo=5, unplaced)         0.272     5.185    init12/control/i__i_2__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     5.228 f  init12/control/i__i_5/O
                         net (fo=2, unplaced)         0.255     5.483    init12/control/cmpi3_result_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     5.526 r  init12/control/i__i_2/O
                         net (fo=4, unplaced)         0.268     5.794    fork22/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     5.837 r  fork22/control/generateBlocks[1].regblock/transmitValue_i_3__20/O
                         net (fo=6, unplaced)         0.276     6.113    fork22/control/generateBlocks[3].regblock/dataReg_reg[5]_4
                         LUT6 (Prop_lut6_I5_O)        0.043     6.156 r  fork22/control/generateBlocks[3].regblock/fullReg_i_4__4/O
                         net (fo=3, unplaced)         0.395     6.551    fork22/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     6.594 r  fork22/control/generateBlocks[3].regblock/dataReg[5]_i_1__6/O
                         net (fo=6, unplaced)         0.278     6.872    buffer41/dataReg_reg[5]_3[0]
                         FDRE                                         r  buffer41/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1098, unset)         0.483     9.183    buffer41/clk
                         FDRE                                         r  buffer41/dataReg_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer41/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  2.083    




