// Seed: 2116850113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  uwire id_7 = 1;
  wire  id_8;
  assign id_8 = id_3;
  wire id_9;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    input  tri  id_2,
    input  wire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input  wire id_6,
    input  tri  id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
