INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/evanl/Development/ece532/ECE532_Assignment_1_Simulating_AXI/part2/proj/proj_p2.srcs/sources_1/imports/hdl/mask_axi532_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_axi532_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/evanl/Development/ece532/ECE532_Assignment_1_Simulating_AXI/part2/proj/proj_p2.srcs/sources_1/imports/hdl/mask_axi532_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_axi532_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/evanl/Development/ece532/ECE532_Assignment_1_Simulating_AXI/part2/mask_axi532.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_axi532
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [C:/Users/evanl/Development/ece532/ECE532_Assignment_1_Simulating_AXI/part2/mask_axi532.v:86]
