{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756842276009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756842276010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 16:44:35 2025 " "Processing started: Tue Sep  2 16:44:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756842276010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842276010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842276010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756842276471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756842276471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zoomselection.v 1 1 " "Found 1 design units, including 1 entities, in source file zoomselection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZoomSelection " "Found entity 1: ZoomSelection" {  } { { "ZoomSelection.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ZoomSelection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelreplication.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelreplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelReplication " "Found entity 1: PixelReplication" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nearestneighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file nearestneighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NearestNeighbor " "Found entity 1: NearestNeighbor" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockaveraging.v 1 1 " "Found 1 design units, including 1 entities, in source file blockaveraging.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockAveraging " "Found entity 1: BlockAveraging" {  } { { "BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/BlockAveraging.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessador " "Found entity 1: Coprocessador" {  } { { "Coprocessador.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgrom.v 1 1 " "Found 1 design units, including 1 entities, in source file imgrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImgRom " "Found entity 1: ImgRom" {  } { { "ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ImgRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdram.v 1 1 " "Found 1 design units, including 1 entities, in source file vdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VdRam " "Found entity 1: VdRam" {  } { { "VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VdRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coprocessador " "Elaborating entity \"Coprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756842285600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:main_fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:main_fsm\"" {  } { { "Coprocessador.v" "main_fsm" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285608 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(42) " "Verilog HDL Case Statement warning at Controller.v(42): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Controller.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1756842285610 "|Coprocessador|Controller:main_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Controller.v(42) " "Verilog HDL Case Statement information at Controller.v(42): all case item expressions in this case statement are onehot" {  } { { "Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Controller.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756842285610 "|Coprocessador|Controller:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImgRom ImgRom:rom0 " "Elaborating entity \"ImgRom\" for hierarchy \"ImgRom:rom0\"" {  } { { "Coprocessador.v" "rom0" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImgRom:rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\"" {  } { { "ImgRom.v" "altsyncram_component" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImgRom:rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImgRom:rom0\|altsyncram:altsyncram_component\"" {  } { { "ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImgRom:rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImgRom:rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Img/ExemploPBL.mif " "Parameter \"init_file\" = \"./Img/ExemploPBL.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842285691 ""}  } { { "ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756842285691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ueg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ueg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ueg1 " "Found entity 1: altsyncram_ueg1" {  } { { "db/altsyncram_ueg1.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_ueg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ueg1 ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated " "Elaborating entity \"altsyncram_ueg1\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_ueg1.tdf" "rden_decode" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_ueg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842285967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842285967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_ueg1.tdf" "mux2" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_ueg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842285967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZoomSelection ZoomSelection:resizer " "Elaborating entity \"ZoomSelection\" for hierarchy \"ZoomSelection:resizer\"" {  } { { "Coprocessador.v" "resizer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NearestNeighbor ZoomSelection:resizer\|NearestNeighbor:u_nn " "Elaborating entity \"NearestNeighbor\" for hierarchy \"ZoomSelection:resizer\|NearestNeighbor:u_nn\"" {  } { { "ZoomSelection.v" "u_nn" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ZoomSelection.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 NearestNeighbor.v(21) " "Verilog HDL assignment warning at NearestNeighbor.v(21): truncated value with size 32 to match size of target (9)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286027 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 NearestNeighbor.v(22) " "Verilog HDL assignment warning at NearestNeighbor.v(22): truncated value with size 32 to match size of target (9)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286027 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 NearestNeighbor.v(23) " "Verilog HDL assignment warning at NearestNeighbor.v(23): truncated value with size 9 to match size of target (8)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286027 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 NearestNeighbor.v(24) " "Verilog HDL assignment warning at NearestNeighbor.v(24): truncated value with size 9 to match size of target (8)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286027 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 NearestNeighbor.v(31) " "Verilog HDL assignment warning at NearestNeighbor.v(31): truncated value with size 32 to match size of target (17)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286027 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NearestNeighbor.v(36) " "Verilog HDL assignment warning at NearestNeighbor.v(36): truncated value with size 32 to match size of target (16)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286027 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 NearestNeighbor.v(37) " "Verilog HDL assignment warning at NearestNeighbor.v(37): truncated value with size 17 to match size of target (16)" {  } { { "NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/NearestNeighbor.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286028 "|Coprocessador|ZoomSelection:controller|NearestNeighbor:u_nn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelReplication ZoomSelection:resizer\|PixelReplication:u_pr " "Elaborating entity \"PixelReplication\" for hierarchy \"ZoomSelection:resizer\|PixelReplication:u_pr\"" {  } { { "ZoomSelection.v" "u_pr" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ZoomSelection.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PixelReplication.v(21) " "Verilog HDL assignment warning at PixelReplication.v(21): truncated value with size 32 to match size of target (9)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PixelReplication.v(22) " "Verilog HDL assignment warning at PixelReplication.v(22): truncated value with size 32 to match size of target (9)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 PixelReplication.v(23) " "Verilog HDL assignment warning at PixelReplication.v(23): truncated value with size 9 to match size of target (8)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 PixelReplication.v(24) " "Verilog HDL assignment warning at PixelReplication.v(24): truncated value with size 9 to match size of target (8)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 PixelReplication.v(31) " "Verilog HDL assignment warning at PixelReplication.v(31): truncated value with size 32 to match size of target (17)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PixelReplication.v(36) " "Verilog HDL assignment warning at PixelReplication.v(36): truncated value with size 32 to match size of target (16)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 PixelReplication.v(37) " "Verilog HDL assignment warning at PixelReplication.v(37): truncated value with size 17 to match size of target (16)" {  } { { "PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/PixelReplication.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286030 "|Coprocessador|ZoomSelection:controller|PixelReplication:u_pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation ZoomSelection:resizer\|Decimation:u_dec " "Elaborating entity \"Decimation\" for hierarchy \"ZoomSelection:resizer\|Decimation:u_dec\"" {  } { { "ZoomSelection.v" "u_dec" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ZoomSelection.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Decimation.v(21) " "Verilog HDL assignment warning at Decimation.v(21): truncated value with size 32 to match size of target (7)" {  } { { "Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Decimation.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286032 "|Coprocessador|ZoomSelection:controller|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Decimation.v(22) " "Verilog HDL assignment warning at Decimation.v(22): truncated value with size 32 to match size of target (6)" {  } { { "Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Decimation.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286032 "|Coprocessador|ZoomSelection:controller|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Decimation.v(31) " "Verilog HDL assignment warning at Decimation.v(31): truncated value with size 32 to match size of target (13)" {  } { { "Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Decimation.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286032 "|Coprocessador|ZoomSelection:controller|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Decimation.v(36) " "Verilog HDL assignment warning at Decimation.v(36): truncated value with size 32 to match size of target (16)" {  } { { "Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Decimation.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286032 "|Coprocessador|ZoomSelection:controller|Decimation:u_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAveraging ZoomSelection:resizer\|BlockAveraging:u_ba " "Elaborating entity \"BlockAveraging\" for hierarchy \"ZoomSelection:resizer\|BlockAveraging:u_ba\"" {  } { { "ZoomSelection.v" "u_ba" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ZoomSelection.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BlockAveraging.v(24) " "Verilog HDL assignment warning at BlockAveraging.v(24): truncated value with size 32 to match size of target (7)" {  } { { "BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/BlockAveraging.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286036 "|Coprocessador|ZoomSelection:controller|BlockAveraging:u_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlockAveraging.v(25) " "Verilog HDL assignment warning at BlockAveraging.v(25): truncated value with size 32 to match size of target (6)" {  } { { "BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/BlockAveraging.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286036 "|Coprocessador|ZoomSelection:controller|BlockAveraging:u_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 BlockAveraging.v(35) " "Verilog HDL assignment warning at BlockAveraging.v(35): truncated value with size 32 to match size of target (13)" {  } { { "BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/BlockAveraging.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286036 "|Coprocessador|ZoomSelection:controller|BlockAveraging:u_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BlockAveraging.v(40) " "Verilog HDL assignment warning at BlockAveraging.v(40): truncated value with size 32 to match size of target (16)" {  } { { "BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/BlockAveraging.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286036 "|Coprocessador|ZoomSelection:controller|BlockAveraging:u_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 BlockAveraging.v(42) " "Verilog HDL assignment warning at BlockAveraging.v(42): truncated value with size 10 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/BlockAveraging.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286036 "|Coprocessador|ZoomSelection:controller|BlockAveraging:u_avg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VdRam VdRam:frame_buffer " "Elaborating entity \"VdRam\" for hierarchy \"VdRam:frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "VdRam.v" "altsyncram_component" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"VdRam:frame_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756842286178 ""}  } { { "VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756842286178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvt1 " "Found entity 1: altsyncram_uvt1" {  } { { "db/altsyncram_uvt1.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_uvt1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842286244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842286244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uvt1 VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated " "Elaborating entity \"altsyncram_uvt1\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842286333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842286333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_uvt1.tdf" "decode2" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_uvt1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842286382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842286382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_uvt1.tdf" "rden_decode_b" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_uvt1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756842286432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842286432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|mux_7hb:mux3 " "Elaborating entity \"mux_7hb\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|mux_7hb:mux3\"" {  } { { "db/altsyncram_uvt1.tdf" "mux3" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_uvt1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:vga_inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:vga_inst\"" {  } { { "Coprocessador.v" "vga_inst" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(25) " "Verilog HDL assignment warning at VGAController.v(25): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VGAController.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286445 "|Coprocessador|VGAController:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(29) " "Verilog HDL assignment warning at VGAController.v(29): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VGAController.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286445 "|Coprocessador|VGAController:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAController.v(45) " "Verilog HDL assignment warning at VGAController.v(45): truncated value with size 32 to match size of target (16)" {  } { { "VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/VGAController.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756842286445 "|Coprocessador|VGAController:vga_inst"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a frame_buffer " "Port \"address_a\" does not exist in macrofunction \"frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_b frame_buffer " "Port \"address_b\" does not exist in macrofunction \"frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a frame_buffer " "Port \"data_a\" does not exist in macrofunction \"frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_b frame_buffer " "Port \"q_b\" does not exist in macrofunction \"frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wren_a frame_buffer " "Port \"wren_a\" does not exist in macrofunction \"frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756842286516 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756842286538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756842286653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep  2 16:44:46 2025 " "Processing ended: Tue Sep  2 16:44:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756842286653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756842286653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756842286653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842286653 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756842287378 ""}
