-- generated by newgenasym Mon Aug 31 14:03:31 2020

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity kf128_5_2 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end kf128_5_2;
