//
// File created by:  ncverilog
// Do not modify this file
//
Lab4_test_alu.v
ALU_syn.v
-v
/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v
