{"vcs1":{"timestamp_begin":1684936719.824469023, "rt":2.11, "ut":0.45, "st":0.22}}
{"vcselab":{"timestamp_begin":1684936722.040854245, "rt":1.56, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1684936723.679714653, "rt":0.80, "ut":0.36, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684936719.104940768}
{"VCS_COMP_START_TIME": 1684936719.104940768}
{"VCS_COMP_END_TIME": 1684936727.749575699}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 348300}}
{"stitch_vcselab": {"peak_mem": 222248}}
