<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: arch_imp Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classAXI__Slave_1_1arch__imp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Processes">Processes</a>  </div>
  <div class="headertitle">
<div class="title">arch_imp Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a655ff15956b68ed88b52a952f269c553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a655ff15956b68ed88b52a952f269c553">PROCESS_0</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a973f7a24b3f37478f610ab542f0e5086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a973f7a24b3f37478f610ab542f0e5086">PROCESS_1</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5625666cb3140d01797433f2f6d93982"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a5625666cb3140d01797433f2f6d93982">PROCESS_2</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a4bfd183cdd84fed1accdc6dcabc8fc3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a4bfd183cdd84fed1accdc6dcabc8fc3c">PROCESS_3</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a78c6c876515e14c79fe38dcb286ce0f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a78c6c876515e14c79fe38dcb286ce0f1">PROCESS_4</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aeef87657fc8d27430790f1e6088ab81f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#aeef87657fc8d27430790f1e6088ab81f">PROCESS_5</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7390c9b34974c278e7646b784061d076"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a7390c9b34974c278e7646b784061d076">PROCESS_6</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a1289ac7feb345214b4d44828663ce375"><td class="memItemLeft" align="right" valign="top"><a id="a1289ac7feb345214b4d44828663ce375"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a1289ac7feb345214b4d44828663ce375">PROCESS_30</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa15dde5aebc151787c6952dedf17d84f"><td class="memItemLeft" align="right" valign="top"><a id="aa15dde5aebc151787c6952dedf17d84f"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#aa15dde5aebc151787c6952dedf17d84f">PROCESS_31</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7965a826dbca1b6d27504d55e2d75884"><td class="memItemLeft" align="right" valign="top"><a id="a7965a826dbca1b6d27504d55e2d75884"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a7965a826dbca1b6d27504d55e2d75884">PROCESS_32</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ac14ccb12c84a50ee7368f392225ab00e"><td class="memItemLeft" align="right" valign="top"><a id="ac14ccb12c84a50ee7368f392225ab00e"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ac14ccb12c84a50ee7368f392225ab00e">PROCESS_33</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ac9684af3923924603c8fbe8c28ecad99"><td class="memItemLeft" align="right" valign="top"><a id="ac9684af3923924603c8fbe8c28ecad99"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ac9684af3923924603c8fbe8c28ecad99">PROCESS_34</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a30193e0fd2656ed9de94a82d5f0ab7ea"><td class="memItemLeft" align="right" valign="top"><a id="a30193e0fd2656ed9de94a82d5f0ab7ea"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a30193e0fd2656ed9de94a82d5f0ab7ea">PROCESS_35</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ab0d85c6cff633c702aba12479e118864"><td class="memItemLeft" align="right" valign="top"><a id="ab0d85c6cff633c702aba12479e118864"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ab0d85c6cff633c702aba12479e118864">PROCESS_36</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ae1c25c24be6e4bb7ff78a8ba3b3b557d"><td class="memItemLeft" align="right" valign="top"><a id="ae1c25c24be6e4bb7ff78a8ba3b3b557d"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ae1c25c24be6e4bb7ff78a8ba3b3b557d">PROCESS_37</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">slv_reg0</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg1</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg2</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg3</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg4</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg5</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg6</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg7</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axi_araddr</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg_rden</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aac3a473fe9c4c364df2cc0558016f8f1"><td class="memItemLeft" align="right" valign="top"><a id="aac3a473fe9c4c364df2cc0558016f8f1"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#aac3a473fe9c4c364df2cc0558016f8f1">PROCESS_38</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a92f00d1b43f901f1bf5684d1e79aab84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac7b71a11d3930efefa825493e870d789"><td class="memItemLeft" align="right" valign="top"><a id="ac7b71a11d3930efefa825493e870d789"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ac7b71a11d3930efefa825493e870d789">OPT_MEM_ADDR_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a913a8d777fcc731ba920264a143ec91f"><td class="memItemLeft" align="right" valign="top"><a id="a913a8d777fcc731ba920264a143ec91f"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a913a8d777fcc731ba920264a143ec91f">OPT_MEM_ADDR_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a28dfc22ab630159a7c9fa463b5f2b4ca"><td class="memItemLeft" align="right" valign="top"><a id="a28dfc22ab630159a7c9fa463b5f2b4ca"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a28dfc22ab630159a7c9fa463b5f2b4ca">axi_awaddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a53c007275e21e9d7852ac572da766014"><td class="memItemLeft" align="right" valign="top"><a id="a53c007275e21e9d7852ac572da766014"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a53c007275e21e9d7852ac572da766014">axi_awready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c5e85741a5188b7824a40361a8ce931"><td class="memItemLeft" align="right" valign="top"><a id="a0c5e85741a5188b7824a40361a8ce931"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a0c5e85741a5188b7824a40361a8ce931">axi_wready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5e35e1cee14fe4497335adcba7c3a670"><td class="memItemLeft" align="right" valign="top"><a id="a5e35e1cee14fe4497335adcba7c3a670"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a5e35e1cee14fe4497335adcba7c3a670">axi_bresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a924a96bd5f5dc6a95f5f45085e4dec12"><td class="memItemLeft" align="right" valign="top"><a id="a924a96bd5f5dc6a95f5f45085e4dec12"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a924a96bd5f5dc6a95f5f45085e4dec12">axi_bvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab97a37b565987d95d58436eb801c9d66"><td class="memItemLeft" align="right" valign="top"><a id="ab97a37b565987d95d58436eb801c9d66"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ab97a37b565987d95d58436eb801c9d66">axi_araddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8f99ee31beafc78c5e4bbc31f24a4480"><td class="memItemLeft" align="right" valign="top"><a id="a8f99ee31beafc78c5e4bbc31f24a4480"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a8f99ee31beafc78c5e4bbc31f24a4480">axi_arready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6ccf9da6871721fad890275fa2825342"><td class="memItemLeft" align="right" valign="top"><a id="a6ccf9da6871721fad890275fa2825342"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a6ccf9da6871721fad890275fa2825342">axi_rdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5d49d00a432646a90f8fd06b0811e2c1"><td class="memItemLeft" align="right" valign="top"><a id="a5d49d00a432646a90f8fd06b0811e2c1"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a5d49d00a432646a90f8fd06b0811e2c1">axi_rresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3a54bfef6521813b7cbfca9a0fdf902e"><td class="memItemLeft" align="right" valign="top"><a id="a3a54bfef6521813b7cbfca9a0fdf902e"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a3a54bfef6521813b7cbfca9a0fdf902e">axi_rvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1668dcb3e2ce350b8bc9f8599a0bbb9b"><td class="memItemLeft" align="right" valign="top"><a id="a1668dcb3e2ce350b8bc9f8599a0bbb9b"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a1668dcb3e2ce350b8bc9f8599a0bbb9b">slv_reg_rden</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad261e63a084b767c3996f6158d268dc9"><td class="memItemLeft" align="right" valign="top"><a id="ad261e63a084b767c3996f6158d268dc9"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ad261e63a084b767c3996f6158d268dc9">slv_reg_wren</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a39c0826b0e5c79cc55f9811c2c2a4cd1"><td class="memItemLeft" align="right" valign="top"><a id="a39c0826b0e5c79cc55f9811c2c2a4cd1"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a39c0826b0e5c79cc55f9811c2c2a4cd1">byte_index</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab7f7aae104bc50fc08359a3c4bb451f6"><td class="memItemLeft" align="right" valign="top"><a id="ab7f7aae104bc50fc08359a3c4bb451f6"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ab7f7aae104bc50fc08359a3c4bb451f6">slv_reg0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7d84f939b75dec28cd590b4a286914c4"><td class="memItemLeft" align="right" valign="top"><a id="a7d84f939b75dec28cd590b4a286914c4"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a7d84f939b75dec28cd590b4a286914c4">slv_reg1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad7c7c18da533f9221c7c7a290f5e310"><td class="memItemLeft" align="right" valign="top"><a id="aad7c7c18da533f9221c7c7a290f5e310"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#aad7c7c18da533f9221c7c7a290f5e310">slv_reg2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae02674e9c0229668e2d02aee1045a889"><td class="memItemLeft" align="right" valign="top"><a id="ae02674e9c0229668e2d02aee1045a889"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#ae02674e9c0229668e2d02aee1045a889">slv_reg3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a71297c919468360971be0af51c462a15"><td class="memItemLeft" align="right" valign="top"><a id="a71297c919468360971be0af51c462a15"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a71297c919468360971be0af51c462a15">slv_reg4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a63c06a4adba0df062f30a00904a34420"><td class="memItemLeft" align="right" valign="top"><a id="a63c06a4adba0df062f30a00904a34420"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a63c06a4adba0df062f30a00904a34420">slv_reg5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5dc67ac2afbd961c5f9213c670f3282a"><td class="memItemLeft" align="right" valign="top"><a id="a5dc67ac2afbd961c5f9213c670f3282a"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a5dc67ac2afbd961c5f9213c670f3282a">slv_reg6</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abdb9aadcca463953c943013561f05e60"><td class="memItemLeft" align="right" valign="top"><a id="abdb9aadcca463953c943013561f05e60"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#abdb9aadcca463953c943013561f05e60">slv_reg7</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a700d3a458a79fe96f35af4be56a126fb"><td class="memItemLeft" align="right" valign="top"><a id="a700d3a458a79fe96f35af4be56a126fb"></a>
<a class="el" href="classAXI__Slave_1_1arch__imp.html#a700d3a458a79fe96f35af4be56a126fb">reg_data_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00140">140</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a655ff15956b68ed88b52a952f269c553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a655ff15956b68ed88b52a952f269c553">&#9670;&nbsp;</a></span>PROCESS_0()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement axi_awready generation axi_awready is asserted for one S_AXI_ACLK clock cycle when both S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is de-asserted when reset is low. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00189">189</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="a973f7a24b3f37478f610ab542f0e5086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973f7a24b3f37478f610ab542f0e5086">&#9670;&nbsp;</a></span>PROCESS_1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement axi_awaddr latching This process is used to latch the address when both S_AXI_AWVALID and S_AXI_WVALID are valid. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00211">211</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="a5625666cb3140d01797433f2f6d93982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5625666cb3140d01797433f2f6d93982">&#9670;&nbsp;</a></span>PROCESS_2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement axi_wready generation axi_wready is asserted for one S_AXI_ACLK clock cycle when both S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is de-asserted when reset is low. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00229">229</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="a4bfd183cdd84fed1accdc6dcabc8fc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfd183cdd84fed1accdc6dcabc8fc3c">&#9670;&nbsp;</a></span>PROCESS_3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement memory mapped register select and write logic generation The write data is accepted and written to memory mapped registers when axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to select byte enables of slave registers while writing. These registers are cleared when reset (active low) is applied. Slave register write enable is asserted when valid address and data are available and the slave is ready to accept the write address and write data. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00262">262</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="a78c6c876515e14c79fe38dcb286ce0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c6c876515e14c79fe38dcb286ce0f1">&#9670;&nbsp;</a></span>PROCESS_4()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement write response logic generation The write response and response valid signals are asserted by the slave when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. <br  />
 This marks the acceptance of address and indicates the status of write transaction. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00285">285</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="aeef87657fc8d27430790f1e6088ab81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef87657fc8d27430790f1e6088ab81f">&#9670;&nbsp;</a></span>PROCESS_5()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement axi_arready generation axi_arready is asserted for one S_AXI_ACLK clock cycle when S_AXI_ARVALID is asserted. axi_awready is de-asserted when reset (active low) is asserted. The read address is also latched when S_AXI_ARVALID is asserted. axi_araddr is reset to zero on reset assertion. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00312">312</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="a7390c9b34974c278e7646b784061d076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7390c9b34974c278e7646b784061d076">&#9670;&nbsp;</a></span>PROCESS_6()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement axi_arvalid generation axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both S_AXI_ARVALID and axi_arready are asserted. The slave registers data are available on the axi_rdata bus at this instance. The assertion of axi_rvalid marks the validity of read data on the bus and axi_rresp indicates the status of read transaction.axi_rvalid is deasserted on reset (active low). axi_rresp and axi_rdata are cleared to zero on reset (active low). </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00337">337</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a92f00d1b43f901f1bf5684d1e79aab84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f00d1b43f901f1bf5684d1e79aab84">&#9670;&nbsp;</a></span>ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a> <b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Example-specific design signals local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH ADDR_LSB is used for addressing 32/64 bit registers/memories ADDR_LSB = 2 for 32 bits (n downto 2) ADDR_LSB = 3 for 64 bits (n downto 3) </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00159">159</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAXI__Slave.html">AXI_Slave</a></li><li class="navelem"><a class="el" href="classAXI__Slave_1_1arch__imp.html">arch_imp</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
