<stg><name>AXI_SPI_DRIVER</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="23">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="1" to="7">
<condition id="21">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="1" to="8">
<condition id="22">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="6">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="6" to="7">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="8" to="9">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="9" to="10">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="10" to="11">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="11" to="12">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="12" to="7">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUT_r) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @AXI_SPI_DRIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecReset(i4* @state, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4">
<![CDATA[
:6  %state_load = load i4* @state, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
:7  switch i4 %state_load, label %._crit_edge [
    i4 0, label %1
    i4 1, label %2
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %OUT_addr_1 = getelementptr inbounds i32* %OUT_r, i64 28

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %OUT_addr_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_1_req"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  store i4 2, i4* @state, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %OUT_addr = getelementptr inbounds i32* %OUT_r, i64 24

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %OUT_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  store i4 1, i4* @state, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %OUT_addr_1, i32 65534, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="31" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %OUT_addr, i32 6, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="39" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="40" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="41" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr) nounwind

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="OUT_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="OUT_r"/></StgValue>
</port>
<port id="58" name="state" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="_ssdm_op_SpecClockDomain" to="StgValue_13" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="default" to="StgValue_13" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="empty" to="StgValue_13" fromId="63" toId="13">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecBitsMap" to="StgValue_14" fromId="65" toId="14">
</dataflow>
<dataflow id="67" from="OUT_r" to="StgValue_14" fromId="57" toId="14">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecTopModule" to="StgValue_15" fromId="68" toId="15">
</dataflow>
<dataflow id="71" from="AXI_SPI_DRIVER_str" to="StgValue_15" fromId="70" toId="15">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="StgValue_16" fromId="72" toId="16">
</dataflow>
<dataflow id="75" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="77" from="p_str" to="StgValue_16" fromId="76" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="81" from="p_str1" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="85" from="p_str2" to="StgValue_16" fromId="84" toId="16">
</dataflow>
<dataflow id="86" from="p_str1" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="87" from="p_str1" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_74" to="StgValue_16" fromId="74" toId="16">
</dataflow>
<dataflow id="92" from="p_str1" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="93" from="p_str1" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="StgValue_17" fromId="72" toId="17">
</dataflow>
<dataflow id="95" from="OUT_r" to="StgValue_17" fromId="57" toId="17">
</dataflow>
<dataflow id="97" from="p_str3" to="StgValue_17" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_74" to="StgValue_17" fromId="74" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_74" to="StgValue_17" fromId="74" toId="17">
</dataflow>
<dataflow id="100" from="p_str1" to="StgValue_17" fromId="80" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_74" to="StgValue_17" fromId="74" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="StgValue_17" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="p_str4" to="StgValue_17" fromId="104" toId="17">
</dataflow>
<dataflow id="107" from="p_str5" to="StgValue_17" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="p_str1" to="StgValue_17" fromId="80" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="114" from="p_str1" to="StgValue_17" fromId="80" toId="17">
</dataflow>
<dataflow id="115" from="p_str1" to="StgValue_17" fromId="80" toId="17">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecReset" to="StgValue_18" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="state" to="StgValue_18" fromId="58" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_119" to="StgValue_18" fromId="119" toId="18">
</dataflow>
<dataflow id="121" from="p_str1" to="StgValue_18" fromId="80" toId="18">
</dataflow>
<dataflow id="122" from="state" to="state_load" fromId="58" toId="19">
</dataflow>
<dataflow id="123" from="state_load" to="StgValue_20" fromId="19" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="StgValue_20" fromId="124" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_126" to="StgValue_20" fromId="126" toId="20">
</dataflow>
<dataflow id="128" from="OUT_r" to="OUT_addr_1" fromId="57" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_129" to="OUT_addr_1" fromId="129" toId="21">
</dataflow>
<dataflow id="132" from="_ssdm_op_WriteReq.m_axi.i32P" to="OUT_addr_1_req" fromId="131" toId="22">
</dataflow>
<dataflow id="133" from="OUT_addr_1" to="OUT_addr_1_req" fromId="21" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_119" to="OUT_addr_1_req" fromId="119" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="StgValue_23" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="state" to="StgValue_23" fromId="58" toId="23">
</dataflow>
<dataflow id="138" from="OUT_r" to="OUT_addr" fromId="57" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_139" to="OUT_addr" fromId="139" toId="24">
</dataflow>
<dataflow id="141" from="_ssdm_op_WriteReq.m_axi.i32P" to="OUT_addr_req" fromId="131" toId="25">
</dataflow>
<dataflow id="142" from="OUT_addr" to="OUT_addr_req" fromId="24" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_119" to="OUT_addr_req" fromId="119" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_126" to="StgValue_26" fromId="126" toId="26">
</dataflow>
<dataflow id="145" from="state" to="StgValue_26" fromId="58" toId="26">
</dataflow>
<dataflow id="147" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_27" fromId="146" toId="27">
</dataflow>
<dataflow id="148" from="OUT_addr_1" to="StgValue_27" fromId="21" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_149" to="StgValue_27" fromId="149" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_151" to="StgValue_27" fromId="151" toId="27">
</dataflow>
<dataflow id="154" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_1_resp" fromId="153" toId="28">
</dataflow>
<dataflow id="155" from="OUT_addr_1" to="OUT_addr_1_resp" fromId="21" toId="28">
</dataflow>
<dataflow id="156" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_1_resp" fromId="153" toId="29">
</dataflow>
<dataflow id="157" from="OUT_addr_1" to="OUT_addr_1_resp" fromId="21" toId="29">
</dataflow>
<dataflow id="158" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_1_resp" fromId="153" toId="30">
</dataflow>
<dataflow id="159" from="OUT_addr_1" to="OUT_addr_1_resp" fromId="21" toId="30">
</dataflow>
<dataflow id="160" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_1_resp" fromId="153" toId="31">
</dataflow>
<dataflow id="161" from="OUT_addr_1" to="OUT_addr_1_resp" fromId="21" toId="31">
</dataflow>
<dataflow id="162" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_1_resp" fromId="153" toId="32">
</dataflow>
<dataflow id="163" from="OUT_addr_1" to="OUT_addr_1_resp" fromId="21" toId="32">
</dataflow>
<dataflow id="164" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_resp" fromId="153" toId="34">
</dataflow>
<dataflow id="165" from="OUT_addr" to="OUT_addr_resp" fromId="24" toId="34">
</dataflow>
<dataflow id="166" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_37" fromId="146" toId="37">
</dataflow>
<dataflow id="167" from="OUT_addr" to="StgValue_37" fromId="24" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_168" to="StgValue_37" fromId="168" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_151" to="StgValue_37" fromId="151" toId="37">
</dataflow>
<dataflow id="171" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_resp" fromId="153" toId="38">
</dataflow>
<dataflow id="172" from="OUT_addr" to="OUT_addr_resp" fromId="24" toId="38">
</dataflow>
<dataflow id="173" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_resp" fromId="153" toId="39">
</dataflow>
<dataflow id="174" from="OUT_addr" to="OUT_addr_resp" fromId="24" toId="39">
</dataflow>
<dataflow id="175" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_resp" fromId="153" toId="40">
</dataflow>
<dataflow id="176" from="OUT_addr" to="OUT_addr_resp" fromId="24" toId="40">
</dataflow>
<dataflow id="177" from="_ssdm_op_WriteResp.m_axi.i32P" to="OUT_addr_resp" fromId="153" toId="41">
</dataflow>
<dataflow id="178" from="OUT_addr" to="OUT_addr_resp" fromId="24" toId="41">
</dataflow>
<dataflow id="179" from="state_load" to="StgValue_1" fromId="19" toId="1">
</dataflow>
<dataflow id="180" from="state_load" to="StgValue_7" fromId="19" toId="7">
</dataflow>
</dataflows>


</stg>
