--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     9.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.692ns (0.014 - 0.706)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y2.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y2.G2       net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X60Y2.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.195ns logic, 0.385ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y2.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y2.BX       net (fanout=2)        0.519   ftop/clkN210/unlock2
    SLICE_X60Y2.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.833ns logic, 0.519ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.994ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y2.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y2.BX       net (fanout=2)        0.415   ftop/clkN210/unlock2
    SLICE_X60Y2.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.579ns logic, 0.415ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.547ns (0.018 - 0.565)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y2.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y2.G2       net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X60Y2.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.869ns logic, 0.308ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 261045 paths analyzed, 4365 endpoints analyzed, 1526 failing endpoints
 1526 timing errors detected. (1516 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.166ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.020ns (Levels of Logic = 9)
  Clock Path Skew:      -0.146ns (0.678 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y106.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X93Y108.F4     net (fanout=4)        0.952   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.F1     net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     13.020ns (6.169ns logic, 6.851ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.007ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X109Y122.G2    net (fanout=3)        1.492   ftop/gbe0/rxHdr_sV<66>
    SLICE_X109Y122.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_5
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.092ns logic, 6.915ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.007ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X109Y122.G2    net (fanout=3)        1.492   ftop/gbe0/rxHdr_sV<66>
    SLICE_X109Y122.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_4
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.092ns logic, 6.915ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.853ns (Levels of Logic = 9)
  Clock Path Skew:      -0.146ns (0.678 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y107.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X93Y108.F1     net (fanout=4)        0.785   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.F1     net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.853ns (6.169ns logic, 6.684ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.789ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (0.678 - 0.845)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y110.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X100Y113.F1    net (fanout=4)        0.740   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X100Y113.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X96Y109.F2     net (fanout=1)        0.503   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (6.234ns logic, 6.555ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.788ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.699 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y106.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X93Y108.F4     net (fanout=4)        0.952   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.F1     net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y89.G3     net (fanout=59)       1.774   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y89.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X100Y91.SR     net (fanout=1)        0.748   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X100Y91.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     12.788ns (6.224ns logic, 6.564ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.756ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.678 - 0.783)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y109.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X94Y106.G1     net (fanout=2)        0.886   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X94Y106.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X96Y109.F4     net (fanout=1)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.756ns (6.252ns logic, 6.504ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.680ns (Levels of Logic = 9)
  Clock Path Skew:      -0.174ns (0.678 - 0.852)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y112.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X100Y113.F3    net (fanout=2)        0.556   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X100Y113.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X96Y109.F2     net (fanout=1)        0.503   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.680ns (6.309ns logic, 6.371ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/rxDCPmt_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.725ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/rxDCPmt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y130.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X109Y122.F2    net (fanout=3)        1.294   ftop/gbe0/rxHdr_sV<65>
    SLICE_X109Y122.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.725ns (6.008ns logic, 6.717ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/rxDCPmt_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.725ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/rxDCPmt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y130.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X109Y122.F2    net (fanout=3)        1.294   ftop/gbe0/rxHdr_sV<65>
    SLICE_X109Y122.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.725ns (6.008ns logic, 6.717ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.709ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.678 - 0.783)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y109.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X93Y108.F2     net (fanout=2)        0.615   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.F1     net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.709ns (6.195ns logic, 6.514ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.695ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.678 - 0.783)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y109.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X93Y108.F3     net (fanout=2)        0.526   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.F1     net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.695ns (6.270ns logic, 6.425ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_6 (FF)
  Destination:          ftop/gbe0/rxDCPmt_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.711ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.408 - 0.486)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_6 to ftop/gbe0/rxDCPmt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y133.YQ    Tcko                  0.524   ftop/gbe0/macAddress<7>
                                                       ftop/gbe0/macAddress_6
    SLICE_X109Y123.G4    net (fanout=2)        1.398   ftop/gbe0/macAddress<6>
    SLICE_X109Y123.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.711ns (5.890ns logic, 6.821ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_6 (FF)
  Destination:          ftop/gbe0/rxDCPmt_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.711ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.408 - 0.486)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_6 to ftop/gbe0/rxDCPmt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y133.YQ    Tcko                  0.524   ftop/gbe0/macAddress<7>
                                                       ftop/gbe0/macAddress_6
    SLICE_X109Y123.G4    net (fanout=2)        1.398   ftop/gbe0/macAddress<6>
    SLICE_X109Y123.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.711ns (5.890ns logic, 6.821ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.521ns (Levels of Logic = 8)
  Clock Path Skew:      -0.225ns (0.678 - 0.903)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y109.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X101Y112.F2    net (fanout=6)        0.846   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X94Y111.F4     net (fanout=1)        0.747   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X94Y111.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X96Y111.G3     net (fanout=5)        0.377   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y89.G2     net (fanout=59)       1.826   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X100Y88.SR     net (fanout=1)        0.983   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X100Y88.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.521ns (5.633ns logic, 6.888ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.621ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.699 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y107.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X93Y108.F1     net (fanout=4)        0.785   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.F1     net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036893
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X97Y111.F4     net (fanout=3)        0.319   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X97Y111.X      Tilo                  0.562   ftop/gbe0/N98
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X96Y111.G4     net (fanout=1)        0.075   ftop/gbe0/N98
    SLICE_X96Y111.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X96Y111.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X96Y111.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.G4     net (fanout=5)        0.501   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X99Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y99.G4      net (fanout=15)       0.591   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.G1      net (fanout=7)        0.702   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y89.G3     net (fanout=59)       1.774   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y89.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X100Y91.SR     net (fanout=1)        0.748   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X100Y91.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     12.621ns (6.224ns logic, 6.397ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/rxDCPmt_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.638ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/rxDCPmt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X109Y122.G4    net (fanout=3)        1.198   ftop/gbe0/rxHdr_sV<67>
    SLICE_X109Y122.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (6.017ns logic, 6.621ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/rxDCPmt_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.638ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/rxDCPmt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X109Y122.G4    net (fanout=3)        1.198   ftop/gbe0/rxHdr_sV<67>
    SLICE_X109Y122.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y123.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (6.017ns logic, 6.621ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxDCPmt_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.632ns (Levels of Logic = 16)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxDCPmt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X109Y123.F3    net (fanout=3)        1.230   ftop/gbe0/rxHdr_sV<68>
    SLICE_X109Y123.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (5.979ns logic, 6.653ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxDCPmt_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.632ns (Levels of Logic = 16)
  Clock Path Skew:      -0.099ns (0.408 - 0.507)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxDCPmt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X109Y123.F3    net (fanout=3)        1.230   ftop/gbe0/rxHdr_sV<68>
    SLICE_X109Y123.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y124.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y125.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.G3    net (fanout=3)        0.611   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y129.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y129.F2    net (fanout=2)        0.335   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y129.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X107Y122.F2    net (fanout=12)       0.840   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X107Y122.X     Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X109Y111.G2    net (fanout=30)       0.727   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
    SLICE_X109Y111.Y     Tilo                  0.561   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X109Y111.F1    net (fanout=11)       1.225   ftop/gbe0/N35
    SLICE_X109Y111.X     Tilo                  0.562   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X109Y112.CE    net (fanout=4)        1.685   ftop/gbe0/rxDCPmt_EN
    SLICE_X109Y112.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (5.979ns logic, 6.653ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 0)
  Clock Path Skew:      6.244ns (7.026 - 0.782)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X105Y178.BX    net (fanout=1)        0.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X105Y178.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (1.212ns logic, 0.270ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 0)
  Clock Path Skew:      6.262ns (7.032 - 0.770)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X106Y180.BX    net (fanout=1)        0.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X106Y180.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (1.252ns logic, 0.292ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 0)
  Clock Path Skew:      6.249ns (7.042 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X108Y180.BX    net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (1.252ns logic, 0.460ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      6.268ns (7.026 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X105Y178.BY    net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X105Y178.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.272ns logic, 0.460ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.287ns (Levels of Logic = 0)
  Clock Path Skew:      6.228ns (7.018 - 0.790)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X105Y184.BX    net (fanout=1)        4.075   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X105Y184.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (1.212ns logic, 4.075ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 0)
  Clock Path Skew:      6.228ns (7.018 - 0.790)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X105Y184.BY    net (fanout=1)        4.030   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X105Y184.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (1.272ns logic, 4.030ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 0)
  Clock Path Skew:      6.250ns (7.032 - 0.782)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X106Y180.BY    net (fanout=1)        4.046   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X106Y180.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (1.287ns logic, 4.046ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.428ns (Levels of Logic = 0)
  Clock Path Skew:      6.236ns (7.029 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X107Y185.BX    net (fanout=1)        4.216   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X107Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (1.212ns logic, 4.216ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 0)
  Clock Path Skew:      6.262ns (7.042 - 0.780)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X108Y180.BY    net (fanout=1)        4.202   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (1.287ns logic, 4.202ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.529ns (Levels of Logic = 0)
  Clock Path Skew:      6.259ns (7.029 - 0.770)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X107Y185.BY    net (fanout=1)        4.257   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X107Y185.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.529ns (1.272ns logic, 4.257ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.355 - 0.293)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X98Y82.BY      net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X98Y82.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.355 - 0.293)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X98Y82.BY      net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X98Y82.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.296 - 0.276)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14
    SLICE_X92Y84.BY      net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
    SLICE_X92Y84.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.296 - 0.276)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14
    SLICE_X92Y84.BY      net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
    SLICE_X92Y84.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.290ns logic, 0.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.492 - 0.352)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y96.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespAF/dSyncReg1_1
    SLICE_X101Y97.BX     net (fanout=1)        0.302   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
    SLICE_X101Y97.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y82.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15
    SLICE_X94Y83.BY      net (fanout=2)        0.343   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
    SLICE_X94Y83.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<15>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.289ns logic, 0.343ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y82.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15
    SLICE_X94Y83.BY      net (fanout=2)        0.343   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
    SLICE_X94Y83.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<15>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.290ns logic, 0.343ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_21 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.468 - 0.356)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_21 to ftop/gbe0/rxDCPMesg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y117.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<21>
                                                       ftop/gbe0/rxDCPMesg_21
    SLICE_X105Y114.BX    net (fanout=3)        0.302   ftop/gbe0/rxDCPMesg<21>
    SLICE_X105Y114.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.046 - 0.020)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X96Y92.BY      net (fanout=2)        0.333   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X96Y92.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.046 - 0.020)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X96Y92.BY      net (fanout=2)        0.333   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X96Y92.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.348ns logic, 0.333ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_0/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_0/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X108Y114.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X108Y114.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X108Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X108Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X108Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X108Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X104Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X104Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X104Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X104Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X104Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X104Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2526 paths analyzed, 482 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.990ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.661 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y59.CE     net (fanout=23)       1.799   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (3.004ns logic, 4.953ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.661 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y59.CE     net (fanout=23)       1.799   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (3.004ns logic, 4.953ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.671 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=23)       1.768   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.926ns (3.004ns logic, 4.922ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.671 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=23)       1.768   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.926ns (3.004ns logic, 4.922ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.671 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y58.CE     net (fanout=23)       1.768   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y58.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.926ns (3.004ns logic, 4.922ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.690 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y61.CE     net (fanout=23)       1.774   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y61.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.932ns (3.004ns logic, 4.928ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.690 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y60.CE     net (fanout=23)       1.774   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y60.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.932ns (3.004ns logic, 4.928ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.690 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y61.CE     net (fanout=23)       1.774   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y61.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      7.932ns (3.004ns logic, 4.928ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.671 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y58.CE     net (fanout=23)       1.564   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y58.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (3.004ns logic, 4.718ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.705 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y62.CE     net (fanout=23)       1.363   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y62.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (3.004ns logic, 4.517ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.005 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y71.G3     net (fanout=4)        0.757   ftop/gbe0/gmac/N31
    SLICE_X112Y71.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y77.G3     net (fanout=9)        0.910   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y77.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X110Y86.BY     net (fanout=1)        1.134   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X110Y86.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (2.844ns logic, 4.524ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.005 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y71.G3     net (fanout=4)        0.757   ftop/gbe0/gmac/N31
    SLICE_X112Y71.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y77.G3     net (fanout=9)        0.910   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y77.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X110Y86.BY     net (fanout=1)        1.134   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X110Y86.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (2.843ns logic, 4.524ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.411 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y59.CE     net (fanout=23)       1.799   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (3.076ns logic, 4.181ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.411 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y59.CE     net (fanout=23)       1.799   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (3.076ns logic, 4.181ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.421 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=23)       1.768   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.226ns (3.076ns logic, 4.150ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.421 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y58.CE     net (fanout=23)       1.768   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y58.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.226ns (3.076ns logic, 4.150ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.421 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=23)       1.768   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.226ns (3.076ns logic, 4.150ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.612 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y85.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.F1     net (fanout=3)        1.123   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y60.CE     net (fanout=23)       1.060   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y60.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (3.004ns logic, 4.214ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.440 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y61.CE     net (fanout=23)       1.774   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y61.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (3.076ns logic, 4.156ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.440 - 0.507)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y70.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y68.F3     net (fanout=3)        0.351   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y68.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.F1     net (fanout=1)        0.600   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X113Y68.G2     net (fanout=4)        0.730   ftop/gbe0/gmac/N31
    SLICE_X113Y68.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y71.F4     net (fanout=34)       0.701   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y71.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y60.CE     net (fanout=23)       1.774   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y60.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (3.076ns logic, 4.156ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.445 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y85.G3     net (fanout=13)       0.331   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.418ns logic, 0.331ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.445 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y85.G3     net (fanout=13)       0.331   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.418ns logic, 0.331ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.445 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y84.G3     net (fanout=13)       0.331   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y84.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.418ns logic, 0.331ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.445 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y84.G3     net (fanout=13)       0.331   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y84.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.418ns logic, 0.331ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.432 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y86.G3     net (fanout=13)       0.366   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.418ns logic, 0.366ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.432 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y86.G3     net (fanout=13)       0.366   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.418ns logic, 0.366ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.518 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y62.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X113Y61.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X113Y61.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.535 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y63.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X113Y63.BX     net (fanout=2)        0.360   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X113Y63.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.479ns logic, 0.360ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.429 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y84.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X108Y85.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X108Y85.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.064 - 0.054)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y63.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X112Y62.BX     net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X112Y62.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.083 - 0.080)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y75.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X113Y77.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X113Y77.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y81.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X108Y80.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X108Y80.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.429 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y84.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X108Y85.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X108Y85.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.064 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y64.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X112Y63.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X112Y63.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.518 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y62.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X113Y61.BY     net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X113Y61.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.599ns logic, 0.324ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.535 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y63.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X113Y63.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X113Y63.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.599ns logic, 0.344ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X109Y64.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X109Y64.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y89.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y89.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.445 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y89.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y85.CE     net (fanout=20)       0.531   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y85.CLK    Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.419ns logic, 0.531ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X113Y78.BY     net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X113Y78.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.541ns logic, 0.315ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y86.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y86.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y86.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y86.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y87.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y87.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y87.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y87.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y85.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y85.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y85.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y85.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y81.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y81.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y81.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y81.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4269043 paths analyzed, 51080 endpoints analyzed, 2406 failing endpoints
 2406 timing errors detected. (2406 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.118ns.
--------------------------------------------------------------------------------
Slack (setup path):     -8.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      19.887ns (Levels of Logic = 9)
  Clock Path Skew:      -0.231ns (0.758 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X60Y110.G2     net (fanout=10)       2.018   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y110.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X64Y107.F1     net (fanout=5)        1.455   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X64Y107.X      Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X53Y111.CE     net (fanout=1)        1.053   ftop/cp/wci_respF_14_DEQ
    SLICE_X53Y111.CLK    Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     19.887ns (5.992ns logic, 13.895ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      19.591ns (Levels of Logic = 11)
  Clock Path Skew:      -0.259ns (0.730 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y134.G1     net (fanout=40)       1.443   ftop/cp/cpRespF/d0h
    SLICE_X76Y134.Y      Tilo                  0.616   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X76Y134.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X76Y134.CLK    Tfck                  0.656   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     19.591ns (7.070ns logic, 12.521ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      19.372ns (Levels of Logic = 11)
  Clock Path Skew:      -0.259ns (0.730 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y135.G4     net (fanout=40)       1.346   ftop/cp/cpRespF/d0h
    SLICE_X77Y135.Y      Tilo                  0.561   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X77Y135.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X77Y135.CLK    Tfck                  0.602   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     19.372ns (6.961ns logic, 12.411ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          12.000ns
  Data Path Delay:      19.371ns (Levels of Logic = 11)
  Clock Path Skew:      -0.259ns (0.730 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y134.G4     net (fanout=40)       1.346   ftop/cp/cpRespF/d0h
    SLICE_X77Y134.Y      Tilo                  0.561   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X77Y134.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<32>_SW0/O
    SLICE_X77Y134.CLK    Tfck                  0.602   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32_rstpot
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     19.371ns (6.961ns logic, 12.410ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_17 (FF)
  Requirement:          12.000ns
  Data Path Delay:      19.146ns (Levels of Logic = 11)
  Clock Path Skew:      -0.342ns (0.647 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y134.G3     net (fanout=40)       0.998   ftop/cp/cpRespF/d0h
    SLICE_X84Y134.Y      Tilo                  0.616   ftop/cp_server_response_get<17>
                                                       ftop/cp/cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X84Y134.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<17>_SW0/O
    SLICE_X84Y134.CLK    Tfck                  0.656   ftop/cp_server_response_get<17>
                                                       ftop/cp/cpRespF/data0_reg_17_rstpot
                                                       ftop/cp/cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     19.146ns (7.070ns logic, 12.076ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 11)
  Clock Path Skew:      -0.277ns (0.712 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y135.G1     net (fanout=40)       1.032   ftop/cp/cpRespF/d0h
    SLICE_X80Y135.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X80Y135.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X80Y135.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.070ns logic, 12.096ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.936ns (Levels of Logic = 11)
  Clock Path Skew:      -0.338ns (0.651 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y128.G3     net (fanout=40)       0.788   ftop/cp/cpRespF/d0h
    SLICE_X82Y128.Y      Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X82Y128.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X82Y128.CLK    Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.936ns (7.070ns logic, 11.866ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.960ns (Levels of Logic = 11)
  Clock Path Skew:      -0.277ns (0.712 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X81Y134.G4     net (fanout=40)       0.935   ftop/cp/cpRespF/d0h
    SLICE_X81Y134.Y      Tilo                  0.561   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X81Y134.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X81Y134.CLK    Tfck                  0.602   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.960ns (6.961ns logic, 11.999ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.902ns (Levels of Logic = 11)
  Clock Path Skew:      -0.309ns (0.680 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y134.G3     net (fanout=40)       0.754   ftop/cp/cpRespF/d0h
    SLICE_X82Y134.Y      Tilo                  0.616   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X82Y134.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X82Y134.CLK    Tfck                  0.656   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     18.902ns (7.070ns logic, 11.832ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.888ns (Levels of Logic = 11)
  Clock Path Skew:      -0.309ns (0.680 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y135.G3     net (fanout=40)       0.754   ftop/cp/cpRespF/d0h
    SLICE_X82Y135.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X82Y135.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X82Y135.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     18.888ns (7.070ns logic, 11.818ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.917ns (Levels of Logic = 11)
  Clock Path Skew:      -0.272ns (0.717 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y134.G3     net (fanout=40)       0.769   ftop/cp/cpRespF/d0h
    SLICE_X78Y134.Y      Tilo                  0.616   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X78Y134.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X78Y134.CLK    Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.917ns (7.070ns logic, 11.847ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.835ns (Levels of Logic = 11)
  Clock Path Skew:      -0.309ns (0.680 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X83Y134.G3     net (fanout=40)       0.810   ftop/cp/cpRespF/d0h
    SLICE_X83Y134.Y      Tilo                  0.561   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X83Y134.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X83Y134.CLK    Tfck                  0.602   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     18.835ns (6.961ns logic, 11.874ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.832ns (Levels of Logic = 11)
  Clock Path Skew:      -0.309ns (0.680 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X83Y135.G2     net (fanout=40)       0.806   ftop/cp/cpRespF/d0h
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X83Y135.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X83Y135.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     18.832ns (6.961ns logic, 11.871ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.847ns (Levels of Logic = 11)
  Clock Path Skew:      -0.286ns (0.703 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y130.G1     net (fanout=40)       0.699   ftop/cp/cpRespF/d0h
    SLICE_X78Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X78Y130.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X78Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.847ns (7.070ns logic, 11.777ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.833ns (Levels of Logic = 11)
  Clock Path Skew:      -0.286ns (0.703 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y131.G1     net (fanout=40)       0.699   ftop/cp/cpRespF/d0h
    SLICE_X78Y131.Y      Tilo                  0.616   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X78Y131.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X78Y131.CLK    Tfck                  0.656   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     18.833ns (7.070ns logic, 11.763ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.761ns (Levels of Logic = 10)
  Clock Path Skew:      -0.350ns (0.639 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y130.G3     net (fanout=7)        1.273   ftop/cp/cpRespF_ENQ
    SLICE_X81Y130.Y      Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X84Y131.F1     net (fanout=40)       1.362   ftop/cp/cpRespF/d0di
    SLICE_X84Y131.CLK    Tfck                  0.656   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.761ns (6.399ns logic, 12.362ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.761ns (Levels of Logic = 10)
  Clock Path Skew:      -0.350ns (0.639 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y130.G3     net (fanout=7)        1.273   ftop/cp/cpRespF_ENQ
    SLICE_X81Y130.Y      Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X84Y130.F1     net (fanout=40)       1.362   ftop/cp/cpRespF/d0di
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4_rstpot
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     18.761ns (6.399ns logic, 12.362ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.725ns (Levels of Logic = 11)
  Clock Path Skew:      -0.350ns (0.639 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G4     net (fanout=40)       0.577   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X84Y130.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<4>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4_rstpot
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     18.725ns (7.070ns logic, 11.655ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.747ns (Levels of Logic = 11)
  Clock Path Skew:      -0.314ns (0.675 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y129.G1     net (fanout=40)       0.613   ftop/cp/cpRespF/d0h
    SLICE_X80Y129.Y      Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X80Y129.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X80Y129.CLK    Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     18.747ns (7.070ns logic, 11.677ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.711ns (Levels of Logic = 11)
  Clock Path Skew:      -0.350ns (0.639 - 0.989)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y126.YQ     Tcko                  0.596   ftop/cp/wci_wReset_n
                                                       ftop/cp/wci_wReset_n
    SLICE_X14Y169.G2     net (fanout=6)        4.364   ftop/cp/wci_wReset_n
    SLICE_X14Y169.Y      Tilo                  0.616   ftop/cp/wci_respTimr_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0_SW0
    SLICE_X51Y122.G1     net (fanout=1)        2.699   ftop/cp/N1797
    SLICE_X51Y122.Y      Tilo                  0.561   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0
    SLICE_X51Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW0/O
    SLICE_X51Y122.X      Tilo                  0.562   ftop/cp/N1785
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837_SW1
    SLICE_X65Y119.G2     net (fanout=1)        1.173   ftop/cp/N1785
    SLICE_X65Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead837
    SLICE_X65Y119.F2     net (fanout=1)        0.409   ftop/cp/WILL_FIRE_RL_completeWorkerRead837/O
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.F2     net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead851
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.G1     net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X65Y118.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X65Y118.F4     net (fanout=10)       0.358   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X65Y118.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y130.G2     net (fanout=7)        1.316   ftop/cp/cpRespF_ENQ
    SLICE_X80Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y131.G4     net (fanout=40)       0.577   ftop/cp/cpRespF/d0h
    SLICE_X84Y131.Y      Tilo                  0.616   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X84Y131.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X84Y131.CLK    Tfck                  0.656   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.711ns (7.070ns logic, 11.641ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_9 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.948 - 0.788)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_9 to ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y167.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<9>
                                                       ftop/cp/wci_reqF_9_q_0_9
    SLICE_X56Y169.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_9_MData<9>
    SLICE_X56Y169.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_9 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.948 - 0.788)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_9 to ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y167.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<9>
                                                       ftop/cp/wci_reqF_9_q_0_9
    SLICE_X56Y169.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_9_MData<9>
    SLICE_X56Y169.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.267ns logic, 0.333ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.149ns (0.962 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_7_q_0_31
    SLICE_X50Y58.BY      net (fanout=2)        0.359   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X50Y58.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.266ns logic, 0.359ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.149ns (0.962 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_7_q_0_31
    SLICE_X50Y58.BY      net (fanout=2)        0.359   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X50Y58.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.267ns logic, 0.359ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.463 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y63.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X108Y63.BY     net (fanout=3)        0.326   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X108Y63.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.463 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y63.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X108Y63.BY     net (fanout=3)        0.326   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X108Y63.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.595 - 0.508)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y168.YQ     Tcko                  0.419   ftop/cp/wci_reqF_9_q_0<36>
                                                       ftop/cp/wci_reqF_9_q_0_6
    SLICE_X48Y168.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X48Y168.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.355 - 0.276)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y160.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X80Y163.BY     net (fanout=2)        0.320   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X80Y163.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.287ns logic, 0.320ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.595 - 0.508)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y168.YQ     Tcko                  0.419   ftop/cp/wci_reqF_9_q_0<36>
                                                       ftop/cp/wci_reqF_9_q_0_6
    SLICE_X48Y168.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X48Y168.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.355 - 0.276)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y160.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X80Y163.BY     net (fanout=2)        0.320   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X80Y163.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.288ns logic, 0.320ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_24 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.339 - 0.260)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_24 to ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_10_q_0_24
    SLICE_X82Y71.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_10_MData<24>
    SLICE_X82Y71.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_24 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.339 - 0.260)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_24 to ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_10_q_0_24
    SLICE_X82Y71.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_10_MData<24>
    SLICE_X82Y71.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_24 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.546 - 0.460)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_24 to ftop/pwrk/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_7_q_0_24
    SLICE_X52Y62.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_7_MData<24>
    SLICE_X52Y62.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_24 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.546 - 0.460)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_24 to ftop/pwrk/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_7_q_0_24
    SLICE_X52Y62.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_7_MData<24>
    SLICE_X52Y62.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.360 - 0.300)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y70.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_10_q_0_31
    SLICE_X88Y70.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X88Y70.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.255ns (1.101 - 0.846)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y162.YQ     Tcko                  0.477   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_14
    SLICE_X50Y163.BY     net (fanout=2)        0.462   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X50Y163.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.347ns logic, 0.462ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.360 - 0.300)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y70.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_10_q_0_31
    SLICE_X88Y70.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X88Y70.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.255ns (1.101 - 0.846)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y162.YQ     Tcko                  0.477   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_14
    SLICE_X50Y163.BY     net (fanout=2)        0.462   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X50Y163.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.348ns logic, 0.462ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_26 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.455 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_26 to ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y194.YQ     Tcko                  0.419   ftop/cp/td<27>
                                                       ftop/cp/td_26
    SLICE_X56Y194.BY     net (fanout=2)        0.342   ftop/cp/td<26>
    SLICE_X56Y194.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<58>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_26 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.455 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_26 to ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y194.YQ     Tcko                  0.419   ftop/cp/td<27>
                                                       ftop/cp/td_26
    SLICE_X56Y194.BY     net (fanout=2)        0.342   ftop/cp/td<26>
    SLICE_X56Y194.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<58>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sdrRst/reset_hold<0>/SR
  Logical resource: ftop/iqadc/adcCore_sdrRst/reset_hold_0/SR
  Location pin: SLICE_X2Y2.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sdrRst/reset_hold<0>/SR
  Logical resource: ftop/iqadc/adcCore_sdrRst/reset_hold_0/SR
  Location pin: SLICE_X2Y2.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X94Y92.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X94Y92.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_0/SR
  Location pin: SLICE_X94Y92.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_0/SR
  Location pin: SLICE_X94Y92.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/sToggleReg/SR
  Location pin: SLICE_X84Y0.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/sToggleReg/SR
  Location pin: SLICE_X84Y0.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/wsiM_isReset_isInReset/SR
  Logical resource: ftop/iqadc/wsiM_isReset_isInReset/SR
  Location pin: SLICE_X88Y18.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/wsiM_isReset_isInReset/SR
  Logical resource: ftop/iqadc/wsiM_isReset_isInReset/SR
  Location pin: SLICE_X88Y18.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X48Y104.SR
  Clock network: ftop/cp_RST_N_wci_Vm_9
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X48Y104.SR
  Clock network: ftop/cp_RST_N_wci_Vm_9
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X74Y8.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X74Y8.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X74Y8.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X74Y8.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_9/SR
  Location pin: SLICE_X72Y27.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_9/SR
  Location pin: SLICE_X72Y27.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_8/SR
  Location pin: SLICE_X72Y27.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_8/SR
  Location pin: SLICE_X72Y27.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     20.118ns|            0|         2406|            2|      4269043|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     20.118ns|          N/A|         2406|            0|      4269043|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.990|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.166|         |    3.806|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   20.118|         |         |         |
sys0_clkp      |   20.118|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   20.118|         |         |         |
sys0_clkp      |   20.118|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3932  Score: 6780178  (Setup/Max: 6756530, Hold: 23648)

Constraints cover 4532616 paths, 0 nets, and 99737 connections

Design statistics:
   Minimum period:  20.118ns{1}   (Maximum frequency:  49.707MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 17:10:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 838 MB



