Analysis & Synthesis report for labo3
Wed Nov  6 15:41:46 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next
 12. State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_state
 13. State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_next
 14. State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_state
 15. State Machine - |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|New_state
 16. State Machine - |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|DMA_New_state
 17. State Machine - |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for newmodel:inst|newmodel_SDRAM_controller:sdram_controller
 25. Source assignments for newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 30. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 32. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 33. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 34. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 35. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 36. Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 37. Source assignments for newmodel:inst|altera_reset_controller:rst_controller
 38. Source assignments for newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: newmodel:inst|DMA_LCD_ctrl:dma_controller_0
 43. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo
 44. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo
 45. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 46. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 47. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator
 48. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 49. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 50. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 51. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 52. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 53. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator
 54. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator
 55. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 56. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 57. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent
 58. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 59. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 60. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 61. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
 64. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 65. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 68. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent
 71. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent
 74. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 77. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 80. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router|newmodel_mm_interconnect_0_router_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_006|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_007|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_008|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_009|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 93. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 94. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
 95. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 96. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter
105. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter
106. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter
107. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter
109. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
111. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
112. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
113. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
114. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
115. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
116. Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
117. Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller
118. Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
119. Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
120. Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller_001
121. Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
122. Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
123. scfifo Parameter Settings by Entity Instance
124. altpll Parameter Settings by Entity Instance
125. Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
126. Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller_001"
127. Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller"
129. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter"
130. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
131. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"
132. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter"
133. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter"
134. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
135. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
136. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
137. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
138. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode"
139. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode"
140. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode"
141. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode"
142. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode"
143. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router|newmodel_mm_interconnect_0_router_default_decode:the_default_decode"
144. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
146. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
148. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo"
149. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent"
150. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo"
151. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent"
152. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
153. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
154. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
155. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
156. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
157. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
158. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
159. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
160. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
161. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent"
162. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
163. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
164. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator"
165. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator"
166. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
167. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
168. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
169. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
170. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
171. Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator"
172. Port Connectivity Checks: "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
173. Port Connectivity Checks: "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0"
174. Port Connectivity Checks: "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic"
175. Port Connectivity Checks: "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0"
176. Port Connectivity Checks: "newmodel:inst|newmodel_SDRAM_controller:sdram_controller|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module"
177. Port Connectivity Checks: "newmodel:inst|newmodel_CPU:cpu"
178. Post-Synthesis Netlist Statistics for Top Partition
179. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
180. Elapsed Time Per Partition
181. Analysis & Synthesis Messages
182. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov  6 15:41:45 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; labo3                                       ;
; Top-level Entity Name              ; labo3                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,315                                       ;
;     Total combinational functions  ; 4,171                                       ;
;     Dedicated logic registers      ; 3,184                                       ;
; Total registers                    ; 3184                                        ;
; Total pins                         ; 90                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,088                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                            ; labo3              ; labo3              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                         ; Library     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; labo3.bdf                                                                                                                                            ; yes             ; User Block Diagram/Schematic File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/labo3.bdf                                                                                     ;             ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v                                                                     ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd                                                    ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd                                                            ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v                                             ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv                                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv                                      ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv                                 ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_agent.sv                                       ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_translator.sv                                  ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv                                        ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_translator.sv                                   ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv                                    ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv                                      ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v                                           ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_synchronizer.v                                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v                                                  ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU.v                                                      ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v                                                  ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v                               ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v                                  ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v                              ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v                                        ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v                                       ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v                                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_irq_mapper.sv                                              ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v                                              ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v                                        ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v                      ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v                  ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv                             ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv                               ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv                           ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv                           ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv                                ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv                            ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv                            ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv                            ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv                            ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv                            ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv                             ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv                         ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv                               ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv                           ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv                           ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v                                          ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v                                             ; newmodel    ;
; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_timer_0.v                                                  ; newmodel    ;
; altsyncram.tdf                                                                                                                                       ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                                                                                                                ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                                                                                                       ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; aglobal181.inc                                                                                                                                       ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                     ;             ;
; a_rdenreg.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                                                                                                           ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                                                                                                           ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_cjd1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_cjd1.tdf                                                                        ;             ;
; db/altsyncram_7ad1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_7ad1.tdf                                                                        ;             ;
; db/altsyncram_97d1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_97d1.tdf                                                                        ;             ;
; db/altsyncram_fic1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_fic1.tdf                                                                        ;             ;
; altera_mult_add.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                ;             ;
; db/altera_mult_add_vkp2.v                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altera_mult_add_vkp2.v                                                                     ;             ;
; altera_mult_add_rtl.v                                                                                                                                ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                              ;             ;
; db/altsyncram_1jc1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_1jc1.tdf                                                                        ;             ;
; db/altsyncram_kdf1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_kdf1.tdf                                                                        ;             ;
; db/altsyncram_r3d1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_r3d1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                                                                            ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;             ;
; db/altsyncram_ac71.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                                                             ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; scfifo.tdf                                                                                                                                           ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;             ;
; a_regfifo.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                      ;             ;
; a_dpfifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                       ;             ;
; a_i2fifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                       ;             ;
; a_fffifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                       ;             ;
; a_f2fifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                       ;             ;
; db/scfifo_jr21.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_vg7.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/cntr_vg7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;             ;
; altpll.tdf                                                                                                                                           ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                         ;             ;
; stratix_pll.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;             ;
; stratixii_pll.inc                                                                                                                                    ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;             ;
; cycloneii_pll.inc                                                                                                                                    ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;             ;
; db/altpll_3lb2.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altpll_3lb2.tdf                                                                            ;             ;
; pzdyqx.vhd                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                         ;             ;
; sld_hub.vhd                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sldc3a581be/alt_sld_fab.v                                                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                   ; yes             ; Encrypted Auto-Found VHDL File               ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; sld_rom_sr.vhd                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; lpm_mult.tdf                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                       ;             ;
; lpm_add_sub.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; multcore.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                       ;             ;
; bypassff.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                       ;             ;
; altshift.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                       ;             ;
; db/mult_jp01.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/mult_jp01.tdf                                                                              ;             ;
; db/mult_j011.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/mult_j011.tdf                                                                              ;             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,315                                                                                                                                             ;
;                                             ;                                                                                                                                                   ;
; Total combinational functions               ; 4171                                                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                   ;
;     -- 4 input functions                    ; 2237                                                                                                                                              ;
;     -- 3 input functions                    ; 1235                                                                                                                                              ;
;     -- <=2 input functions                  ; 699                                                                                                                                               ;
;                                             ;                                                                                                                                                   ;
; Logic elements by mode                      ;                                                                                                                                                   ;
;     -- normal mode                          ; 3856                                                                                                                                              ;
;     -- arithmetic mode                      ; 315                                                                                                                                               ;
;                                             ;                                                                                                                                                   ;
; Total registers                             ; 3184                                                                                                                                              ;
;     -- Dedicated logic registers            ; 3184                                                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                                                 ;
;                                             ;                                                                                                                                                   ;
; I/O pins                                    ; 90                                                                                                                                                ;
; Total memory bits                           ; 65088                                                                                                                                             ;
;                                             ;                                                                                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                                                 ;
;                                             ;                                                                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                                                                 ;
;                                             ;                                                                                                                                                   ;
; Maximum fan-out node                        ; newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 3186                                                                                                                                              ;
; Total fan-out                               ; 30080                                                                                                                                             ;
; Average fan-out                             ; 3.85                                                                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |labo3                                                                                                                                  ; 4171 (1)            ; 3184 (0)                  ; 65088       ; 6            ; 0       ; 3         ; 90   ; 0            ; |labo3                                                                                                                                                                                                                                                                                                                                            ; labo3                                        ; work         ;
;    |newmodel:inst|                                                                                                                      ; 3877 (0)            ; 3021 (0)                  ; 65088       ; 6            ; 0       ; 3         ; 0    ; 0            ; |labo3|newmodel:inst                                                                                                                                                                                                                                                                                                                              ; newmodel                                     ; newmodel     ;
;       |DMA_LCD_ctrl:dma_controller_0|                                                                                                   ; 271 (271)           ; 211 (211)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0                                                                                                                                                                                                                                                                                                ; DMA_LCD_ctrl                                 ; newmodel     ;
;       |ParallelPort:gpio_controller_0|                                                                                                  ; 102 (102)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|ParallelPort:gpio_controller_0                                                                                                                                                                                                                                                                                               ; ParallelPort                                 ; newmodel     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                       ; altera_reset_controller                      ; newmodel     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                    ; newmodel     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                    ; newmodel     ;
;       |newmodel_CPU:cpu|                                                                                                                ; 2221 (33)           ; 1717 (39)                 ; 64064       ; 6            ; 0       ; 3         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu                                                                                                                                                                                                                                                                                                             ; newmodel_CPU                                 ; newmodel     ;
;          |newmodel_CPU_cpu:cpu|                                                                                                         ; 2188 (1892)         ; 1678 (1342)               ; 64064       ; 6            ; 0       ; 3         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu                                                                                                                                                                                                                                                                                        ; newmodel_CPU_cpu                             ; newmodel     ;
;             |newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht|                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht                                                                                                                                                                                                                                       ; newmodel_CPU_cpu_bht_module                  ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                              ; altsyncram_97d1                              ; work         ;
;             |newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data|                                                                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data                                                                                                                                                                                                                               ; newmodel_CPU_cpu_dc_data_module              ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                      ; altsyncram_kdf1                              ; work         ;
;             |newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag|                                                                    ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag                                                                                                                                                                                                                                 ; newmodel_CPU_cpu_dc_tag_module               ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                   |altsyncram_1jc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated                                                                                                                                                                        ; altsyncram_1jc1                              ; work         ;
;             |newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim|                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim                                                                                                                                                                                                                           ; newmodel_CPU_cpu_dc_victim_module            ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                                   ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                  ; altsyncram_r3d1                              ; work         ;
;             |newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data|                                                                  ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data                                                                                                                                                                                                                               ; newmodel_CPU_cpu_ic_data_module              ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                      ; altsyncram_cjd1                              ; work         ;
;             |newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag|                                                                    ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag                                                                                                                                                                                                                                 ; newmodel_CPU_cpu_ic_tag_module               ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                   |altsyncram_7ad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated                                                                                                                                                                        ; altsyncram_7ad1                              ; work         ;
;             |newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|                                                                 ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell                                                                                                                                                                                                                              ; newmodel_CPU_cpu_mult_cell                   ; newmodel     ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                       ; altera_mult_add_vkp2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                      ; lpm_mult                                     ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                             ; mult_jp01                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                       ; altera_mult_add_vkp2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                      ; lpm_mult                                     ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                             ; mult_j011                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                       ; altera_mult_add_vkp2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                      ; lpm_mult                                     ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                             ; mult_j011                                    ; work         ;
;             |newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|                                                                 ; 294 (37)            ; 271 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci                                                                                                                                                                                                                              ; newmodel_CPU_cpu_nios2_oci                   ; newmodel     ;
;                |newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|                                          ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper                                                                                                                                                ; newmodel_CPU_cpu_debug_slave_wrapper         ; newmodel     ;
;                   |newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|                                         ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk                                                                    ; newmodel_CPU_cpu_debug_slave_sysclk          ; newmodel     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3               ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4               ; altera_std_synchronizer                      ; work         ;
;                   |newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|                                               ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck                                                                          ; newmodel_CPU_cpu_debug_slave_tck             ; newmodel     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                     ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                     ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy|                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                       ; work         ;
;                |newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|                                                ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg                                                                                                                                                      ; newmodel_CPU_cpu_nios2_avalon_reg            ; newmodel     ;
;                |newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break|                                                  ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break                                                                                                                                                        ; newmodel_CPU_cpu_nios2_oci_break             ; newmodel     ;
;                |newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug|                                                  ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug                                                                                                                                                        ; newmodel_CPU_cpu_nios2_oci_debug             ; newmodel     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                      ; work         ;
;                |newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|                                                        ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem                                                                                                                                                              ; newmodel_CPU_cpu_nios2_ocimem                ; newmodel     ;
;                   |newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram                                                                                         ; newmodel_CPU_cpu_ociram_sp_ram_module        ; newmodel     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                               ; altsyncram                                   ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                ; altsyncram_ac71                              ; work         ;
;             |newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a|                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a                                                                                                                                                                                                               ; newmodel_CPU_cpu_register_bank_a_module      ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                      ; altsyncram_fic1                              ; work         ;
;             |newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b|                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b                                                                                                                                                                                                               ; newmodel_CPU_cpu_register_bank_b_module      ; newmodel     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                      ; altsyncram_fic1                              ; work         ;
;       |newmodel_SDRAM_controller:sdram_controller|                                                                                      ; 263 (211)           ; 241 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller                                                                                                                                                                                                                                                                                   ; newmodel_SDRAM_controller                    ; newmodel     ;
;          |newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module|                                ; 52 (52)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module                                                                                                                                                                                     ; newmodel_SDRAM_controller_input_efifo_module ; newmodel     ;
;       |newmodel_jtag_uart_0:jtag_uart_0|                                                                                                ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                             ; newmodel_jtag_uart_0                         ; newmodel     ;
;          |alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                    ; alt_jtag_atlantic                            ; work         ;
;          |newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r                                                                                                                                                                                                                             ; newmodel_jtag_uart_0_scfifo_r                ; newmodel     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                     ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                        ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                   ; cntr_vg7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                        ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                          ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                ; cntr_1ob                                     ; work         ;
;          |newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w                                                                                                                                                                                                                             ; newmodel_jtag_uart_0_scfifo_w                ; newmodel     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                     ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                        ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                   ; cntr_vg7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                        ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                          ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                ; cntr_1ob                                     ; work         ;
;       |newmodel_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 814 (0)             ; 574 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                 ; newmodel_mm_interconnect_0                   ; newmodel     ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|                                                        ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                   ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                     ; 89 (89)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; newmodel     ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                   ; newmodel     ;
;          |altera_merlin_master_agent:dma_controller_0_avalon_master_agent|                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; newmodel     ;
;          |altera_merlin_master_translator:dma_controller_0_avalon_master_translator|                                                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator                                                                                                                                                                                                       ; altera_merlin_master_translator              ; newmodel     ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; newmodel     ;
;          |altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                    ; newmodel     ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                    ; newmodel     ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                          ; 18 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; newmodel     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor             ; newmodel     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                    ; newmodel     ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                    ; newmodel     ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; newmodel     ;
;          |altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator|                                                    ; 3 (3)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; newmodel     ;
;          |altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator|                                                   ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator               ; newmodel     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator               ; newmodel     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; newmodel     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; newmodel     ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                ; newmodel     ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; newmodel     ;
;          |altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|                                         ; 23 (23)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                            ; altera_merlin_width_adapter                  ; newmodel     ;
;          |altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|                                  ; 6 (6)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                  ; newmodel     ;
;          |altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|                                         ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                            ; altera_merlin_width_adapter                  ; newmodel     ;
;          |altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|                                  ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                  ; newmodel     ;
;          |newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                          ; newmodel_mm_interconnect_0_cmd_demux_001     ; newmodel     ;
;          |newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                          ; newmodel_mm_interconnect_0_cmd_demux_002     ; newmodel     ;
;          |newmodel_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 109 (99)            ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                      ; newmodel_mm_interconnect_0_cmd_mux           ; newmodel     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                     ; newmodel     ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                           ; altera_merlin_arb_adder                      ; newmodel     ;
;          |newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                              ; newmodel_mm_interconnect_0_cmd_mux_001       ; newmodel     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                     ; newmodel     ;
;          |newmodel_mm_interconnect_0_router_001:router_001|                                                                             ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                ; newmodel_mm_interconnect_0_router_001        ; newmodel     ;
;          |newmodel_mm_interconnect_0_router_002:router_002|                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                ; newmodel_mm_interconnect_0_router_002        ; newmodel     ;
;          |newmodel_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                  ; newmodel_mm_interconnect_0_rsp_demux         ; newmodel     ;
;          |newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                          ; newmodel_mm_interconnect_0_rsp_demux_001     ; newmodel     ;
;          |newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 152 (152)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                              ; newmodel_mm_interconnect_0_rsp_mux_001       ; newmodel     ;
;          |newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                           ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                              ; newmodel_mm_interconnect_0_rsp_mux_002       ; newmodel     ;
;       |newmodel_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                     ; newmodel_sys_sdram_pll_0                     ; newmodel     ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                            ; altera_up_altpll                             ; newmodel     ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                            ; altpll                                       ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                                 ; altpll_3lb2                                  ; work         ;
;       |newmodel_timer_0:timer_0|                                                                                                        ; 57 (57)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|newmodel:inst|newmodel_timer_0:timer_0                                                                                                                                                                                                                                                                                                     ; newmodel_timer_0                             ; newmodel     ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                  ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                     ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; JEQQ5299                                     ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; JEQQ5299                                     ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; JKWY9152                                     ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; PUDL0439                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 171 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 170 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 170 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 170 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 169 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 169 (124)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088  ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                              ; IP Include File                                                      ;
+--------+------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                   ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                               ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                     ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                   ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |labo3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                     ;                                                                      ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst                                                                                                                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_CPU:cpu                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu                                                                                                                                                                                                                                   ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht                                                                                                                                                                                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data                                                                                                                                                                          ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag                                                                                                                                                                            ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim                                                                                                                                                                      ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data                                                                                                                                                                          ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag                                                                                                                                                                            ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a                                                                                                                                                          ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b                                                                                                                                                          ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci                                                                                                                                                                         ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break                                                                                                   ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk                                                                                                     ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug                                                                                                   ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace|newmodel_CPU_cpu_nios2_oci_td_mode:newmodel_CPU_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo                                                                                                     ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo|newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo|newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo|newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_im:the_newmodel_CPU_cpu_nios2_oci_im                                                                                                         ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_itrace:the_newmodel_CPU_cpu_nios2_oci_itrace                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_pib:the_newmodel_CPU_cpu_nios2_oci_pib                                                                                                       ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk                                                                                                     ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem                                                                                                         ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram                                    ;                                                                      ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                   ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                               ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router                                                                                                                                                                                   ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_006                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_007                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_008                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_009                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                   ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |labo3|newmodel:inst|newmodel_timer_0:timer_0                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/quartus/newmodel.qsys ;
+--------+------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_state                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                         ;
+------------+------------+------------+------------+------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                  ;
+------------+------------+------------+------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_state         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|New_state ;
+----------------+--------------+--------------+-------------------------------+
; Name           ; New_state.S2 ; New_state.S1 ; New_state.idle                ;
+----------------+--------------+--------------+-------------------------------+
; New_state.idle ; 0            ; 0            ; 0                             ;
; New_state.S1   ; 0            ; 1            ; 1                             ;
; New_state.S2   ; 1            ; 0            ; 1                             ;
+----------------+--------------+--------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|DMA_New_state                                                                                                ;
+-------------------------------------+---------------------------+-------------------------------------+-------------------------+----------------------+------------------------+
; Name                                ; DMA_New_state.DMA_GOT_ACK ; DMA_New_state.DMA_ACK_END_TRANSFERT ; DMA_New_state.DMA_WRITE ; DMA_New_state.DMA_S1 ; DMA_New_state.DMA_idle ;
+-------------------------------------+---------------------------+-------------------------------------+-------------------------+----------------------+------------------------+
; DMA_New_state.DMA_idle              ; 0                         ; 0                                   ; 0                       ; 0                    ; 0                      ;
; DMA_New_state.DMA_S1                ; 0                         ; 0                                   ; 0                       ; 1                    ; 1                      ;
; DMA_New_state.DMA_WRITE             ; 0                         ; 0                                   ; 1                       ; 0                    ; 1                      ;
; DMA_New_state.DMA_ACK_END_TRANSFERT ; 0                         ; 1                                   ; 0                       ; 0                    ; 1                      ;
; DMA_New_state.DMA_GOT_ACK           ; 1                         ; 0                                   ; 0                       ; 0                    ; 1                      ;
+-------------------------------------+---------------------------+-------------------------------------+-------------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3,15,18,20,22,23,27,28,31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[26..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_im:the_newmodel_CPU_cpu_nios2_oci_im|trc_wrap                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_im:the_newmodel_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|DMA_LCD_ctrl:dma_controller_0|offset[0]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[14]                                                                                                          ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[28]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[0..2,4..9]                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[10,11]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[29]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[15]                                                                                                          ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[30]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[12,13]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[27]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[3]                                                                                                           ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[26..30]                                                                                                          ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                                                      ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                                      ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[0]                                                                                                                                      ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                                      ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                  ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                  ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                  ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                    ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                     ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,4..14,16,17,19,21,24..26,29]                                                                                             ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                          ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_addr[0..3,6..10]                                                                                                                                                                                                  ; Merged with newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                          ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_badaddr_reg_baddr[0..24]                                                                                                                                                                                               ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[26]                                                                                                       ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[0]                                                                                                         ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[1]                                                                                                         ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                 ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                          ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent|hold_waitrequest                                                                                                                                  ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                          ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                              ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                             ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                   ; Merged with newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                    ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                     ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                  ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                  ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                  ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                               ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                         ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                         ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                          ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                               ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[5..9,11..25]                                                                                                                                                                                        ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[0,31]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[0,31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break|trigger_state                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break|trigbrktype                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                               ; Merged with newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                               ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next~9                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next~10                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next~13                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next~14                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_next~16                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_next~4                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_next~5                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_next~6                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_state~14                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_state~15                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_state~16                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize.001 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; newmodel:inst|DMA_LCD_ctrl:dma_controller_0|avalon_waitrequest_s                                                                                                                                                                                                             ; Merged with newmodel:inst|DMA_LCD_ctrl:dma_controller_0|New_state.S2                                                                                                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_count[2]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 878                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24],                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24],                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                          ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                   ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                     ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                               ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                 ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                 ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                             ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                           ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                             ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break|trigbrktype                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                           ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                           ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                             ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                  ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                         ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                 ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                  ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                 ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                 ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                   ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                ; Stuck at VCC                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                   ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                   ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                     ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                   ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                     ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|DRsize.101 ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                      ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                            ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                     ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                     ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                               ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                  ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                   ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                            ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                        ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                       ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break|trigger_state                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND                   ; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                      ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                      ; Lost Fanouts                   ; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3184  ;
; Number of registers using Synchronous Clear  ; 183   ;
; Number of registers using Synchronous Load   ; 337   ;
; Number of registers using Asynchronous Clear ; 2244  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2316  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; newmodel:inst|newmodel_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                               ; 1       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                                                                             ; 10      ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; 23      ;
; newmodel:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                                                                    ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                                                     ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                                                     ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                                                     ; 2       ;
; newmodel:inst|newmodel_SDRAM_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                                                     ; 2       ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                   ; 5       ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; 11      ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 3       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                ; 13      ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; newmodel:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; newmodel:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                    ; 3       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                            ; 2       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                            ; 2       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                            ; 2       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                       ; 1       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                                      ; 1       ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                         ; 1       ;
; newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                              ; 9       ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 51                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[12]                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|d_byteenable[2]                                                                                                                                                                                                                           ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_st_data[26]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|LCD_data_s[8]                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|d_writedata[30]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|MonDReg[20]                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|MonDReg[12]                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break|break_readreg[7]                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                    ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|readdata[0]                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|lenght_reg_s[15]                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|writeaddress_reg_s[12]                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck|sr[29] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                            ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|avalon_read_data_o[18]                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|MonAReg[9]                                                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_pipe_flush_waddr[15]                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module|entries[0]                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_dqm[0]                                                                                                                                                                                                        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |labo3|newmodel:inst|ParallelPort:gpio_controller_0|ReadData[6]                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|i_count[0]                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                       ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|F_pc[10]                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|control_reg_s[11]                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_addr[7]                                                                                                                                                                                                       ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|active_addr[20]                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_src2[3]                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_src2[8]                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|m_data[5]                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |labo3|newmodel:inst|ParallelPort:gpio_controller_0|iRegPort[15]                                                                                                                                                                                                                ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_src2[27]                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_src1[16]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|src_data[94]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_dst_regnum                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|E_logic_result[18]                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|src_channel[1]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|D_src2_reg[17]                                                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_wr_data_unfiltered[17]                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|A_wr_data_unfiltered[5]                                                                                                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|DMA_New_state                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |labo3|newmodel:inst|DMA_LCD_ctrl:dma_controller_0|DMA_New_state                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|Selector35                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |labo3|newmodel:inst|newmodel_SDRAM_controller:sdram_controller|Selector27                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |labo3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_SDRAM_controller:sdram_controller ;
+-----------------------------+-------+------+------------------------------------+
; Assignment                  ; Value ; From ; To                                 ;
+-----------------------------+-------+------+------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                    ;
+-----------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for newmodel:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|DMA_LCD_ctrl:dma_controller_0 ;
+-----------------+-------+----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                           ;
+-----------------+-------+----------------------------------------------------------------+
; sizeofint16byte ; 2     ; Signed Integer                                                 ;
; sizeofint16     ; 16    ; Signed Integer                                                 ;
; sizeofint32     ; 32    ; Signed Integer                                                 ;
; sizeofavalonadd ; 3     ; Signed Integer                                                 ;
+-----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                           ;
+----------------+------------+------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                 ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                                 ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                 ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                                 ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                                 ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                                 ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                                 ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                         ;
+----------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                           ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                  ;
; M                             ; 0                 ; Untyped                                                                                                  ;
; N                             ; 1                 ; Untyped                                                                                                  ;
; M2                            ; 1                 ; Untyped                                                                                                  ;
; N2                            ; 1                 ; Untyped                                                                                                  ;
; SS                            ; 1                 ; Untyped                                                                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                                                                  ;
; M_PH                          ; 0                 ; Untyped                                                                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                           ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router|newmodel_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_006|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_007|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_008|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_009|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                       ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                       ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                               ;
; Entity Instance               ; newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                          ;
;     -- PLL_TYPE               ; FAST                                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                        ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                           ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                           ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router|newmodel_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_controller_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_controller_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_controller_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_controller_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0" ;
+--------------------+--------+----------+-------------------------------------------+
; Port               ; Type   ; Severity ; Details                                   ;
+--------------------+--------+----------+-------------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_SDRAM_controller:sdram_controller|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "newmodel:inst|newmodel_CPU:cpu" ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 130                         ;
; cycloneiii_ff         ; 3021                        ;
;     CLR               ; 558                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 33                          ;
;     ENA               ; 547                         ;
;     ENA CLR           ; 1415                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 52                          ;
;     ENA CLR SLD       ; 117                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 44                          ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 32                          ;
;     SLD               ; 10                          ;
;     plain             ; 145                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 3883                        ;
;     arith             ; 302                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 158                         ;
;     normal            ; 3581                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 408                         ;
;         3 data inputs ; 1012                        ;
;         4 data inputs ; 2105                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 249                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.33                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov  6 15:40:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off labo3 -c labo3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "newmodel.qsys"
Info (12250): 2024.11.06.15:40:49 Progress: Loading quartus/newmodel.qsys
Info (12250): 2024.11.06.15:40:49 Progress: Reading input file
Info (12250): 2024.11.06.15:40:49 Progress: Adding CPU [altera_nios2_gen2 18.1]
Info (12250): 2024.11.06.15:40:51 Progress: Parameterizing module CPU
Info (12250): 2024.11.06.15:40:51 Progress: Adding DMA_controller_0 [DMA_controller 1.0]
Info (12250): 2024.11.06.15:40:51 Progress: Parameterizing module DMA_controller_0
Info (12250): 2024.11.06.15:40:51 Progress: Adding GPIO_controller_0 [GPIO_controller 1.0]
Info (12250): 2024.11.06.15:40:51 Progress: Parameterizing module GPIO_controller_0
Info (12250): 2024.11.06.15:40:51 Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2024.11.06.15:40:51 Progress: Parameterizing module SDRAM_controller
Info (12250): 2024.11.06.15:40:51 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2024.11.06.15:40:51 Progress: Parameterizing module clk_0
Info (12250): 2024.11.06.15:40:51 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2024.11.06.15:40:52 Progress: Parameterizing module jtag_uart_0
Info (12250): 2024.11.06.15:40:52 Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2024.11.06.15:40:52 Progress: Parameterizing module sys_sdram_pll_0
Info (12250): 2024.11.06.15:40:52 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2024.11.06.15:40:52 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2024.11.06.15:40:52 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2024.11.06.15:40:52 Progress: Parameterizing module timer_0
Info (12250): 2024.11.06.15:40:52 Progress: Building connections
Info (12250): 2024.11.06.15:40:52 Progress: Parameterizing connections
Info (12250): 2024.11.06.15:40:52 Progress: Validating
Info (12250): 2024.11.06.15:40:52 Progress: Done reading input file
Info (12250): Newmodel.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Newmodel.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Newmodel.sys_sdram_pll_0: Refclk Freq: 50.0
Info (12250): Newmodel.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Newmodel.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Newmodel: Generating newmodel "newmodel" for QUARTUS_SYNTH
Info (12250): CPU: "newmodel" instantiated altera_nios2_gen2 "CPU"
Info (12250): DMA_controller_0: "newmodel" instantiated DMA_controller "DMA_controller_0"
Info (12250): GPIO_controller_0: "newmodel" instantiated GPIO_controller "GPIO_controller_0"
Info (12250): SDRAM_controller: Starting RTL generation for module 'newmodel_SDRAM_controller'
Info (12250): SDRAM_controller:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=newmodel_SDRAM_controller --dir=/tmp/alt0033_9066572807055954585.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0004_SDRAM_controller_gen//newmodel_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM_controller: Done RTL generation for module 'newmodel_SDRAM_controller'
Info (12250): SDRAM_controller: "newmodel" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'newmodel_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=newmodel_jtag_uart_0 --dir=/tmp/alt0033_9066572807055954585.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0005_jtag_uart_0_gen//newmodel_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'newmodel_jtag_uart_0'
Info (12250): Jtag_uart_0: "newmodel" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Sys_sdram_pll_0: "newmodel" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info (12250): Sysid_qsys_0: "newmodel" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'newmodel_timer_0'
Info (12250): Timer_0:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=newmodel_timer_0 --dir=/tmp/alt0033_9066572807055954585.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0007_timer_0_gen//newmodel_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'newmodel_timer_0'
Info (12250): Timer_0: "newmodel" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "newmodel" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "newmodel" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "newmodel" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'newmodel_CPU_cpu'
Info (12250): Cpu:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=newmodel_CPU_cpu --dir=/tmp/alt0033_9066572807055954585.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0033_9066572807055954585.dir/0010_cpu_gen//newmodel_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2024.11.06 15:41:01 (*) Starting Nios II generation
Info (12250): Cpu: # 2024.11.06 15:41:01 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2024.11.06 15:41:01 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info (12250): Cpu: # 2024.11.06 15:41:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.11.06 15:41:01 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.11.06 15:41:01 (*)   Plaintext license not found.
Info (12250): Cpu: # 2024.11.06 15:41:01 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)     Testbench
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)     Instruction decoding
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)       Instruction fields
Info (12250): Cpu: # 2024.11.06 15:41:02 (*)       Instruction decodes
Info (12250): Cpu: # 2024.11.06 15:41:03 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2024.11.06 15:41:03 (*)       Instruction controls
Info (12250): Cpu: # 2024.11.06 15:41:03 (*)     Pipeline frontend
Info (12250): Cpu: # 2024.11.06 15:41:03 (*)     Pipeline backend
Info (12250): Cpu: # 2024.11.06 15:41:05 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2024.11.06 15:41:07 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2024.11.06 15:41:08 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'newmodel_CPU_cpu'
Info (12250): Cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): DMA_controller_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "DMA_controller_0_avalon_master_translator"
Info (12250): SDRAM_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_controller_s1_translator"
Info (12250): DMA_controller_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "DMA_controller_0_avalon_master_agent"
Info (12250): SDRAM_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_controller_s1_agent"
Info (12250): SDRAM_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_controller_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v
Info (12250): SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv
Info (12250): CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Newmodel: Done "newmodel" with 45 modules, 72 files
Info (12249): Finished elaborating Platform Designer system entity "newmodel.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file labo3.bdf
    Info (12023): Found entity 1: labo3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/newmodel.v
    Info (12023): Found entity 1: newmodel File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd
    Info (12022): Found design unit 1: DMA_LCD_ctrl-rtl File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd Line: 37
    Info (12023): Found entity 1: DMA_LCD_ctrl File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/newmodel/submodules/GPIO.vhd
    Info (12022): Found design unit 1: ParallelPort-comp File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 20
    Info (12023): Found entity 1: ParallelPort File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU.v
    Info (12023): Found entity 1: newmodel_CPU File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu.v
    Info (12023): Found entity 1: newmodel_CPU_cpu_ic_data_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 21
    Info (12023): Found entity 2: newmodel_CPU_cpu_ic_tag_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 89
    Info (12023): Found entity 3: newmodel_CPU_cpu_bht_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 158
    Info (12023): Found entity 4: newmodel_CPU_cpu_register_bank_a_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 227
    Info (12023): Found entity 5: newmodel_CPU_cpu_register_bank_b_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 293
    Info (12023): Found entity 6: newmodel_CPU_cpu_dc_tag_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 359
    Info (12023): Found entity 7: newmodel_CPU_cpu_dc_data_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 425
    Info (12023): Found entity 8: newmodel_CPU_cpu_dc_victim_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 494
    Info (12023): Found entity 9: newmodel_CPU_cpu_nios2_oci_debug File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 562
    Info (12023): Found entity 10: newmodel_CPU_cpu_nios2_oci_break File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 708
    Info (12023): Found entity 11: newmodel_CPU_cpu_nios2_oci_xbrk File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1001
    Info (12023): Found entity 12: newmodel_CPU_cpu_nios2_oci_dbrk File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1262
    Info (12023): Found entity 13: newmodel_CPU_cpu_nios2_oci_itrace File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1451
    Info (12023): Found entity 14: newmodel_CPU_cpu_nios2_oci_td_mode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1634
    Info (12023): Found entity 15: newmodel_CPU_cpu_nios2_oci_dtrace File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1702
    Info (12023): Found entity 16: newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1784
    Info (12023): Found entity 17: newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1856
    Info (12023): Found entity 18: newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1899
    Info (12023): Found entity 19: newmodel_CPU_cpu_nios2_oci_fifo File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1946
    Info (12023): Found entity 20: newmodel_CPU_cpu_nios2_oci_pib File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2432
    Info (12023): Found entity 21: newmodel_CPU_cpu_nios2_oci_im File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2455
    Info (12023): Found entity 22: newmodel_CPU_cpu_nios2_performance_monitors File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2525
    Info (12023): Found entity 23: newmodel_CPU_cpu_nios2_avalon_reg File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2542
    Info (12023): Found entity 24: newmodel_CPU_cpu_ociram_sp_ram_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2635
    Info (12023): Found entity 25: newmodel_CPU_cpu_nios2_ocimem File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2700
    Info (12023): Found entity 26: newmodel_CPU_cpu_nios2_oci File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2881
    Info (12023): Found entity 27: newmodel_CPU_cpu File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: newmodel_CPU_cpu_debug_slave_sysclk File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: newmodel_CPU_cpu_debug_slave_tck File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: newmodel_CPU_cpu_debug_slave_wrapper File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v
    Info (12023): Found entity 1: newmodel_CPU_cpu_mult_cell File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v
    Info (12023): Found entity 1: newmodel_CPU_cpu_test_bench File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_SDRAM_controller.v
    Info (12023): Found entity 1: newmodel_SDRAM_controller_input_efifo_module File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v Line: 21
    Info (12023): Found entity 2: newmodel_SDRAM_controller File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_irq_mapper.sv
    Info (12023): Found entity 1: newmodel_irq_mapper File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/newmodel/submodules/newmodel_jtag_uart_0.v
    Info (12023): Found entity 1: newmodel_jtag_uart_0_sim_scfifo_w File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: newmodel_jtag_uart_0_scfifo_w File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: newmodel_jtag_uart_0_sim_scfifo_r File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: newmodel_jtag_uart_0_scfifo_r File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: newmodel_jtag_uart_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v
    Info (12023): Found entity 1: newmodel_mm_interconnect_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter_001 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_cmd_demux File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_cmd_demux_001 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_cmd_demux_002 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_cmd_mux File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_cmd_mux_001 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_cmd_mux_002 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_router_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: newmodel_mm_interconnect_0_router File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_router_001_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: newmodel_mm_interconnect_0_router_001 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_router_002_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: newmodel_mm_interconnect_0_router_002 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_router_003_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: newmodel_mm_interconnect_0_router_003 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_router_004_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: newmodel_mm_interconnect_0_router_004 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_router_005_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: newmodel_mm_interconnect_0_router_005 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_rsp_demux File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_rsp_demux_001 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_rsp_demux_002 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_rsp_mux File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_rsp_mux_001 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: newmodel_mm_interconnect_0_rsp_mux_002 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v
    Info (12023): Found entity 1: newmodel_sys_sdram_pll_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v
    Info (12023): Found entity 1: newmodel_sysid_qsys_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_timer_0.v
    Info (12023): Found entity 1: newmodel_timer_0 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_timer_0.v Line: 21
Info (12127): Elaborating entity "labo3" for the top level hierarchy
Info (12128): Elaborating entity "newmodel" for hierarchy "newmodel:inst"
Info (12128): Elaborating entity "newmodel_CPU" for hierarchy "newmodel:inst|newmodel_CPU:cpu" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 126
Info (12128): Elaborating entity "newmodel_CPU_cpu" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU.v Line: 69
Info (12128): Elaborating entity "newmodel_CPU_cpu_test_bench" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_test_bench:the_newmodel_CPU_cpu_test_bench" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 5986
Info (12128): Elaborating entity "newmodel_CPU_cpu_ic_data_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 6988
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_ic_tag_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 7054
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf
    Info (12023): Found entity 1: altsyncram_7ad1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_7ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7ad1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_bht_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 7252
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_register_bank_a_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 8209
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_register_bank_b_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 8227
Info (12128): Elaborating entity "newmodel_CPU_cpu_mult_cell" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 8812
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "newmodel_CPU_cpu_dc_tag_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 9234
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf
    Info (12023): Found entity 1: altsyncram_1jc1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_1jc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1jc1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_dc_data_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 9300
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_dc_victim_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 9412
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 10217
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_debug" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 632
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_break" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3128
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_xbrk" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3151
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_dbrk" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3178
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_itrace" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_itrace:the_newmodel_CPU_cpu_nios2_oci_itrace" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3216
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_dtrace" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3231
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_td_mode" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace|newmodel_CPU_cpu_nios2_oci_td_mode:newmodel_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 1752
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_fifo" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3246
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo|newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2065
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo|newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2074
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo|newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2083
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_pib" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_pib:the_newmodel_CPU_cpu_nios2_oci_pib" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3251
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_oci_im" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_im:the_newmodel_CPU_cpu_nios2_oci_im" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3265
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_avalon_reg" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3284
Info (12128): Elaborating entity "newmodel_CPU_cpu_nios2_ocimem" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3304
Info (12128): Elaborating entity "newmodel_CPU_cpu_ociram_sp_ram_module" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newmodel_CPU_cpu_debug_slave_wrapper" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3406
Info (12128): Elaborating entity "newmodel_CPU_cpu_debug_slave_tck" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "newmodel_CPU_cpu_debug_slave_sysclk" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DMA_LCD_ctrl" for hierarchy "newmodel:inst|DMA_LCD_ctrl:dma_controller_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 151
Info (12128): Elaborating entity "ParallelPort" for hierarchy "newmodel:inst|ParallelPort:gpio_controller_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 163
Info (12128): Elaborating entity "newmodel_SDRAM_controller" for hierarchy "newmodel:inst|newmodel_SDRAM_controller:sdram_controller" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 186
Info (12128): Elaborating entity "newmodel_SDRAM_controller_input_efifo_module" for hierarchy "newmodel:inst|newmodel_SDRAM_controller:sdram_controller|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v Line: 298
Info (12128): Elaborating entity "newmodel_jtag_uart_0" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 199
Info (12128): Elaborating entity "newmodel_jtag_uart_0_scfifo_w" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "newmodel_jtag_uart_0_scfifo_r" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "newmodel:inst|newmodel_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "newmodel_sys_sdram_pll_0" for hierarchy "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 207
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altpll_3lb2.tdf Line: 25
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "newmodel_sysid_qsys_0" for hierarchy "newmodel:inst|newmodel_sysid_qsys_0:sysid_qsys_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 214
Info (12128): Elaborating entity "newmodel_timer_0" for hierarchy "newmodel:inst|newmodel_timer_0:timer_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 225
Info (12128): Elaborating entity "newmodel_mm_interconnect_0" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 292
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_controller_0_avalon_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 711
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 771
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 831
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 895
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 959
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1023
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1087
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1151
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1215
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1279
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_controller_0_avalon_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1360
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1522
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1606
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1647
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1772
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 1813
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2454
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_default_decode" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router:router|newmodel_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_001" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2470
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_001_default_decode" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_001:router_001|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv Line: 190
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_002" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2486
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_002_default_decode" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_002:router_002|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_003" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2502
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_003_default_decode" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_003:router_003|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_004" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2518
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_004_default_decode" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_004:router_004|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_005" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2534
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_router_005_default_decode" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_router_005:router_005|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2648
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2748
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_cmd_demux" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2765
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_cmd_demux_001" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2818
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_cmd_demux_002" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2841
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_cmd_mux" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2870
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_cmd_mux_001" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2893
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_cmd_mux_002" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 2910
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_rsp_demux" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3007
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_rsp_demux_001" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3030
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_rsp_demux_002" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3047
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_rsp_mux" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3132
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_rsp_mux_001" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3185
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_rsp_mux_002" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3208
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3274
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3406
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_avalon_st_adapter" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3501
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v Line: 3530
Info (12128): Elaborating entity "newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "newmodel_irq_mapper" for hierarchy "newmodel:inst|newmodel_irq_mapper:irq_mapper" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 301
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "newmodel:inst|altera_reset_controller:rst_controller" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 364
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "newmodel:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "newmodel:inst|altera_reset_controller:rst_controller_001" File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v Line: 427
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v Line: 140
Warning (12020): Port "jdo" on the entity instantiation of "the_newmodel_CPU_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.06.15:41:23 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[31]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[31]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[30]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[30]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[29]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[29]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[28]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[28]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[27]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[27]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[26]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[26]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[25]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[25]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[24]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[24]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[23]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[23]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[22]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[22]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[21]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[21]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[20]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[20]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[19]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[19]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[18]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[18]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[17]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[17]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[16]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[16]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[15]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[15]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[14]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[14]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[13]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[13]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[12]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[12]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[11]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[11]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[10]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[10]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[9]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[9]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[8]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[8]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[7]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[7]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[6]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[6]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[5]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[5]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[4]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[4]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[3]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[3]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[2]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[2]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[1]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[1]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "newmodel:inst|ParallelPort:gpio_controller_0|ParPort[0]" to the node "newmodel:inst|ParallelPort:gpio_controller_0|ReadData[0]" into an OR gate File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd Line: 17
Info (13000): Registers with preset signals will power-up high File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 378 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file /home/deremos/Documents/Master/EmbHard/embHard/quartus/output_files/labo3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altpll_3lb2.tdf Line: 27
Info (21057): Implemented 6066 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 73 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5715 logic cells
    Info (21064): Implemented 249 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 1192 megabytes
    Info: Processing ended: Wed Nov  6 15:41:46 2024
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:02:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/deremos/Documents/Master/EmbHard/embHard/quartus/output_files/labo3.map.smsg.


