Qflow static timing analysis logfile created on Sun Sep 13 13:26:04 IST 2020
Running vesta static timing analysis
vesta --long MUX_2X1.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "MUX_2X1"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 16 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  1

Top 1 maximum delay paths:
Path input pin inp_1 to output pin out delay 194.343 ps
      0.0 ps  inp_1:             ->   INVX1_1/A
     43.7 ps    _0_:   INVX1_1/Y -> OAI21X1_1/A
    115.2 ps    _2_: OAI21X1_1/Y ->   BUFX2_1/A
    194.3 ps    out:   BUFX2_1/Y -> out

-----------------------------------------

Number of paths analyzed:  1

Top 1 minimum delay paths:
Path input pin sel to output pin out delay 122.095 ps
      0.0 ps  sel:             -> OAI21X1_1/B
     54.0 ps  _2_: OAI21X1_1/Y ->   BUFX2_1/A
    122.1 ps  out:   BUFX2_1/Y -> out

-----------------------------------------

