# timer_design
counter and frequency dividers are basic building block for timers. Design of a positive edge triggered flipflop can be found in this repository. Design of a 17 bit ripple counter, 4 bit ripple counter and 4 bit gray counter and there testbench is also written in system verilog.   
Working desings amost which comparisons are made are upcounter.sv , SyncCounter.sv and SCwith8bGC.sv.
