[["A Configurable Cloud-Scale DNN Processor for Real-Time AI.", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", 14], ["Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials.", ["Matt Skach", "Manish Arora", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2018.00013", 14], ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud.", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy H. Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", 14], ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms.", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", 14], ["Computation Reuse in DNNs by Exploiting Input Similarity.", ["Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00016", 12], ["GenAx: A Genome Sequencing Accelerator.", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", 14], ["Division of Labor: A More Effective Approach to Prefetching.", ["Sushant Kondguli", "Michael Huang"], "https://doi.org/10.1109/ISCA.2018.00018", 13], ["Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies.", ["Anant Nori", "Jayesh Gaur", "Siddharth Rai", "Sreenivas Subramoney", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00019", 14], ["Rethinking Belady's Algorithm to Accommodate Prefetching.", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2018.00020", 14], ["Constructing a Weak Memory Model.", ["Sizhuo Zhang", "Muralidaran Vijayaraghavan", "Andrew Wright", "Mehdi Alipour", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00021", 14], ["A Hardware Accelerator for Tracing Garbage Collection.", ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2018.00022", 14], ["Charm: A Language for Closed-Form High-Level Architecture Modeling.", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", 14], ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs.", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", 14], ["Scheduling Page Table Walks for Irregular GPU Applications.", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", 13], ["SEESAW: Using Superpages to Improve VIPT Caches.", ["Mayank Parasar", "Abhishek Bhattacharjee", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00026", 14], ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory.", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", 14], ["Non-Speculative Store Coalescing in Total Store Order.", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/ISCA.2018.00028", 14], ["Dynamic Memory Dependence Predication.", ["Zhaoxiang Jin", "Soner Onder"], "https://doi.org/10.1109/ISCA.2018.00029", 12], ["ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications.", ["Nicolai Oswald", "Vijay Nagarajan", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2018.00030", 14], ["Spandex: A Flexible Interface for Efficient Heterogeneous Coherence.", ["Johnathan Alsop", "Matthew D. Sinclair", "Sarita V. Adve"], "https://doi.org/10.1109/ISCA.2018.00031", 14], ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations.", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", 14], ["Space-Time Algebra: A Model for Neocortical Computation.", ["James Smith"], "https://doi.org/10.1109/ISCA.2018.00033", 12], ["Architecting a Stochastic Computing Unit with Molecular Optical Devices.", ["Xiangyu Zhang", "Ramin Bashizade", "Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2018.00034", 14], ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache.", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", 13], ["ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction.", ["Vinson Young", "Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2018.00036", 12], ["RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.", ["Fengbin Tu", "Weiwei Wu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1109/ISCA.2018.00037", 13], ["Scaling Datacenter Accelerators with Compute-Reuse Architectures.", ["Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2018.00038", 14], ["Enabling Scientific Computing on Memristive Accelerators.", ["Ben Feinberg", "Uday Kumar Reddy Vengalam", "Nathan Whitehair", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/ISCA.2018.00039", 16], ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", 14], ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives.", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", 14], ["GraFBoost: Using Accelerated Flash Storage for External Graph Analytics.", ["Sang Woo Jun", "Andy Wright", "Sizhuo Zhang", "Shuotao Xu", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00042", 14], ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives.", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", 14], ["Lazy Persistency: A High-Performing and Write-Efficient Software Persistency Technique.", ["Mohammad Alshboul", "James Tuck", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2018.00044", 13], ["DHTM: Durable Hardware Transactional Memory.", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1109/ISCA.2018.00045", 14], ["Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability.", ["Tiancong Wang", "Sakthikumaran Sambasivam", "James Tuck"], "https://doi.org/10.1109/ISCA.2018.00046", 13], ["RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics.", ["Jacob Sacks", "Divya Mahajan", "Richard C. Lawson", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00047", 12], ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture.", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", 14], ["Yukta: Multilayer Resource Controllers to Maximize Efficiency.", ["Raghavendra Pradyumna Pothukuchi", "Sweta Yamini Pothukuchi", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00049", 14], ["Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer.", ["Samira Mirbagher Ajorpaz", "Elba Garza", "Sangam Jindal", "Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2018.00050", 14], ["EVA2: Exploiting Temporal Redundancy in Live Computer Vision.", ["Mark Buckler", "Philip Bedoukian", "Suren Jayasuriya", "Adrian Sampson"], "https://doi.org/10.1109/ISCA.2018.00051", 14], ["Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision.", ["Yuhao Zhu", "Anand Samajdar", "Matthew Mattina", "Paul N. Whatmough"], "https://doi.org/10.1109/ISCA.2018.00052", 14], ["Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems.", ["Woo-Seok Choi", "Matthew Tomei", "Jose Rodrigo Sanchez Vicarte", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2018.00053", 14], ["Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables.", ["Cheng Tan", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2018.00054", 13], ["Nonblocking Memory Refresh.", ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/ISCA.2018.00055", 12], ["Practical Memory Safety with REST.", ["Kanad Sinha", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2018.00056", 12], ["Mitigating Wordline Crosstalk Using Adaptive Trees of Counters.", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/ISCA.2018.00057", 12], ["Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency.", ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2018.00058", 14], ["Hiding Intermittent Information Leakage with Architectural Support for Blinking.", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", 12], ["GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks.", ["Amir Yazdanbakhsh", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00060", 12], ["SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks.", ["Vahideh Akhlaghi", "Amir Yazdanbakhsh", "Kambiz Samadi", "Rajesh K. Gupta", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00061", 12], ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition.", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", 14], ["Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation.", ["Eunhyeok Park", "Dongyoung Kim", "Sungjoo Yoo"], "https://doi.org/10.1109/ISCA.2018.00063", 11], ["Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom.", ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00064", 13], ["TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks.", ["Gwangsun Kim", "Hayoung Choi", "John Kim"], "https://doi.org/10.1109/ISCA.2018.00065", 14], ["Modular Routing Design for Chiplet-Based Systems.", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", 13], ["FastTrack: Leveraging Heterogeneous FPGA Wires to Design Low-Cost High-Performance Soft NoCs.", ["Nachiket Kapre", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00067", 13], ["Prediction Based Execution on Deep Neural Networks.", ["Mingcong Song", "Jiechen Zhao", "Yang Hu", "Jiaqi Zhang", "Tao Li"], "https://doi.org/10.1109/ISCA.2018.00068", 12], ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", 12], ["Gist: Efficient Data Encoding for Deep Neural Network Training.", ["Animesh Jain", "Amar Phanishayee", "Jason Mars", "Lingjia Tang", "Gennady Pekhimenko"], "https://doi.org/10.1109/ISCA.2018.00070", 14], ["The Dark Side of DNN Pruning.", ["Reza Yazdani", "Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00071", 12], ["HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs.", ["Bhargava Gopireddy", "Dimitrios Skarlatos", "Wenjuan Zhu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00072", 14], ["RegMutex: Inter-Warp GPU Register Time-Sharing.", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Amin Farmahini Farahani", "Nuwan Jayasena", "Vivek Sarkar"], "https://doi.org/10.1109/ISCA.2018.00073", 13], ["The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs.", ["Nandita Vijaykumar", "Eiman Ebrahimi", "Kevin Hsieh", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00074", 14], ["Generic System Calls for GPUs.", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", 14]]