name: TIM6
description: Basic timers
groupName: TIM
baseAddress: 1073745920
registers:
- name: CR1
  displayName: CR1
  description: control register 1
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CEN
    description: "Counter enable\nNote: Gated mode can work only if the CEN bit has\
      \ been previously set by software. However trigger mode can set the CEN bit\
      \ automatically by hardware.\nCEN is cleared automatically in one-pulse mode,\
      \ when an update event occurs."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter disabled
      value: 0
    - name: B_0x1
      description: Counter enabled
      value: 1
  - name: UDIS
    description: "Update disable\nThis bit is set and cleared by software to enable/disable\
      \ UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate\
      \ generation through the slave mode controller\nBuffered registers are then\
      \ loaded with their preload values."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'UEV enabled. The Update (UEV) event is generated by one of the
        following events:'
      value: 0
    - name: B_0x1
      description: UEV disabled. The Update event is not generated, shadow registers
        keep their value (ARR, PSC). However the counter and the prescaler are reinitialized
        if the UG bit is set or if a hardware reset is received from the slave mode
        controller.
      value: 1
  - name: URS
    description: "Update request source\nThis bit is set and cleared by software to\
      \ select the UEV event sources.\nCounter overflow/underflow\nSetting the UG\
      \ bit\nUpdate generation through the slave mode controller"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'Any of the following events generates an update interrupt or DMA
        request if enabled. These events can be:'
      value: 0
    - name: B_0x1
      description: Only counter overflow/underflow generates an update interrupt or
        DMA request if enabled.
      value: 1
  - name: OPM
    description: One-pulse mode
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter is not stopped at update event
      value: 0
    - name: B_0x1
      description: Counter stops counting at the next update event (clearing the CEN
        bit).
      value: 1
  - name: ARPE
    description: Auto-reload preload enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIMx_ARR register is not buffered.
      value: 0
    - name: B_0x1
      description: TIMx_ARR register is buffered.
      value: 1
  - name: UIFREMAP
    description: UIF status bit remapping
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No remapping. UIF status bit is not copied to TIMx_CNT register
        bit 31.
      value: 0
    - name: B_0x1
      description: Remapping enabled. UIF status bit is copied to TIMx_CNT register
        bit 31.
      value: 1
- name: CR2
  displayName: CR2
  description: control register 2
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MMS
    description: "Master mode selection\nThese bits are used to select the information\
      \ to be sent in master mode to slave timers for synchronization (TRGO). The\
      \ combination is as follows:\nWhen the Counter Enable signal is controlled by\
      \ the trigger input, there is a delay on TRGO, except if the master/slave mode\
      \ is selected (see the MSM bit description in the TIMx_SMCR register).\nNote:\
      \ The clock of the slave timer or ADC must be enabled prior to receive events\
      \ from the master timer, and must not be changed on-the-fly while triggers are\
      \ received from the master timer."
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Reset - the UG bit from the TIMx_EGR register is used as a trigger
        output (TRGO). If reset is generated by the trigger input (slave mode controller
        configured in reset mode) then the signal on TRGO is delayed compared to the
        actual reset.
      value: 0
    - name: B_0x1
      description: Enable - the Counter enable signal, CNT_EN, is used as a trigger
        output (TRGO). It is useful to start several timers at the same time or to
        control a window in which a slave timer is enabled. The Counter Enable signal
        is generated by a logic OR between CEN control bit and the trigger input when
        configured in gated mode.
      value: 1
    - name: B_0x2
      description: Update - The update event is selected as a trigger output (TRGO).
        For instance a master timer can then be used as a prescaler for a slave timer.
      value: 2
- name: DIER
  displayName: DIER
  description: DMA/Interrupt enable register
  addressOffset: 12
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: UIE
    description: Update interrupt enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Update interrupt disabled.
      value: 0
    - name: B_0x1
      description: Update interrupt enabled.
      value: 1
  - name: UDE
    description: Update DMA request enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Update DMA request disabled.
      value: 0
    - name: B_0x1
      description: Update DMA request enabled.
      value: 1
- name: SR
  displayName: SR
  description: status register
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: UIF
    description: Update interrupt flag
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No update occurred.
      value: 0
    - name: B_0x1
      description: 'Update interrupt pending. This bit is set by hardware when the
        registers are updated:'
      value: 1
- name: EGR
  displayName: EGR
  description: event generation register
  addressOffset: 20
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: UG
    description: "Update generation\nThis bit can be set by software, it is automatically\
      \ cleared by hardware."
    bitOffset: 0
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No action.
      value: 0
    - name: B_0x1
      description: Re-initializes the timer counter and generates an update of the
        registers. Note that the prescaler counter is cleared too (but the prescaler
        ratio is not affected).
      value: 1
- name: CNT
  displayName: CNT
  description: counter
  addressOffset: 36
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CNT
    description: Counter value
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: UIFCPY
    description: "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR\
      \ register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and\
      \ read as 0."
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: PSC
  displayName: PSC
  description: prescaler
  addressOffset: 40
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PSC
    description: Prescaler value
    bitOffset: 0
    bitWidth: 16
- name: ARR
  displayName: ARR
  description: auto-reload register
  addressOffset: 44
  size: 32
  access: read-write
  resetValue: 65535
  fields:
  - name: ARR
    description: Prescaler value
    bitOffset: 0
    bitWidth: 16
interrupts:
- name: TIM6_DAC
  description: "TIM6 + LPTIM1 and DAC global\n        interrupt"
  value: 17
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
