// Seed: 2436589153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  module_2();
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4
  );
endmodule
module module_2 ();
  reg id_1;
  assign id_2 = id_1;
  final $display(1);
  always @(1 or posedge 1) begin
    #1 begin
      if (id_2)
        if (id_2) begin
          id_2 = 1;
        end
    end
    $display(id_1);
    id_2 <= id_2;
    disable id_3;
  end
endmodule
