Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'Instr_Mem' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Instr_Mem'...
WARNING:sim - A core named 'Instr_Mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Instr_Mem'...
Delivering associated files for 'Instr_Mem'...
Delivering EJava files for 'Instr_Mem'...
Generating implementation netlist for 'Instr_Mem'...
INFO:sim - Pre-processing HDL files for 'Instr_Mem'...
Running synthesis for 'Instr_Mem'
Running ngcbuild...
Writing VHO instantiation template for 'Instr_Mem'...
Writing VHDL behavioral simulation model for 'Instr_Mem'...
WARNING:sim - Overwriting existing file
   /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_M
   em/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'Instr_Mem'...
Generating ISE project...
XCO file found: Instr_Mem.xco
XMDF file found: Instr_Mem_xmdf.tcl
Adding
/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem.
asy -view all -origin_type imported
Adding
/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem.
ngc -view all -origin_type created
Checking file
"/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem
.ngc" for project device match ...
File
"/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem
.ngc" device information matches project device.
Adding
/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_
   Mem.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/tmp/_cg/Instr_Mem.
vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Instr_Mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
