NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-6-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | Schemat_VHDL | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | b0_II | Schemat_VHDL_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | b0 | 10123 | PI | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | b1_II | Schemat_VHDL_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | b1 | 10124 | PI | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | b1_II/UIM | 10280 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b1_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_II | Schemat_VHDL_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk | 10125 | PI | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | NULL | d_Stopwatch1_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | d_Stopwatch1_MC.Q | 10132 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | d_Stopwatch1_MC.Q | d_Stopwatch1_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | d_Stopwatch1_MC.SI | d_Stopwatch1_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | d_Stopwatch1_MC.D1 | 10127 | ? | 0 | 0 | d_Stopwatch1_MC | NULL | NULL | d_Stopwatch1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | sw0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | d_Stopwatch1_MC.D2 | 10128 | ? | 0 | 0 | d_Stopwatch1_MC | NULL | NULL | d_Stopwatch1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | d_Stopwatch1_MC.REG | d_Stopwatch1_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | d_Stopwatch1_MC.D | 10126 | ? | 0 | 0 | d_Stopwatch1_MC | NULL | NULL | d_Stopwatch1_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | d_Stopwatch1_MC.Q | 10131 | ? | 0 | 0 | d_Stopwatch1_MC | NULL | NULL | d_Stopwatch1_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | sw0_II | Schemat_VHDL_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw0 | 10129 | PI | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | d_Stopwatch1 | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | d_Stopwatch1_MC.Q | 10132 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | d_Stopwatch1_MC.Q | d_Stopwatch1_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | d_Stopwatch1 | 10133 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | d_Stopwatch1 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | d_Stopwatch2_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | d_Stopwatch2_MC.Q | 10138 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | d_Stopwatch2_MC.Q | d_Stopwatch2_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | d_Stopwatch2_MC.SI | d_Stopwatch2_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | d_Stopwatch2_MC.D1 | 10135 | ? | 0 | 0 | d_Stopwatch2_MC | NULL | NULL | d_Stopwatch2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | sw0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | d_Stopwatch2_MC.D2 | 10136 | ? | 0 | 0 | d_Stopwatch2_MC | NULL | NULL | d_Stopwatch2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | d_Stopwatch2_MC.REG | d_Stopwatch2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | d_Stopwatch2_MC.D | 10134 | ? | 0 | 0 | d_Stopwatch2_MC | NULL | NULL | d_Stopwatch2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | d_Stopwatch2_MC.Q | 10137 | ? | 0 | 0 | d_Stopwatch2_MC | NULL | NULL | d_Stopwatch2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | d_Stopwatch2 | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | d_Stopwatch2_MC.Q | 10138 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | d_Stopwatch2_MC.Q | d_Stopwatch2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | d_Stopwatch2 | 10139 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | d_Stopwatch2 | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | sw1_II | Schemat_VHDL_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw1 | 10140 | PI | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv | wy_aktywna_anoda<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_aktywna_anoda<0>_MC.Q | 10198 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<0>_MC.Q | wy_aktywna_anoda<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_aktywna_anoda<0>_MC.SI | wy_aktywna_anoda<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_aktywna_anoda<0>_MC.D1 | 10142 | ? | 0 | 0 | wy_aktywna_anoda<0>_MC | NULL | NULL | wy_aktywna_anoda<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_aktywna_anoda<0>_MC.D2 | 10143 | ? | 0 | 0 | wy_aktywna_anoda<0>_MC | NULL | NULL | wy_aktywna_anoda<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_aktywna_anoda<0>_MC.REG | wy_aktywna_anoda<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_aktywna_anoda<0>_MC.D | 10141 | ? | 0 | 0 | wy_aktywna_anoda<0>_MC | NULL | NULL | wy_aktywna_anoda<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_aktywna_anoda<0>_MC.Q | 10197 | ? | 0 | 0 | wy_aktywna_anoda<0>_MC | NULL | NULL | wy_aktywna_anoda<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldHigh+Tff | wy_sterowanie_kropka_MC | Schemat_VHDL_COPY_0_COPY_0 | 4864 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR16__ctinst/4 | 10147 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_sterowanie_kropka_MC.Q | 10218 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_sterowanie_kropka_MC.SI | wy_sterowanie_kropka_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_sterowanie_kropka_MC.D1 | 10146 | ? | 0 | 0 | wy_sterowanie_kropka_MC | NULL | NULL | wy_sterowanie_kropka_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_sterowanie_kropka_MC.D2 | 10145 | ? | 0 | 0 | wy_sterowanie_kropka_MC | NULL | NULL | wy_sterowanie_kropka_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_sterowanie_kropka_MC.REG | wy_sterowanie_kropka_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_sterowanie_kropka_MC.D | 10144 | ? | 0 | 0 | wy_sterowanie_kropka_MC | NULL | NULL | wy_sterowanie_kropka_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR16__ctinst/4 | 10147 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_sterowanie_kropka_MC.Q | 10189 | ? | 0 | 0 | wy_sterowanie_kropka_MC | NULL | NULL | wy_sterowanie_kropka_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_clk_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_clk_MC.SI | wy_clk_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_clk_MC.D1 | 10152 | ? | 0 | 0 | wy_clk_MC | NULL | NULL | wy_clk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_clk_MC.D2 | 10151 | ? | 0 | 0 | wy_clk_MC | NULL | NULL | wy_clk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>

SRFF_INSTANCE | wy_clk_MC.REG | wy_clk_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_clk_MC.D | 10150 | ? | 0 | 0 | wy_clk_MC | NULL | NULL | wy_clk_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_clk_MC.Q | 10149 | ? | 0 | 0 | wy_clk_MC | NULL | NULL | wy_clk_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.D1 | 10156 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.D2 | 10157 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.D | 10155 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | 10154 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.D1 | 10162 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.D2 | 10161 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>
SPPTERM | 7 | IV_TRUE | wy_clk | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.D | 10160 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | 10159 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.D1 | 10166 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.D2 | 10167 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.D | 10165 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | 10164 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.D1 | 10173 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.D2 | 10172 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.D | 10171 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | 10170 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.D1 | 10178 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.D2 | 10177 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.D | 10176 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | 10175 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.D1 | 10183 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.D2 | 10182 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.D | 10181 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | 10180 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.SI | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | 10153 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | 10158 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | 10163 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | 10169 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | 10174 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | 10179 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | 10184 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.D1 | 10188 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.D2 | 10187 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>

SRFF_INSTANCE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.REG | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.D | 10186 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_II/FCLK | 10168 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | clk_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.Q | 10185 | ? | 0 | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | NULL | NULL | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_we<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_we<1>_MC.SI | wy_we<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_we<1>_MC.D1 | 10194 | ? | 0 | 0 | wy_we<1>_MC | NULL | NULL | wy_we<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | wy_sterowanie_kropka_MC.UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_we<1>_MC.D2 | 10195 | ? | 0 | 0 | wy_we<1>_MC | NULL | NULL | wy_we<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_we<1>_MC.REG | wy_we<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_we<1>_MC.D | 10193 | ? | 0 | 0 | wy_we<1>_MC | NULL | NULL | wy_we<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_we<1>_MC.Q | 10192 | ? | 0 | 0 | wy_we<1>_MC | NULL | NULL | wy_we<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_aktywna_anoda<0> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_aktywna_anoda<0>_MC.Q | 10198 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<0>_MC.Q | wy_aktywna_anoda<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_aktywna_anoda<0> | 10199 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_aktywna_anoda<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_aktywna_anoda<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_aktywna_anoda<1>_MC.Q | 10204 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<1>_MC.Q | wy_aktywna_anoda<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_aktywna_anoda<1>_MC.SI | wy_aktywna_anoda<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_aktywna_anoda<1>_MC.D1 | 10201 | ? | 0 | 0 | wy_aktywna_anoda<1>_MC | NULL | NULL | wy_aktywna_anoda<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_aktywna_anoda<1>_MC.D2 | 10202 | ? | 0 | 0 | wy_aktywna_anoda<1>_MC | NULL | NULL | wy_aktywna_anoda<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_aktywna_anoda<1>_MC.REG | wy_aktywna_anoda<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_aktywna_anoda<1>_MC.D | 10200 | ? | 0 | 0 | wy_aktywna_anoda<1>_MC | NULL | NULL | wy_aktywna_anoda<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_aktywna_anoda<1>_MC.Q | 10203 | ? | 0 | 0 | wy_aktywna_anoda<1>_MC | NULL | NULL | wy_aktywna_anoda<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_aktywna_anoda<1> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_aktywna_anoda<1>_MC.Q | 10204 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<1>_MC.Q | wy_aktywna_anoda<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_aktywna_anoda<1> | 10205 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_aktywna_anoda<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_aktywna_anoda<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_aktywna_anoda<2>_MC.Q | 10210 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<2>_MC.Q | wy_aktywna_anoda<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_aktywna_anoda<2>_MC.SI | wy_aktywna_anoda<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_aktywna_anoda<2>_MC.D1 | 10207 | ? | 0 | 0 | wy_aktywna_anoda<2>_MC | NULL | NULL | wy_aktywna_anoda<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_aktywna_anoda<2>_MC.D2 | 10208 | ? | 0 | 0 | wy_aktywna_anoda<2>_MC | NULL | NULL | wy_aktywna_anoda<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_aktywna_anoda<2>_MC.REG | wy_aktywna_anoda<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_aktywna_anoda<2>_MC.D | 10206 | ? | 0 | 0 | wy_aktywna_anoda<2>_MC | NULL | NULL | wy_aktywna_anoda<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_aktywna_anoda<2>_MC.Q | 10209 | ? | 0 | 0 | wy_aktywna_anoda<2>_MC | NULL | NULL | wy_aktywna_anoda<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_aktywna_anoda<2> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_aktywna_anoda<2>_MC.Q | 10210 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<2>_MC.Q | wy_aktywna_anoda<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_aktywna_anoda<2> | 10211 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_aktywna_anoda<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_aktywna_anoda<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_aktywna_anoda<3>_MC.Q | 10216 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<3>_MC.Q | wy_aktywna_anoda<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_aktywna_anoda<3>_MC.SI | wy_aktywna_anoda<3>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_aktywna_anoda<3>_MC.D1 | 10213 | ? | 0 | 0 | wy_aktywna_anoda<3>_MC | NULL | NULL | wy_aktywna_anoda<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_aktywna_anoda<3>_MC.D2 | 10214 | ? | 0 | 0 | wy_aktywna_anoda<3>_MC | NULL | NULL | wy_aktywna_anoda<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_aktywna_anoda<3>_MC.REG | wy_aktywna_anoda<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_aktywna_anoda<3>_MC.D | 10212 | ? | 0 | 0 | wy_aktywna_anoda<3>_MC | NULL | NULL | wy_aktywna_anoda<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_aktywna_anoda<3>_MC.Q | 10215 | ? | 0 | 0 | wy_aktywna_anoda<3>_MC | NULL | NULL | wy_aktywna_anoda<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_aktywna_anoda<3> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_aktywna_anoda<3>_MC.Q | 10216 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_aktywna_anoda<3>_MC.Q | wy_aktywna_anoda<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_aktywna_anoda<3> | 10217 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_aktywna_anoda<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | wy_sterowanie_kropka | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_sterowanie_kropka_MC.Q | 10218 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_sterowanie_kropka | 10219 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_sterowanie_kropka | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_transkoder_7s<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<0>_MC.Q | 10497 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<0>_MC.Q | wy_transkoder_7s<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<0>_MC.SI | wy_transkoder_7s<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<0>_MC.D1 | 10221 | ? | 0 | 0 | wy_transkoder_7s<0>_MC | NULL | NULL | wy_transkoder_7s<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | N_PZ_466
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<0>_MC.D2 | 10222 | ? | 0 | 0 | wy_transkoder_7s<0>_MC | NULL | NULL | wy_transkoder_7s<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_transkoder_7s<0>_MC.REG | wy_transkoder_7s<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<0>_MC.D | 10220 | ? | 0 | 0 | wy_transkoder_7s<0>_MC | NULL | NULL | wy_transkoder_7s<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<0>_MC.Q | 10496 | ? | 0 | 0 | wy_transkoder_7s<0>_MC | NULL | NULL | wy_transkoder_7s<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | Inst_transkoder_7s/wy<0>12_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 22 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_transkoder_7s/wy<0>12_MC.SI | Inst_transkoder_7s/wy<0>12_MC | 0 | 22 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_transkoder_7s/wy<0>12_MC.D1 | 10227 | ? | 0 | 0 | Inst_transkoder_7s/wy<0>12_MC | NULL | NULL | Inst_transkoder_7s/wy<0>12_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_transkoder_7s/wy<0>12_MC.D2 | 10226 | ? | 0 | 0 | Inst_transkoder_7s/wy<0>12_MC | NULL | NULL | Inst_transkoder_7s/wy<0>12_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3> | IV_TRUE | N_PZ_362
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_dz_we3_2<2> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_min_we4_2<0> | IV_FALSE | wy_min_we4_2<2> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_dz_we3<2> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<0> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_min_we4<2> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>

SRFF_INSTANCE | Inst_transkoder_7s/wy<0>12_MC.REG | Inst_transkoder_7s/wy<0>12_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_transkoder_7s/wy<0>12_MC.D | 10225 | ? | 0 | 0 | Inst_transkoder_7s/wy<0>12_MC | NULL | NULL | Inst_transkoder_7s/wy<0>12_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_transkoder_7s/wy<0>12_MC.Q | 10224 | ? | 0 | 0 | Inst_transkoder_7s/wy<0>12_MC | NULL | NULL | Inst_transkoder_7s/wy<0>12_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_s_dz_we3<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3<0>_MC.SI | wy_s_dz_we3<0>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3<0>_MC.D1 | 10232 | ? | 0 | 0 | wy_s_dz_we3<0>_MC | NULL | NULL | wy_s_dz_we3<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3<0>_MC.D2 | 10231 | ? | 0 | 0 | wy_s_dz_we3<0>_MC | NULL | NULL | wy_s_dz_we3<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | wy_s_j_we2<1>
SPPTERM | 1 | IV_TRUE | wy_s_j_we2<2>
SPPTERM | 1 | IV_FALSE | N_PZ_414
SPPTERM | 1 | IV_FALSE | wy_s_j_we2<3>
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395

SRFF_INSTANCE | wy_s_dz_we3<0>_MC.REG | wy_s_dz_we3<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3<0>_MC.D | 10230 | ? | 0 | 0 | wy_s_dz_we3<0>_MC | NULL | NULL | wy_s_dz_we3<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3<0>_MC.Q | 10229 | ? | 0 | 0 | wy_s_dz_we3<0>_MC | NULL | NULL | wy_s_dz_we3<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_s_j_we2<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2<1>_MC.SI | wy_s_j_we2<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2<1>_MC.D1 | 10237 | ? | 0 | 0 | wy_s_j_we2<1>_MC | NULL | NULL | wy_s_j_we2<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2<1>_MC.D2 | 10236 | ? | 0 | 0 | wy_s_j_we2<1>_MC | NULL | NULL | wy_s_j_we2<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_414
SPPTERM | 3 | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<3>

SRFF_INSTANCE | wy_s_j_we2<1>_MC.REG | wy_s_j_we2<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2<1>_MC.D | 10235 | ? | 0 | 0 | wy_s_j_we2<1>_MC | NULL | NULL | wy_s_j_we2<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2<1>_MC.Q | 10234 | ? | 0 | 0 | wy_s_j_we2<1>_MC | NULL | NULL | wy_s_j_we2<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_j_we2<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2<2>_MC.SI | wy_s_j_we2<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2<2>_MC.D1 | 10241 | ? | 0 | 0 | wy_s_j_we2<2>_MC | NULL | NULL | wy_s_j_we2<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | wy_s_j_we2<1> | IV_TRUE | N_PZ_414
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2<2>_MC.D2 | 10242 | ? | 0 | 0 | wy_s_j_we2<2>_MC | NULL | NULL | wy_s_j_we2<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_s_j_we2<2>_MC.REG | wy_s_j_we2<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2<2>_MC.D | 10240 | ? | 0 | 0 | wy_s_j_we2<2>_MC | NULL | NULL | wy_s_j_we2<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2<2>_MC.Q | 10239 | ? | 0 | 0 | wy_s_j_we2<2>_MC | NULL | NULL | wy_s_j_we2<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_414_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_414_MC.SI | N_PZ_414_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_414_MC.D1 | 10246 | ? | 0 | 0 | N_PZ_414_MC | NULL | NULL | N_PZ_414_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | wy_s_j_we2<0> | IV_FALSE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | N_PZ_310 | IV_TRUE | wy_ds_we1<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_414_MC.D2 | 10247 | ? | 0 | 0 | N_PZ_414_MC | NULL | NULL | N_PZ_414_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_414_MC.REG | N_PZ_414_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_414_MC.D | 10245 | ? | 0 | 0 | N_PZ_414_MC | NULL | NULL | N_PZ_414_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_414_MC.Q | 10244 | ? | 0 | 0 | N_PZ_414_MC | NULL | NULL | N_PZ_414_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_s_j_we2<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2<0>_MC.SI | wy_s_j_we2<0>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2<0>_MC.D1 | 10252 | ? | 0 | 0 | wy_s_j_we2<0>_MC | NULL | NULL | wy_s_j_we2<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2<0>_MC.D2 | 10251 | ? | 0 | 0 | wy_s_j_we2<0>_MC | NULL | NULL | wy_s_j_we2<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | wy_ds_we1<1>
SPPTERM | 1 | IV_TRUE | wy_ds_we1<2>
SPPTERM | 1 | IV_FALSE | N_PZ_310
SPPTERM | 1 | IV_FALSE | wy_ds_we1<3>
SPPTERM | 10 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395

SRFF_INSTANCE | wy_s_j_we2<0>_MC.REG | wy_s_j_we2<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2<0>_MC.D | 10250 | ? | 0 | 0 | wy_s_j_we2<0>_MC | NULL | NULL | wy_s_j_we2<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2<0>_MC.Q | 10249 | ? | 0 | 0 | wy_s_j_we2<0>_MC | NULL | NULL | wy_s_j_we2<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_ds_we1<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1<1>_MC.SI | wy_ds_we1<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1<1>_MC.D1 | 10257 | ? | 0 | 0 | wy_ds_we1<1>_MC | NULL | NULL | wy_ds_we1<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1<1>_MC.D2 | 10256 | ? | 0 | 0 | wy_ds_we1<1>_MC | NULL | NULL | wy_ds_we1<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_310
SPPTERM | 3 | IV_FALSE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<3>

SRFF_INSTANCE | wy_ds_we1<1>_MC.REG | wy_ds_we1<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1<1>_MC.D | 10255 | ? | 0 | 0 | wy_ds_we1<1>_MC | NULL | NULL | wy_ds_we1<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1<1>_MC.Q | 10254 | ? | 0 | 0 | wy_ds_we1<1>_MC | NULL | NULL | wy_ds_we1<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_ds_we1<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 10367 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1<2>_MC.SI | wy_ds_we1<2>_MC | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1<2>_MC.D1 | 10262 | ? | 0 | 0 | wy_ds_we1<2>_MC | NULL | NULL | wy_ds_we1<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1<2>_MC.D2 | 10261 | ? | 0 | 0 | wy_ds_we1<2>_MC | NULL | NULL | wy_ds_we1<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | wy_ds_we1<1> | IV_TRUE | N_PZ_310
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | wy_ds_we1<2>_MC.CLKF | 10366 | ? | 0 | 0 | wy_ds_we1<2>_MC | NULL | NULL | wy_ds_we1<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | wy_clk_mp

SRFF_INSTANCE | wy_ds_we1<2>_MC.REG | wy_ds_we1<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1<2>_MC.D | 10260 | ? | 0 | 0 | wy_ds_we1<2>_MC | NULL | NULL | wy_ds_we1<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | wy_ds_we1<2>_MC.CLKF | 10366 | ? | 0 | 0 | wy_ds_we1<2>_MC | NULL | NULL | wy_ds_we1<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 10367 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1<2>_MC.Q | 10259 | ? | 0 | 0 | wy_ds_we1<2>_MC | NULL | NULL | wy_ds_we1<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_310_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_310_MC.SI | N_PZ_310_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_310_MC.D1 | 10267 | ? | 0 | 0 | N_PZ_310_MC | NULL | NULL | N_PZ_310_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_310_MC.D2 | 10266 | ? | 0 | 0 | N_PZ_310_MC | NULL | NULL | N_PZ_310_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | sw1_II/UIM | IV_TRUE | wy_ds_we1<0> | IV_TRUE | Inst_moj_projekt_1/StartStop
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_ds_we1<0> | IV_FALSE | b0_II/UIM | IV_TRUE | Inst_moj_projekt_1/StartStop

SRFF_INSTANCE | N_PZ_310_MC.REG | N_PZ_310_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_310_MC.D | 10265 | ? | 0 | 0 | N_PZ_310_MC | NULL | NULL | N_PZ_310_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_310_MC.Q | 10264 | ? | 0 | 0 | N_PZ_310_MC | NULL | NULL | N_PZ_310_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_ds_we1<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1<0>_MC.SI | wy_ds_we1<0>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1<0>_MC.D1 | 10273 | ? | 0 | 0 | wy_ds_we1<0>_MC | NULL | NULL | wy_ds_we1<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1<0>_MC.D2 | 10272 | ? | 0 | 0 | wy_ds_we1<0>_MC | NULL | NULL | wy_ds_we1<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | sw0_II/UIM
SPPTERM | 1 | IV_FALSE | Inst_moj_projekt_1/StartStop
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_TRUE | b0_II/UIM
SPPTERM | 14 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_FALSE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<0> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395 | IV_TRUE | wy_ds_we1<3>

SRFF_INSTANCE | wy_ds_we1<0>_MC.REG | wy_ds_we1<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1<0>_MC.D | 10271 | ? | 0 | 0 | wy_ds_we1<0>_MC | NULL | NULL | wy_ds_we1<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1<0>_MC.Q | 10270 | ? | 0 | 0 | wy_ds_we1<0>_MC | NULL | NULL | wy_ds_we1<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | Inst_moj_projekt_1/StartStop_MC | Schemat_VHDL_COPY_0_COPY_0 | 1344 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b1_II/UIM | 10280 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_moj_projekt_1/StartStop_MC.SI | Inst_moj_projekt_1/StartStop_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_1/StartStop | 10275 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_1/StartStop_MC.Q | Inst_moj_projekt_1/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b1_II/UIM | 10280 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_moj_projekt_1/StartStop_MC.D1 | 10279 | ? | 0 | 0 | Inst_moj_projekt_1/StartStop_MC | NULL | NULL | Inst_moj_projekt_1/StartStop_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_moj_projekt_1/StartStop_MC.D2 | 10278 | ? | 0 | 0 | Inst_moj_projekt_1/StartStop_MC | NULL | NULL | Inst_moj_projekt_1/StartStop_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | sw0_II/UIM | IV_FALSE | Inst_moj_projekt_1/StartStop
SPPTERM | 2 | IV_TRUE | b0_II/UIM | IV_FALSE | Inst_moj_projekt_1/StartStop
SPPTERM | 3 | IV_FALSE | sw0_II/UIM | IV_TRUE | b0_II/UIM | IV_FALSE | b1_II/UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Inst_moj_projekt_1/StartStop_MC.CLKF | 10281 | ? | 0 | 0 | Inst_moj_projekt_1/StartStop_MC | NULL | NULL | Inst_moj_projekt_1/StartStop_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | sw1_II/UIM

SRFF_INSTANCE | Inst_moj_projekt_1/StartStop_MC.REG | Inst_moj_projekt_1/StartStop_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_moj_projekt_1/StartStop_MC.D | 10277 | ? | 0 | 0 | Inst_moj_projekt_1/StartStop_MC | NULL | NULL | Inst_moj_projekt_1/StartStop_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Inst_moj_projekt_1/StartStop_MC.CLKF | 10281 | ? | 0 | 0 | Inst_moj_projekt_1/StartStop_MC | NULL | NULL | Inst_moj_projekt_1/StartStop_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | sw1_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_moj_projekt_1/StartStop_MC.Q | 10276 | ? | 0 | 0 | Inst_moj_projekt_1/StartStop_MC | NULL | NULL | Inst_moj_projekt_1/StartStop_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4<0>_MC.SI | wy_min_we4<0>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4<0>_MC.D1 | 10286 | ? | 0 | 0 | wy_min_we4<0>_MC | NULL | NULL | wy_min_we4<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4<0>_MC.D2 | 10285 | ? | 0 | 0 | wy_min_we4<0>_MC | NULL | NULL | wy_min_we4<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3>
SPPTERM | 9 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_FALSE | N_PZ_395

SRFF_INSTANCE | wy_min_we4<0>_MC.REG | wy_min_we4<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4<0>_MC.D | 10284 | ? | 0 | 0 | wy_min_we4<0>_MC | NULL | NULL | wy_min_we4<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4<0>_MC.Q | 10283 | ? | 0 | 0 | wy_min_we4<0>_MC | NULL | NULL | wy_min_we4<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_dz_we3<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3<1>_MC.SI | wy_s_dz_we3<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3<1>_MC.D1 | 10291 | ? | 0 | 0 | wy_s_dz_we3<1>_MC | NULL | NULL | wy_s_dz_we3<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3<1>_MC.D2 | 10290 | ? | 0 | 0 | wy_s_dz_we3<1>_MC | NULL | NULL | wy_s_dz_we3<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3>
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3> | IV_FALSE | wy_s_dz_we3<2>
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<3>

SRFF_INSTANCE | wy_s_dz_we3<1>_MC.REG | wy_s_dz_we3<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3<1>_MC.D | 10289 | ? | 0 | 0 | wy_s_dz_we3<1>_MC | NULL | NULL | wy_s_dz_we3<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3<1>_MC.Q | 10288 | ? | 0 | 0 | wy_s_dz_we3<1>_MC | NULL | NULL | wy_s_dz_we3<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wy_s_j_we2<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 1024 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2<3>_MC.SI | wy_s_j_we2<3>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2<3>_MC.D1 | 10296 | ? | 0 | 0 | wy_s_j_we2<3>_MC | NULL | NULL | wy_s_j_we2<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2<3>_MC.D2 | 10295 | ? | 0 | 0 | wy_s_j_we2<3>_MC | NULL | NULL | wy_s_j_we2<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3>
SPPTERM | 3 | IV_TRUE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<3>
SPPTERM | 3 | IV_FALSE | wy_s_j_we2<1> | IV_TRUE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<3>
SPPTERM | 4 | IV_TRUE | wy_s_j_we2<1> | IV_TRUE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_s_j_we2<3>
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395

SRFF_INSTANCE | wy_s_j_we2<3>_MC.REG | wy_s_j_we2<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2<3>_MC.D | 10294 | ? | 0 | 0 | wy_s_j_we2<3>_MC | NULL | NULL | wy_s_j_we2<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2<3>_MC.Q | 10293 | ? | 0 | 0 | wy_s_j_we2<3>_MC | NULL | NULL | wy_s_j_we2<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_dz_we3<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3<2>_MC.SI | wy_s_dz_we3<2>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3<2>_MC.D1 | 10301 | ? | 0 | 0 | wy_s_dz_we3<2>_MC | NULL | NULL | wy_s_dz_we3<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3<2>_MC.D2 | 10300 | ? | 0 | 0 | wy_s_dz_we3<2>_MC | NULL | NULL | wy_s_dz_we3<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3>
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_min_we4<0> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3>
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_FALSE | N_PZ_395

SRFF_INSTANCE | wy_s_dz_we3<2>_MC.REG | wy_s_dz_we3<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3<2>_MC.D | 10299 | ? | 0 | 0 | wy_s_dz_we3<2>_MC | NULL | NULL | wy_s_dz_we3<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3<2>_MC.Q | 10298 | ? | 0 | 0 | wy_s_dz_we3<2>_MC | NULL | NULL | wy_s_dz_we3<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_dz_we3<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3<3>_MC.SI | wy_s_dz_we3<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3<3>_MC.D1 | 10305 | ? | 0 | 0 | wy_s_dz_we3<3>_MC | NULL | NULL | wy_s_dz_we3<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3<3>_MC.D2 | 10306 | ? | 0 | 0 | wy_s_dz_we3<3>_MC | NULL | NULL | wy_s_dz_we3<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_s_dz_we3<3>_MC.REG | wy_s_dz_we3<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3<3>_MC.D | 10304 | ? | 0 | 0 | wy_s_dz_we3<3>_MC | NULL | NULL | wy_s_dz_we3<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3<3>_MC.Q | 10303 | ? | 0 | 0 | wy_s_dz_we3<3>_MC | NULL | NULL | wy_s_dz_we3<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_clk_mp_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_clk_mp_MC.SI | wy_clk_mp_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_clk_mp_MC.D1 | 10312 | ? | 0 | 0 | wy_clk_mp_MC | NULL | NULL | wy_clk_mp_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_clk_mp_MC.D2 | 10311 | ? | 0 | 0 | wy_clk_mp_MC | NULL | NULL | wy_clk_mp_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>
SPPTERM | 6 | IV_TRUE | wy_clk_mp | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>

SRFF_INSTANCE | wy_clk_mp_MC.REG | wy_clk_mp_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_clk_mp_MC.D | 10310 | ? | 0 | 0 | wy_clk_mp_MC | NULL | NULL | wy_clk_mp_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_clk_mp_MC.Q | 10309 | ? | 0 | 0 | wy_clk_mp_MC | NULL | NULL | wy_clk_mp_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.SI | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.D1 | 10316 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | wy_clk_mp | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.D2 | 10317 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.REG | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.D | 10315 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | 10314 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.SI | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.D1 | 10321 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.D2 | 10322 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.REG | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.D | 10320 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | 10319 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.SI | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.D1 | 10326 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.D2 | 10327 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.REG | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.D | 10325 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | 10324 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.SI | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.D1 | 10332 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.D2 | 10331 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>
SPPTERM | 6 | IV_TRUE | wy_clk_mp | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>

SRFF_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.REG | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.D | 10330 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | 10329 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | 10333 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.SI | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | 10313 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | 10318 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | 10323 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | 10328 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC.Q | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.D1 | 10336 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.D2 | 10337 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.REG | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.D | 10335 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.Q | 10334 | ? | 0 | 0 | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | NULL | NULL | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_395_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<3> | 10356 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<3>_MC.Q | wy_min_we4<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_395_MC.SI | N_PZ_395_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<3> | 10356 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<3>_MC.Q | wy_min_we4<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_395_MC.D1 | 10342 | ? | 0 | 0 | N_PZ_395_MC | NULL | NULL | N_PZ_395_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_FALSE | wy_min_we4<1> | IV_FALSE | wy_min_we4<2> | IV_TRUE | wy_min_we4<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_395_MC.D2 | 10343 | ? | 0 | 0 | N_PZ_395_MC | NULL | NULL | N_PZ_395_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_395_MC.REG | N_PZ_395_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_395_MC.D | 10341 | ? | 0 | 0 | N_PZ_395_MC | NULL | NULL | N_PZ_395_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_395_MC.Q | 10340 | ? | 0 | 0 | N_PZ_395_MC | NULL | NULL | N_PZ_395_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4<1>_MC.SI | wy_min_we4<1>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4<1>_MC.D1 | 10347 | ? | 0 | 0 | wy_min_we4<1>_MC | NULL | NULL | wy_min_we4<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_FALSE | N_PZ_395
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4<1>_MC.D2 | 10348 | ? | 0 | 0 | wy_min_we4<1>_MC | NULL | NULL | wy_min_we4<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_min_we4<1>_MC.REG | wy_min_we4<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4<1>_MC.D | 10346 | ? | 0 | 0 | wy_min_we4<1>_MC | NULL | NULL | wy_min_we4<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4<1>_MC.Q | 10345 | ? | 0 | 0 | wy_min_we4<1>_MC | NULL | NULL | wy_min_we4<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4<2>_MC.SI | wy_min_we4<2>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4<2>_MC.D1 | 10354 | ? | 0 | 0 | wy_min_we4<2>_MC | NULL | NULL | wy_min_we4<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | wy_min_we4<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4<2>_MC.D2 | 10355 | ? | 0 | 0 | wy_min_we4<2>_MC | NULL | NULL | wy_min_we4<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_min_we4<2>_MC.REG | wy_min_we4<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4<2>_MC.D | 10353 | ? | 0 | 0 | wy_min_we4<2>_MC | NULL | NULL | wy_min_we4<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4<2>_MC.Q | 10352 | ? | 0 | 0 | wy_min_we4<2>_MC | NULL | NULL | wy_min_we4<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4<3> | 10356 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<3>_MC.Q | wy_min_we4<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4<3>_MC.SI | wy_min_we4<3>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_414 | 10243 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_414_MC.Q | N_PZ_414_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4<3>_MC.D1 | 10359 | ? | 0 | 0 | wy_min_we4<3>_MC | NULL | NULL | wy_min_we4<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 11 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | wy_min_we4<1> | IV_TRUE | wy_min_we4<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4<3>_MC.D2 | 10360 | ? | 0 | 0 | wy_min_we4<3>_MC | NULL | NULL | wy_min_we4<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_min_we4<3>_MC.REG | wy_min_we4<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4<3>_MC.D | 10358 | ? | 0 | 0 | wy_min_we4<3>_MC | NULL | NULL | wy_min_we4<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4<3>_MC.Q | 10357 | ? | 0 | 0 | wy_min_we4<3>_MC | NULL | NULL | wy_min_we4<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wy_ds_we1<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1<3>_MC.SI | wy_ds_we1<3>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_310 | 10263 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_310_MC.Q | N_PZ_310_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_395 | 10339 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_395_MC.Q | N_PZ_395_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1<3>_MC.D1 | 10365 | ? | 0 | 0 | wy_ds_we1<3>_MC | NULL | NULL | wy_ds_we1<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1<3>_MC.D2 | 10364 | ? | 0 | 0 | wy_ds_we1<3>_MC | NULL | NULL | wy_ds_we1<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_310 | IV_TRUE | wy_ds_we1<3>
SPPTERM | 3 | IV_TRUE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<3>
SPPTERM | 3 | IV_FALSE | wy_ds_we1<1> | IV_TRUE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<3>
SPPTERM | 4 | IV_TRUE | wy_ds_we1<1> | IV_TRUE | wy_ds_we1<2> | IV_TRUE | N_PZ_310 | IV_FALSE | wy_ds_we1<3>
SPPTERM | 12 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395 | IV_TRUE | wy_ds_we1<3>

SRFF_INSTANCE | wy_ds_we1<3>_MC.REG | wy_ds_we1<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1<3>_MC.D | 10363 | ? | 0 | 0 | wy_ds_we1<3>_MC | NULL | NULL | wy_ds_we1<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1<3>_MC.Q | 10362 | ? | 0 | 0 | wy_ds_we1<3>_MC | NULL | NULL | wy_ds_we1<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | wy_we_transkoder7s<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_we_transkoder7s<1>_MC.SI | wy_we_transkoder7s<1>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<1> | 10287 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<1>_MC.Q | wy_s_dz_we3<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<1> | 10253 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<1>_MC.Q | wy_ds_we1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<1> | 10344 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<1>_MC.Q | wy_min_we4<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<1> | 10233 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<1>_MC.Q | wy_s_j_we2<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_we_transkoder7s<1>_MC.D1 | 10372 | ? | 0 | 0 | wy_we_transkoder7s<1>_MC | NULL | NULL | wy_we_transkoder7s<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_we_transkoder7s<1>_MC.D2 | 10371 | ? | 0 | 0 | wy_we_transkoder7s<1>_MC | NULL | NULL | wy_we_transkoder7s<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<1>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<1>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<1>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<1>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<1>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<1>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<1>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<1>

SRFF_INSTANCE | wy_we_transkoder7s<1>_MC.REG | wy_we_transkoder7s<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_we_transkoder7s<1>_MC.D | 10370 | ? | 0 | 0 | wy_we_transkoder7s<1>_MC | NULL | NULL | wy_we_transkoder7s<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_we_transkoder7s<1>_MC.Q | 10369 | ? | 0 | 0 | wy_we_transkoder7s<1>_MC | NULL | NULL | wy_we_transkoder7s<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_dz_we3_2<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3_2<1>_MC.SI | wy_s_dz_we3_2<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3_2<1>_MC.D1 | 10377 | ? | 0 | 0 | wy_s_dz_we3_2<1>_MC | NULL | NULL | wy_s_dz_we3_2<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3_2<1>_MC.D2 | 10376 | ? | 0 | 0 | wy_s_dz_we3_2<1>_MC | NULL | NULL | wy_s_dz_we3_2<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3>
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3>
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3> | IV_TRUE | wy_s_dz_we3_2<3>

SRFF_INSTANCE | wy_s_dz_we3_2<1>_MC.REG | wy_s_dz_we3_2<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3_2<1>_MC.D | 10375 | ? | 0 | 0 | wy_s_dz_we3_2<1>_MC | NULL | NULL | wy_s_dz_we3_2<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3_2<1>_MC.Q | 10374 | ? | 0 | 0 | wy_s_dz_we3_2<1>_MC | NULL | NULL | wy_s_dz_we3_2<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_s_dz_we3_2<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3_2<0>_MC.SI | wy_s_dz_we3_2<0>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3_2<0>_MC.D1 | 10382 | ? | 0 | 0 | wy_s_dz_we3_2<0>_MC | NULL | NULL | wy_s_dz_we3_2<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3_2<0>_MC.D2 | 10381 | ? | 0 | 0 | wy_s_dz_we3_2<0>_MC | NULL | NULL | wy_s_dz_we3_2<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | wy_s_j_we2_2<1>
SPPTERM | 1 | IV_TRUE | wy_s_j_we2_2<2>
SPPTERM | 1 | IV_FALSE | N_PZ_415
SPPTERM | 1 | IV_FALSE | wy_s_j_we2_2<3>
SPPTERM | 6 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396

SRFF_INSTANCE | wy_s_dz_we3_2<0>_MC.REG | wy_s_dz_we3_2<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3_2<0>_MC.D | 10380 | ? | 0 | 0 | wy_s_dz_we3_2<0>_MC | NULL | NULL | wy_s_dz_we3_2<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3_2<0>_MC.Q | 10379 | ? | 0 | 0 | wy_s_dz_we3_2<0>_MC | NULL | NULL | wy_s_dz_we3_2<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_s_j_we2_2<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2_2<1>_MC.SI | wy_s_j_we2_2<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2_2<1>_MC.D1 | 10387 | ? | 0 | 0 | wy_s_j_we2_2<1>_MC | NULL | NULL | wy_s_j_we2_2<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2_2<1>_MC.D2 | 10386 | ? | 0 | 0 | wy_s_j_we2_2<1>_MC | NULL | NULL | wy_s_j_we2_2<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_415
SPPTERM | 3 | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<3>

SRFF_INSTANCE | wy_s_j_we2_2<1>_MC.REG | wy_s_j_we2_2<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2_2<1>_MC.D | 10385 | ? | 0 | 0 | wy_s_j_we2_2<1>_MC | NULL | NULL | wy_s_j_we2_2<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2_2<1>_MC.Q | 10384 | ? | 0 | 0 | wy_s_j_we2_2<1>_MC | NULL | NULL | wy_s_j_we2_2<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_j_we2_2<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2_2<2>_MC.SI | wy_s_j_we2_2<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2_2<2>_MC.D1 | 10391 | ? | 0 | 0 | wy_s_j_we2_2<2>_MC | NULL | NULL | wy_s_j_we2_2<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | wy_s_j_we2_2<1> | IV_TRUE | N_PZ_415
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2_2<2>_MC.D2 | 10392 | ? | 0 | 0 | wy_s_j_we2_2<2>_MC | NULL | NULL | wy_s_j_we2_2<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_s_j_we2_2<2>_MC.REG | wy_s_j_we2_2<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2_2<2>_MC.D | 10390 | ? | 0 | 0 | wy_s_j_we2_2<2>_MC | NULL | NULL | wy_s_j_we2_2<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2_2<2>_MC.Q | 10389 | ? | 0 | 0 | wy_s_j_we2_2<2>_MC | NULL | NULL | wy_s_j_we2_2<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_415_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_415_MC.SI | N_PZ_415_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_415_MC.D1 | 10396 | ? | 0 | 0 | N_PZ_415_MC | NULL | NULL | N_PZ_415_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | wy_s_j_we2_2<0> | IV_FALSE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | N_PZ_311 | IV_TRUE | wy_ds_we1_2<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_415_MC.D2 | 10397 | ? | 0 | 0 | N_PZ_415_MC | NULL | NULL | N_PZ_415_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_415_MC.REG | N_PZ_415_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_415_MC.D | 10395 | ? | 0 | 0 | N_PZ_415_MC | NULL | NULL | N_PZ_415_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_415_MC.Q | 10394 | ? | 0 | 0 | N_PZ_415_MC | NULL | NULL | N_PZ_415_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_s_j_we2_2<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2_2<0>_MC.SI | wy_s_j_we2_2<0>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2_2<0>_MC.D1 | 10402 | ? | 0 | 0 | wy_s_j_we2_2<0>_MC | NULL | NULL | wy_s_j_we2_2<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2_2<0>_MC.D2 | 10401 | ? | 0 | 0 | wy_s_j_we2_2<0>_MC | NULL | NULL | wy_s_j_we2_2<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | wy_ds_we1_2<1>
SPPTERM | 1 | IV_TRUE | wy_ds_we1_2<2>
SPPTERM | 1 | IV_FALSE | N_PZ_311
SPPTERM | 1 | IV_FALSE | wy_ds_we1_2<3>
SPPTERM | 10 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396

SRFF_INSTANCE | wy_s_j_we2_2<0>_MC.REG | wy_s_j_we2_2<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2_2<0>_MC.D | 10400 | ? | 0 | 0 | wy_s_j_we2_2<0>_MC | NULL | NULL | wy_s_j_we2_2<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2_2<0>_MC.Q | 10399 | ? | 0 | 0 | wy_s_j_we2_2<0>_MC | NULL | NULL | wy_s_j_we2_2<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_ds_we1_2<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1_2<1>_MC.SI | wy_ds_we1_2<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1_2<1>_MC.D1 | 10407 | ? | 0 | 0 | wy_ds_we1_2<1>_MC | NULL | NULL | wy_ds_we1_2<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1_2<1>_MC.D2 | 10406 | ? | 0 | 0 | wy_ds_we1_2<1>_MC | NULL | NULL | wy_ds_we1_2<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_311
SPPTERM | 3 | IV_FALSE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<3>

SRFF_INSTANCE | wy_ds_we1_2<1>_MC.REG | wy_ds_we1_2<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1_2<1>_MC.D | 10405 | ? | 0 | 0 | wy_ds_we1_2<1>_MC | NULL | NULL | wy_ds_we1_2<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1_2<1>_MC.Q | 10404 | ? | 0 | 0 | wy_ds_we1_2<1>_MC | NULL | NULL | wy_ds_we1_2<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_ds_we1_2<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1_2<2>_MC.SI | wy_ds_we1_2<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1_2<2>_MC.D1 | 10411 | ? | 0 | 0 | wy_ds_we1_2<2>_MC | NULL | NULL | wy_ds_we1_2<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | wy_ds_we1_2<1> | IV_TRUE | N_PZ_311
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1_2<2>_MC.D2 | 10412 | ? | 0 | 0 | wy_ds_we1_2<2>_MC | NULL | NULL | wy_ds_we1_2<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_ds_we1_2<2>_MC.REG | wy_ds_we1_2<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1_2<2>_MC.D | 10410 | ? | 0 | 0 | wy_ds_we1_2<2>_MC | NULL | NULL | wy_ds_we1_2<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1_2<2>_MC.Q | 10409 | ? | 0 | 0 | wy_ds_we1_2<2>_MC | NULL | NULL | wy_ds_we1_2<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_311_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_311_MC.SI | N_PZ_311_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_311_MC.D1 | 10417 | ? | 0 | 0 | N_PZ_311_MC | NULL | NULL | N_PZ_311_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_311_MC.D2 | 10416 | ? | 0 | 0 | N_PZ_311_MC | NULL | NULL | N_PZ_311_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | sw1_II/UIM | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | Inst_moj_projekt_2/StartStop
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | b0_II/UIM | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | Inst_moj_projekt_2/StartStop

SRFF_INSTANCE | N_PZ_311_MC.REG | N_PZ_311_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_311_MC.D | 10415 | ? | 0 | 0 | N_PZ_311_MC | NULL | NULL | N_PZ_311_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_311_MC.Q | 10414 | ? | 0 | 0 | N_PZ_311_MC | NULL | NULL | N_PZ_311_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | wy_ds_we1_2<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5376 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1_2<0>_MC.SI | wy_ds_we1_2<0>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1_2<0>_MC.D1 | 10422 | ? | 0 | 0 | wy_ds_we1_2<0>_MC | NULL | NULL | wy_ds_we1_2<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1_2<0>_MC.D2 | 10421 | ? | 0 | 0 | wy_ds_we1_2<0>_MC | NULL | NULL | wy_ds_we1_2<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | sw0_II/UIM
SPPTERM | 1 | IV_FALSE | Inst_moj_projekt_2/StartStop
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_TRUE | b0_II/UIM
SPPTERM | 14 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_FALSE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396 | IV_TRUE | wy_ds_we1_2<3>

SRFF_INSTANCE | wy_ds_we1_2<0>_MC.REG | wy_ds_we1_2<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1_2<0>_MC.D | 10420 | ? | 0 | 0 | wy_ds_we1_2<0>_MC | NULL | NULL | wy_ds_we1_2<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1_2<0>_MC.Q | 10419 | ? | 0 | 0 | wy_ds_we1_2<0>_MC | NULL | NULL | wy_ds_we1_2<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | Inst_moj_projekt_2/StartStop_MC | Schemat_VHDL_COPY_0_COPY_0 | 1344 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b1_II/UIM | 10280 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 10428 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | sw1_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_moj_projekt_2/StartStop_MC.SI | Inst_moj_projekt_2/StartStop_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_moj_projekt_2/StartStop | 10423 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_moj_projekt_2/StartStop_MC.Q | Inst_moj_projekt_2/StartStop_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b1_II/UIM | 10280 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_moj_projekt_2/StartStop_MC.D1 | 10427 | ? | 0 | 0 | Inst_moj_projekt_2/StartStop_MC | NULL | NULL | Inst_moj_projekt_2/StartStop_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_moj_projekt_2/StartStop_MC.D2 | 10426 | ? | 0 | 0 | Inst_moj_projekt_2/StartStop_MC | NULL | NULL | Inst_moj_projekt_2/StartStop_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | sw0_II/UIM | IV_FALSE | Inst_moj_projekt_2/StartStop
SPPTERM | 2 | IV_TRUE | b0_II/UIM | IV_FALSE | Inst_moj_projekt_2/StartStop
SPPTERM | 3 | IV_TRUE | sw0_II/UIM | IV_TRUE | b0_II/UIM | IV_FALSE | b1_II/UIM

SRFF_INSTANCE | Inst_moj_projekt_2/StartStop_MC.REG | Inst_moj_projekt_2/StartStop_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_moj_projekt_2/StartStop_MC.D | 10425 | ? | 0 | 0 | Inst_moj_projekt_2/StartStop_MC | NULL | NULL | Inst_moj_projekt_2/StartStop_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 10428 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | sw1_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_moj_projekt_2/StartStop_MC.Q | 10424 | ? | 0 | 0 | Inst_moj_projekt_2/StartStop_MC | NULL | NULL | Inst_moj_projekt_2/StartStop_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4_2<0>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4_2<0>_MC.SI | wy_min_we4_2<0>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4_2<0>_MC.D1 | 10433 | ? | 0 | 0 | wy_min_we4_2<0>_MC | NULL | NULL | wy_min_we4_2<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4_2<0>_MC.D2 | 10432 | ? | 0 | 0 | wy_min_we4_2<0>_MC | NULL | NULL | wy_min_we4_2<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3>
SPPTERM | 9 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_FALSE | N_PZ_396

SRFF_INSTANCE | wy_min_we4_2<0>_MC.REG | wy_min_we4_2<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4_2<0>_MC.D | 10431 | ? | 0 | 0 | wy_min_we4_2<0>_MC | NULL | NULL | wy_min_we4_2<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4_2<0>_MC.Q | 10430 | ? | 0 | 0 | wy_min_we4_2<0>_MC | NULL | NULL | wy_min_we4_2<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_dz_we3_2<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3_2<2>_MC.SI | wy_s_dz_we3_2<2>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3_2<2>_MC.D1 | 10438 | ? | 0 | 0 | wy_s_dz_we3_2<2>_MC | NULL | NULL | wy_s_dz_we3_2<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3_2<2>_MC.D2 | 10437 | ? | 0 | 0 | wy_s_dz_we3_2<2>_MC | NULL | NULL | wy_s_dz_we3_2<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3>
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3>
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_FALSE | N_PZ_396

SRFF_INSTANCE | wy_s_dz_we3_2<2>_MC.REG | wy_s_dz_we3_2<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3_2<2>_MC.D | 10436 | ? | 0 | 0 | wy_s_dz_we3_2<2>_MC | NULL | NULL | wy_s_dz_we3_2<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3_2<2>_MC.Q | 10435 | ? | 0 | 0 | wy_s_dz_we3_2<2>_MC | NULL | NULL | wy_s_dz_we3_2<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wy_s_j_we2_2<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 1024 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_j_we2_2<3>_MC.SI | wy_s_j_we2_2<3>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_j_we2_2<3>_MC.D1 | 10443 | ? | 0 | 0 | wy_s_j_we2_2<3>_MC | NULL | NULL | wy_s_j_we2_2<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_j_we2_2<3>_MC.D2 | 10442 | ? | 0 | 0 | wy_s_j_we2_2<3>_MC | NULL | NULL | wy_s_j_we2_2<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3>
SPPTERM | 3 | IV_TRUE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<3>
SPPTERM | 3 | IV_FALSE | wy_s_j_we2_2<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<3>
SPPTERM | 4 | IV_TRUE | wy_s_j_we2_2<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_s_j_we2_2<3>
SPPTERM | 8 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396

SRFF_INSTANCE | wy_s_j_we2_2<3>_MC.REG | wy_s_j_we2_2<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_j_we2_2<3>_MC.D | 10441 | ? | 0 | 0 | wy_s_j_we2_2<3>_MC | NULL | NULL | wy_s_j_we2_2<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_j_we2_2<3>_MC.Q | 10440 | ? | 0 | 0 | wy_s_j_we2_2<3>_MC | NULL | NULL | wy_s_j_we2_2<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_s_dz_we3_2<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_s_dz_we3_2<3>_MC.SI | wy_s_dz_we3_2<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_s_dz_we3_2<3>_MC.D1 | 10447 | ? | 0 | 0 | wy_s_dz_we3_2<3>_MC | NULL | NULL | wy_s_dz_we3_2<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_s_dz_we3_2<3>_MC.D2 | 10448 | ? | 0 | 0 | wy_s_dz_we3_2<3>_MC | NULL | NULL | wy_s_dz_we3_2<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_s_dz_we3_2<3>_MC.REG | wy_s_dz_we3_2<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_s_dz_we3_2<3>_MC.D | 10446 | ? | 0 | 0 | wy_s_dz_we3_2<3>_MC | NULL | NULL | wy_s_dz_we3_2<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_s_dz_we3_2<3>_MC.Q | 10445 | ? | 0 | 0 | wy_s_dz_we3_2<3>_MC | NULL | NULL | wy_s_dz_we3_2<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_396_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<3> | 10466 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<3>_MC.Q | wy_min_we4_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_396_MC.SI | N_PZ_396_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<3> | 10466 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<3>_MC.Q | wy_min_we4_2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_396_MC.D1 | 10454 | ? | 0 | 0 | N_PZ_396_MC | NULL | NULL | N_PZ_396_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_FALSE | wy_min_we4_2<1> | IV_FALSE | wy_min_we4_2<2> | IV_TRUE | wy_min_we4_2<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_396_MC.D2 | 10455 | ? | 0 | 0 | N_PZ_396_MC | NULL | NULL | N_PZ_396_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_396_MC.REG | N_PZ_396_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_396_MC.D | 10453 | ? | 0 | 0 | N_PZ_396_MC | NULL | NULL | N_PZ_396_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_396_MC.Q | 10452 | ? | 0 | 0 | N_PZ_396_MC | NULL | NULL | N_PZ_396_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4_2<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4_2<1>_MC.SI | wy_min_we4_2<1>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4_2<1>_MC.D1 | 10459 | ? | 0 | 0 | wy_min_we4_2<1>_MC | NULL | NULL | wy_min_we4_2<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_FALSE | N_PZ_396
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4_2<1>_MC.D2 | 10460 | ? | 0 | 0 | wy_min_we4_2<1>_MC | NULL | NULL | wy_min_we4_2<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_min_we4_2<1>_MC.REG | wy_min_we4_2<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4_2<1>_MC.D | 10458 | ? | 0 | 0 | wy_min_we4_2<1>_MC | NULL | NULL | wy_min_we4_2<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4_2<1>_MC.Q | 10457 | ? | 0 | 0 | wy_min_we4_2<1>_MC | NULL | NULL | wy_min_we4_2<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4_2<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4_2<2>_MC.SI | wy_min_we4_2<2>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4_2<2>_MC.D1 | 10464 | ? | 0 | 0 | wy_min_we4_2<2>_MC | NULL | NULL | wy_min_we4_2<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | wy_min_we4_2<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4_2<2>_MC.D2 | 10465 | ? | 0 | 0 | wy_min_we4_2<2>_MC | NULL | NULL | wy_min_we4_2<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_min_we4_2<2>_MC.REG | wy_min_we4_2<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4_2<2>_MC.D | 10463 | ? | 0 | 0 | wy_min_we4_2<2>_MC | NULL | NULL | wy_min_we4_2<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4_2<2>_MC.Q | 10462 | ? | 0 | 0 | wy_min_we4_2<2>_MC | NULL | NULL | wy_min_we4_2<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | wy_min_we4_2<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_min_we4_2<3> | 10466 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<3>_MC.Q | wy_min_we4_2<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_min_we4_2<3>_MC.SI | wy_min_we4_2<3>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_415 | 10393 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_415_MC.Q | N_PZ_415_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<1> | 10456 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<1>_MC.Q | wy_min_we4_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_min_we4_2<3>_MC.D1 | 10469 | ? | 0 | 0 | wy_min_we4_2<3>_MC | NULL | NULL | wy_min_we4_2<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 11 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | wy_min_we4_2<1> | IV_TRUE | wy_min_we4_2<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_min_we4_2<3>_MC.D2 | 10470 | ? | 0 | 0 | wy_min_we4_2<3>_MC | NULL | NULL | wy_min_we4_2<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | wy_min_we4_2<3>_MC.REG | wy_min_we4_2<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_min_we4_2<3>_MC.D | 10468 | ? | 0 | 0 | wy_min_we4_2<3>_MC | NULL | NULL | wy_min_we4_2<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_min_we4_2<3>_MC.Q | 10467 | ? | 0 | 0 | wy_min_we4_2<3>_MC | NULL | NULL | wy_min_we4_2<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wy_ds_we1_2<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_ds_we1_2<3>_MC.SI | wy_ds_we1_2<3>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_311 | 10413 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_311_MC.Q | N_PZ_311_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<1> | 10403 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<1>_MC.Q | wy_ds_we1_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<1> | 10373 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<1>_MC.Q | wy_s_dz_we3_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<1> | 10383 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<1>_MC.Q | wy_s_j_we2_2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_396 | 10451 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_396_MC.Q | N_PZ_396_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_ds_we1_2<3>_MC.D1 | 10475 | ? | 0 | 0 | wy_ds_we1_2<3>_MC | NULL | NULL | wy_ds_we1_2<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_ds_we1_2<3>_MC.D2 | 10474 | ? | 0 | 0 | wy_ds_we1_2<3>_MC | NULL | NULL | wy_ds_we1_2<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_311 | IV_TRUE | wy_ds_we1_2<3>
SPPTERM | 3 | IV_TRUE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<3>
SPPTERM | 3 | IV_FALSE | wy_ds_we1_2<1> | IV_TRUE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<3>
SPPTERM | 4 | IV_TRUE | wy_ds_we1_2<1> | IV_TRUE | wy_ds_we1_2<2> | IV_TRUE | N_PZ_311 | IV_FALSE | wy_ds_we1_2<3>
SPPTERM | 12 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396 | IV_TRUE | wy_ds_we1_2<3>

SRFF_INSTANCE | wy_ds_we1_2<3>_MC.REG | wy_ds_we1_2<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_ds_we1_2<3>_MC.D | 10473 | ? | 0 | 0 | wy_ds_we1_2<3>_MC | NULL | NULL | wy_ds_we1_2<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_ds_we1_2<3>_MC.Q | 10472 | ? | 0 | 0 | wy_ds_we1_2<3>_MC | NULL | NULL | wy_ds_we1_2<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | wy_we_transkoder7s<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<3> | 10466 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<3>_MC.Q | wy_min_we4_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<3> | 10356 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<3>_MC.Q | wy_min_we4<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wy_we_transkoder7s<3>_MC.SI | wy_we_transkoder7s<3>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<3> | 10444 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<3>_MC.Q | wy_s_dz_we3_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<3> | 10471 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<3>_MC.Q | wy_ds_we1_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<3> | 10466 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<3>_MC.Q | wy_min_we4_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<3> | 10439 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<3>_MC.Q | wy_s_j_we2_2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<3> | 10302 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<3>_MC.Q | wy_s_dz_we3<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<3> | 10361 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<3>_MC.Q | wy_ds_we1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<3> | 10356 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<3>_MC.Q | wy_min_we4<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<3> | 10292 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<3>_MC.Q | wy_s_j_we2<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_we_transkoder7s<3>_MC.D1 | 10480 | ? | 0 | 0 | wy_we_transkoder7s<3>_MC | NULL | NULL | wy_we_transkoder7s<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_we_transkoder7s<3>_MC.D2 | 10479 | ? | 0 | 0 | wy_we_transkoder7s<3>_MC | NULL | NULL | wy_we_transkoder7s<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<3>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<3>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<3>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<3>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<3>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<3>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<3>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<3>

SRFF_INSTANCE | wy_we_transkoder7s<3>_MC.REG | wy_we_transkoder7s<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_we_transkoder7s<3>_MC.D | 10478 | ? | 0 | 0 | wy_we_transkoder7s<3>_MC | NULL | NULL | wy_we_transkoder7s<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_we_transkoder7s<3>_MC.Q | 10477 | ? | 0 | 0 | wy_we_transkoder7s<3>_MC | NULL | NULL | wy_we_transkoder7s<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_362_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_362_MC.SI | N_PZ_362_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_362_MC.D1 | 10485 | ? | 0 | 0 | N_PZ_362_MC | NULL | NULL | N_PZ_362_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_362_MC.D2 | 10484 | ? | 0 | 0 | N_PZ_362_MC | NULL | NULL | N_PZ_362_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<0> | IV_TRUE | wy_s_dz_we3_2<2>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1_2<2> | IV_FALSE | wy_ds_we1_2<0>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_min_we4_2<2>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_FALSE | wy_s_j_we2_2<0>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<0> | IV_TRUE | wy_s_dz_we3<2>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1<2> | IV_FALSE | wy_ds_we1<0>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<0> | IV_TRUE | wy_min_we4<2>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2<2> | IV_FALSE | wy_s_j_we2<0>

SRFF_INSTANCE | N_PZ_362_MC.REG | N_PZ_362_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_362_MC.D | 10483 | ? | 0 | 0 | N_PZ_362_MC | NULL | NULL | N_PZ_362_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_362_MC.Q | 10482 | ? | 0 | 0 | N_PZ_362_MC | NULL | NULL | N_PZ_362_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_466_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_466_MC.SI | N_PZ_466_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_466_MC.D1 | 10490 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_466_MC.D2 | 10489 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<1> | IV_FALSE | wy_we_transkoder7s<3>
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<3> | IV_FALSE | N_PZ_300

SRFF_INSTANCE | N_PZ_466_MC.REG | N_PZ_466_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_466_MC.D | 10488 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_466_MC.Q | 10487 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_300_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_300_MC.SI | N_PZ_300_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_300_MC.D1 | 10495 | ? | 0 | 0 | N_PZ_300_MC | NULL | NULL | N_PZ_300_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_300_MC.D2 | 10494 | ? | 0 | 0 | N_PZ_300_MC | NULL | NULL | N_PZ_300_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<2>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<2>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<2>
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<2>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<2>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<2>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<2>
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<2>

SRFF_INSTANCE | N_PZ_300_MC.REG | N_PZ_300_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_300_MC.D | 10493 | ? | 0 | 0 | N_PZ_300_MC | NULL | NULL | N_PZ_300_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_300_MC.Q | 10492 | ? | 0 | 0 | N_PZ_300_MC | NULL | NULL | N_PZ_300_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<0> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<0>_MC.Q | 10497 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<0>_MC.Q | wy_transkoder_7s<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<0> | 10498 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_transkoder_7s<1>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<1>_MC.Q | 10508 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<1>_MC.Q | wy_transkoder_7s<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<1>_MC.SI | wy_transkoder_7s<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<1>_MC.D1 | 10501 | ? | 0 | 0 | wy_transkoder_7s<1>_MC | NULL | NULL | wy_transkoder_7s<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<1>_MC.D2 | 10500 | ? | 0 | 0 | wy_transkoder_7s<1>_MC | NULL | NULL | wy_transkoder_7s<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | N_PZ_466 | IV_FALSE | N_PZ_363
SPPTERM | 3 | IV_FALSE | wy_we_transkoder7s<1> | IV_FALSE | N_PZ_362 | IV_FALSE | N_PZ_466

SRFF_INSTANCE | wy_transkoder_7s<1>_MC.REG | wy_transkoder_7s<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<1>_MC.D | 10499 | ? | 0 | 0 | wy_transkoder_7s<1>_MC | NULL | NULL | wy_transkoder_7s<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<1>_MC.Q | 10507 | ? | 0 | 0 | wy_transkoder_7s<1>_MC | NULL | NULL | wy_transkoder_7s<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_363_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_363_MC.SI | N_PZ_363_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_363_MC.D1 | 10506 | ? | 0 | 0 | N_PZ_363_MC | NULL | NULL | N_PZ_363_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_363_MC.D2 | 10505 | ? | 0 | 0 | N_PZ_363_MC | NULL | NULL | N_PZ_363_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_TRUE | wy_s_dz_we3_2<2>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<0>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_min_we4_2<2>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_s_dz_we3<0> | IV_TRUE | wy_s_dz_we3<2>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<0>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_min_we4<0> | IV_TRUE | wy_min_we4<2>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0>

SRFF_INSTANCE | N_PZ_363_MC.REG | N_PZ_363_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_363_MC.D | 10504 | ? | 0 | 0 | N_PZ_363_MC | NULL | NULL | N_PZ_363_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_363_MC.Q | 10503 | ? | 0 | 0 | N_PZ_363_MC | NULL | NULL | N_PZ_363_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<1> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<1>_MC.Q | 10508 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<1>_MC.Q | wy_transkoder_7s<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<1> | 10509 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | wy_transkoder_7s<2>_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_374 | 10513 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_374_MC.Q | N_PZ_374_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<2>_MC.Q | 10519 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<2>_MC.Q | wy_transkoder_7s<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<2>_MC.SI | wy_transkoder_7s<2>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_374 | 10513 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_374_MC.Q | N_PZ_374_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<2>_MC.D1 | 10512 | ? | 0 | 0 | wy_transkoder_7s<2>_MC | NULL | NULL | wy_transkoder_7s<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<2>_MC.D2 | 10511 | ? | 0 | 0 | wy_transkoder_7s<2>_MC | NULL | NULL | wy_transkoder_7s<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_466
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_374

SRFF_INSTANCE | wy_transkoder_7s<2>_MC.REG | wy_transkoder_7s<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<2>_MC.D | 10510 | ? | 0 | 0 | wy_transkoder_7s<2>_MC | NULL | NULL | wy_transkoder_7s<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<2>_MC.Q | 10518 | ? | 0 | 0 | wy_transkoder_7s<2>_MC | NULL | NULL | wy_transkoder_7s<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_374_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_374 | 10513 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_374_MC.Q | N_PZ_374_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_374_MC.SI | N_PZ_374_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<2> | 10434 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<2>_MC.Q | wy_s_dz_we3_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<2> | 10408 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<2>_MC.Q | wy_ds_we1_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<2> | 10461 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<2>_MC.Q | wy_min_we4_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<2> | 10388 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<2>_MC.Q | wy_s_j_we2_2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<2> | 10297 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<2>_MC.Q | wy_s_dz_we3<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<2> | 10258 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<2>_MC.Q | wy_ds_we1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<2> | 10351 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<2>_MC.Q | wy_min_we4<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<2> | 10238 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<2>_MC.Q | wy_s_j_we2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_374_MC.D1 | 10517 | ? | 0 | 0 | N_PZ_374_MC | NULL | NULL | N_PZ_374_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_374_MC.D2 | 10516 | ? | 0 | 0 | N_PZ_374_MC | NULL | NULL | N_PZ_374_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_dz_we3_2<2>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<2> | IV_FALSE | wy_ds_we1_2<0>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<0> | IV_FALSE | wy_min_we4_2<2>
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_FALSE | wy_s_j_we2_2<0>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<0> | IV_FALSE | wy_s_dz_we3<2>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<2> | IV_FALSE | wy_ds_we1<0>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<0> | IV_FALSE | wy_min_we4<2>
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<2> | IV_FALSE | wy_s_j_we2<0>

SRFF_INSTANCE | N_PZ_374_MC.REG | N_PZ_374_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_374_MC.D | 10515 | ? | 0 | 0 | N_PZ_374_MC | NULL | NULL | N_PZ_374_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_374_MC.Q | 10514 | ? | 0 | 0 | N_PZ_374_MC | NULL | NULL | N_PZ_374_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<2> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<2>_MC.Q | 10519 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<2>_MC.Q | wy_transkoder_7s<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<2> | 10520 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_transkoder_7s<3>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<3>_MC.Q | 10525 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<3>_MC.Q | wy_transkoder_7s<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<3>_MC.SI | wy_transkoder_7s<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<3>_MC.D1 | 10523 | ? | 0 | 0 | wy_transkoder_7s<3>_MC | NULL | NULL | wy_transkoder_7s<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<3>_MC.D2 | 10522 | ? | 0 | 0 | wy_transkoder_7s<3>_MC | NULL | NULL | wy_transkoder_7s<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | N_PZ_466
SPPTERM | 3 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | N_PZ_466 | IV_FALSE | N_PZ_363

SRFF_INSTANCE | wy_transkoder_7s<3>_MC.REG | wy_transkoder_7s<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<3>_MC.D | 10521 | ? | 0 | 0 | wy_transkoder_7s<3>_MC | NULL | NULL | wy_transkoder_7s<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<3>_MC.Q | 10524 | ? | 0 | 0 | wy_transkoder_7s<3>_MC | NULL | NULL | wy_transkoder_7s<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<3> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<3>_MC.Q | 10525 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<3>_MC.Q | wy_transkoder_7s<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<3> | 10526 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_transkoder_7s<4>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_374 | 10513 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_374_MC.Q | N_PZ_374_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<4>_MC.Q | 10531 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<4>_MC.Q | wy_transkoder_7s<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<4>_MC.SI | wy_transkoder_7s<4>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_374 | 10513 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_374_MC.Q | N_PZ_374_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw0_II/UIM | 10130 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_sterowanie_kropka_MC.UIM | 10190 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_sterowanie_kropka_MC.Q | wy_sterowanie_kropka_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we<1> | 10191 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we<1>_MC.Q | wy_we<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3_2<0> | 10378 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3_2<0>_MC.Q | wy_s_dz_we3_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1_2<0> | 10418 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1_2<0>_MC.Q | wy_ds_we1_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4_2<0> | 10429 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4_2<0>_MC.Q | wy_min_we4_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2_2<0> | 10398 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2_2<0>_MC.Q | wy_s_j_we2_2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_dz_we3<0> | 10228 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_dz_we3<0>_MC.Q | wy_s_dz_we3<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_ds_we1<0> | 10269 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_ds_we1<0>_MC.Q | wy_ds_we1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_min_we4<0> | 10282 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_min_we4<0>_MC.Q | wy_min_we4<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_s_j_we2<0> | 10248 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_s_j_we2<0>_MC.Q | wy_s_j_we2<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<4>_MC.D1 | 10529 | ? | 0 | 0 | wy_transkoder_7s<4>_MC | NULL | NULL | wy_transkoder_7s<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<4>_MC.D2 | 10528 | ? | 0 | 0 | wy_transkoder_7s<4>_MC | NULL | NULL | wy_transkoder_7s<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_374
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_dz_we3_2<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_ds_we1_2<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_j_we2_2<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_dz_we3<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_ds_we1<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_min_we4<0> | IV_TRUE | wy_we_transkoder7s<3>
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_j_we2<0> | IV_TRUE | wy_we_transkoder7s<3>

SRFF_INSTANCE | wy_transkoder_7s<4>_MC.REG | wy_transkoder_7s<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<4>_MC.D | 10527 | ? | 0 | 0 | wy_transkoder_7s<4>_MC | NULL | NULL | wy_transkoder_7s<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<4>_MC.Q | 10530 | ? | 0 | 0 | wy_transkoder_7s<4>_MC | NULL | NULL | wy_transkoder_7s<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<4> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<4>_MC.Q | 10531 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<4>_MC.Q | wy_transkoder_7s<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<4> | 10532 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wy_transkoder_7s<5>_MC | Schemat_VHDL_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<5>_MC.Q | 10537 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<5>_MC.Q | wy_transkoder_7s<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<5>_MC.SI | wy_transkoder_7s<5>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_362 | 10481 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_362_MC.Q | N_PZ_362_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_transkoder_7s/wy<0>12 | 10223 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | Inst_transkoder_7s/wy<0>12_MC.Q | Inst_transkoder_7s/wy<0>12_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<5>_MC.D1 | 10535 | ? | 0 | 0 | wy_transkoder_7s<5>_MC | NULL | NULL | wy_transkoder_7s<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<5>_MC.D2 | 10534 | ? | 0 | 0 | wy_transkoder_7s<5>_MC | NULL | NULL | wy_transkoder_7s<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | wy_we_transkoder7s<3> | IV_TRUE | N_PZ_362
SPPTERM | 3 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_300
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3> | IV_FALSE | N_PZ_300

SRFF_INSTANCE | wy_transkoder_7s<5>_MC.REG | wy_transkoder_7s<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<5>_MC.D | 10533 | ? | 0 | 0 | wy_transkoder_7s<5>_MC | NULL | NULL | wy_transkoder_7s<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<5>_MC.Q | 10536 | ? | 0 | 0 | wy_transkoder_7s<5>_MC | NULL | NULL | wy_transkoder_7s<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<5> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<5>_MC.Q | 10537 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<5>_MC.Q | wy_transkoder_7s<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<5> | 10538 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | wy_transkoder_7s<6>_MC | Schemat_VHDL_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wy_transkoder_7s<6>_MC.Q | 10543 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<6>_MC.Q | wy_transkoder_7s<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wy_transkoder_7s<6>_MC.SI | wy_transkoder_7s<6>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 10486 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<1> | 10368 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<1>_MC.Q | wy_we_transkoder7s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_363 | 10502 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_363_MC.Q | N_PZ_363_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_we_transkoder7s<3> | 10476 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_we_transkoder7s<3>_MC.Q | wy_we_transkoder7s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_300 | 10491 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | N_PZ_300_MC.Q | N_PZ_300_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wy_transkoder_7s<6>_MC.D1 | 10541 | ? | 0 | 0 | wy_transkoder_7s<6>_MC | NULL | NULL | wy_transkoder_7s<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wy_transkoder_7s<6>_MC.D2 | 10540 | ? | 0 | 0 | wy_transkoder_7s<6>_MC | NULL | NULL | wy_transkoder_7s<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_466
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_363
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3> | IV_TRUE | N_PZ_300

SRFF_INSTANCE | wy_transkoder_7s<6>_MC.REG | wy_transkoder_7s<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wy_transkoder_7s<6>_MC.D | 10539 | ? | 0 | 0 | wy_transkoder_7s<6>_MC | NULL | NULL | wy_transkoder_7s<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wy_transkoder_7s<6>_MC.Q | 10542 | ? | 0 | 0 | wy_transkoder_7s<6>_MC | NULL | NULL | wy_transkoder_7s<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wy_transkoder_7s<6> | Schemat_VHDL_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wy_transkoder_7s<6>_MC.Q | 10543 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_transkoder_7s<6>_MC.Q | wy_transkoder_7s<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wy_transkoder_7s<6> | 10544 | PO | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | wy_transkoder_7s<6> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Inst_dzielnik_400Hz_na_10Hz/licznik<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | Inst_dzielnik_400Hz_na_10Hz/licznik<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | wy_ds_we1<2>_MC | 1 | b0_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | wy_we<1>_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | Inst_dzielnik_100kHz_na_400Hz/licznik<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | wy_clk_mp_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 7 | wy_clk_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Inst_dzielnik_100kHz_na_400Hz/licznik<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | Inst_dzielnik_100kHz_na_400Hz/licznik<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Inst_dzielnik_100kHz_na_400Hz/licznik<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | Inst_dzielnik_100kHz_na_400Hz/licznik<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Inst_dzielnik_400Hz_na_10Hz/licznik<3>_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 13 | Inst_dzielnik_400Hz_na_10Hz/licznik<0>_MC | 1 | NULL | 0 | NULL | 0 | 138 | 49152
FBPIN | 14 | Inst_dzielnik_400Hz_na_10Hz/licznik<4>_MC | 1 | NULL | 0 | NULL | 0 | 137 | 49152
FBPIN | 15 | Inst_dzielnik_100kHz_na_400Hz/licznik<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | Inst_dzielnik_100kHz_na_400Hz/licznik<2>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | wy_min_we4<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | wy_ds_we1<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | wy_ds_we1<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | N_PZ_300_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | N_PZ_374_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | N_PZ_363_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | N_PZ_362_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | wy_min_we4<3>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 15 | wy_min_we4<0>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 16 | Inst_transkoder_7s/wy<0>12_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | wy_ds_we1_2<2>_MC | 1 | NULL | 0 | NULL | 0 | 136 | 49152
FBPIN | 2 | N_PZ_415_MC | 1 | NULL | 0 | NULL | 0 | 135 | 49152
FBPIN | 3 | wy_s_j_we2_2<1>_MC | 1 | NULL | 0 | NULL | 0 | 134 | 49152
FBPIN | 4 | wy_min_we4_2<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | wy_ds_we1_2<1>_MC | 1 | NULL | 0 | NULL | 0 | 133 | 49152
FBPIN | 6 | wy_min_we4_2<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | wy_s_j_we2_2<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | wy_s_dz_we3_2<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | wy_s_dz_we3_2<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | wy_min_we4_2<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | wy_min_we4_2<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | wy_s_j_we2_2<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | wy_ds_we1_2<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | wy_s_dz_we3_2<3>_MC | 1 | NULL | 0 | NULL | 0 | 132 | 49152
FBPIN | 15 | wy_ds_we1_2<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | wy_s_dz_we3_2<1>_MC | 1 | NULL | 0 | NULL | 0 | 131 | 49152

FB_INSTANCE | FOOBAR4_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Inst_moj_projekt_1/StartStop_MC | 1 | NULL | 0 | NULL | 0 | 11 | 49152
FBPIN | 2 | N_PZ_310_MC | 1 | NULL | 0 | NULL | 0 | 12 | 49152
FBPIN | 3 | wy_s_j_we2_2<2>_MC | 1 | NULL | 0 | NULL | 0 | 13 | 49152
FBPIN | 4 | wy_we_transkoder7s<3>_MC | 1 | NULL | 0 | NULL | 0 | 14 | 49152
FBPIN | 5 | wy_we_transkoder7s<1>_MC | 1 | NULL | 0 | NULL | 0 | 15 | 49152
FBPIN | 6 | wy_s_j_we2<2>_MC | 1 | NULL | 0 | NULL | 0 | 16 | 49152
FBPIN | 7 | wy_ds_we1<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | wy_s_dz_we3<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | wy_s_dz_we3<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | wy_min_we4<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | wy_s_j_we2<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | N_PZ_414_MC | 1 | NULL | 0 | NULL | 0 | 17 | 49152
FBPIN | 13 | wy_s_dz_we3<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | wy_s_j_we2<1>_MC | 1 | NULL | 0 | NULL | 0 | 18 | 49152
FBPIN | 15 | wy_s_dz_we3<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | wy_s_j_we2<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR5_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | N_PZ_466_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | N_PZ_396_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | N_PZ_395_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | N_PZ_311_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | Inst_moj_projekt_2/StartStop_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR6_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | clk_II | 1 | NULL | 0 | 38 | 57344
FBPIN | 12 | NULL | 0 | sw0_II | 1 | NULL | 0 | 39 | 50176

FB_INSTANCE | FOOBAR7_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | NULL | 0 | sw1_II | 1 | NULL | 0 | 124 | 50176
FBPIN | 13 | wy_aktywna_anoda<3>_MC | 1 | NULL | 0 | wy_aktywna_anoda<3> | 1 | 126 | 49152
FBPIN | 14 | wy_aktywna_anoda<2>_MC | 1 | NULL | 0 | wy_aktywna_anoda<2> | 1 | 128 | 49152
FBPIN | 15 | wy_aktywna_anoda<1>_MC | 1 | NULL | 0 | wy_aktywna_anoda<1> | 1 | 129 | 49152
FBPIN | 16 | wy_aktywna_anoda<0>_MC | 1 | NULL | 0 | wy_aktywna_anoda<0> | 1 | 130 | 49152

FB_INSTANCE | FOOBAR12_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 15 | NULL | 0 | b1_II | 1 | NULL | 0 | 94 | 49152

FB_INSTANCE | FOOBAR13_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | d_Stopwatch1_MC | 1 | NULL | 0 | d_Stopwatch1 | 1 | 69 | 49152
FBPIN | 6 | d_Stopwatch2_MC | 1 | NULL | 0 | d_Stopwatch2 | 1 | 68 | 49152
FBPIN | 16 | wy_transkoder_7s<6>_MC | 1 | NULL | 0 | wy_transkoder_7s<6> | 1 | 61 | 49152

FB_INSTANCE | FOOBAR15_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 5 | wy_transkoder_7s<2>_MC | 1 | NULL | 0 | wy_transkoder_7s<2> | 1 | 60 | 49152
FBPIN | 6 | wy_sterowanie_kropka_MC | 1 | NULL | 0 | wy_sterowanie_kropka | 1 | 59 | 49152
FBPIN | 11 | wy_transkoder_7s<3>_MC | 1 | NULL | 0 | wy_transkoder_7s<3> | 1 | 58 | 49152
FBPIN | 12 | wy_transkoder_7s<4>_MC | 1 | NULL | 0 | wy_transkoder_7s<4> | 1 | 57 | 49152
FBPIN | 13 | wy_transkoder_7s<0>_MC | 1 | NULL | 0 | wy_transkoder_7s<0> | 1 | 56 | 49152
FBPIN | 15 | wy_transkoder_7s<5>_MC | 1 | NULL | 0 | wy_transkoder_7s<5> | 1 | 54 | 49152
FBPIN | 16 | wy_transkoder_7s<1>_MC | 1 | NULL | 0 | wy_transkoder_7s<1> | 1 | 53 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 10196 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR1__ctinst/5 | 10367 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 10349 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR2__ctinst/5 | 10350 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 10449 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 10450 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk_mp | 10308 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_mp_MC.Q | wy_clk_mp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | b0_II/UIM | 10274 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | b0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 10307 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk_mp
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR4__ctinst/5 | 10338 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_II/UIM | 10268 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | sw1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR5__ctinst/4 | 10428 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | sw1_II/UIM

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | Schemat_VHDL_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wy_clk | 10148 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | wy_clk_MC.Q | wy_clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR16__ctinst/4 | 10147 | ? | 0 | 0 | Schemat_VHDL_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | wy_clk

PLA | FOOBAR1_ | 20
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2>
PLA_TERM | 1 | 
SPPTERM | 4 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3>
PLA_TERM | 2 | 
SPPTERM | 5 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4>
PLA_TERM | 3 | 
SPPTERM | 6 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | wy_clk
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
PLA_TERM | 6 | 
SPPTERM | 7 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>
PLA_TERM | 7 | 
SPPTERM | 1 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0>
PLA_TERM | 8 | 
SPPTERM | 7 | IV_TRUE | wy_clk | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>
PLA_TERM | 9 | 
SPPTERM | 3 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<2>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | wy_ds_we1<1> | IV_TRUE | N_PZ_310
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | wy_clk_mp
PLA_TERM | 19 | 
SPPTERM | 1 | IV_FALSE | wy_sterowanie_kropka_MC.UIM
PLA_TERM | 46 | 
SPPTERM | 6 | IV_TRUE | wy_clk_mp | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | IV_FALSE | Inst_dzielnik_400Hz_na_10Hz/licznik<4>
PLA_TERM | 49 | 
SPPTERM | 4 | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | IV_TRUE | Inst_dzielnik_400Hz_na_10Hz/licznik<3>
PLA_TERM | 52 | 
SPPTERM | 8 | IV_TRUE | wy_clk | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | IV_FALSE | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<6>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | IV_TRUE | Inst_dzielnik_100kHz_na_400Hz/licznik<1>

PLA | FOOBAR2_ | 56
PLA_TERM | 0 | 
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_dz_we3<2> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 1 | 
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_dz_we3_2<2> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 2 | 
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_min_we4<2> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 3 | 
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_min_we4_2<0> | IV_FALSE | wy_min_we4_2<2> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | wy_clk_mp
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
PLA_TERM | 6 | 
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<0> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 7 | 
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 8 | 
SPPTERM | 7 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 9 | 
SPPTERM | 7 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3> | IV_TRUE | N_PZ_362
PLA_TERM | 11 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<0> | IV_TRUE | wy_s_dz_we3<2>
PLA_TERM | 12 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<0> | IV_TRUE | wy_s_dz_we3_2<2>
PLA_TERM | 13 | 
SPPTERM | 10 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_FALSE | N_PZ_395
PLA_TERM | 14 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<0> | IV_TRUE | wy_min_we4<2>
PLA_TERM | 15 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_min_we4_2<2>
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1<2> | IV_FALSE | wy_ds_we1<0>
PLA_TERM | 17 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1_2<2> | IV_FALSE | wy_ds_we1_2<0>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2<2> | IV_FALSE | wy_s_j_we2<0>
PLA_TERM | 19 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_FALSE | wy_s_j_we2_2<0>
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_s_dz_we3<0> | IV_TRUE | wy_s_dz_we3<2>
PLA_TERM | 21 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_TRUE | wy_s_dz_we3_2<2>
PLA_TERM | 22 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_min_we4<0> | IV_TRUE | wy_min_we4<2>
PLA_TERM | 23 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_min_we4_2<2>
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<0>
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<0>
PLA_TERM | 26 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0>
PLA_TERM | 27 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0>
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<0> | IV_FALSE | wy_s_dz_we3<2>
PLA_TERM | 29 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_dz_we3_2<2>
PLA_TERM | 30 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<0> | IV_FALSE | wy_min_we4<2>
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<0> | IV_FALSE | wy_min_we4_2<2>
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<2> | IV_FALSE | wy_ds_we1<0>
PLA_TERM | 33 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<2> | IV_FALSE | wy_ds_we1_2<0>
PLA_TERM | 34 | 
SPPTERM | 5 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<2> | IV_FALSE | wy_s_j_we2<0>
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_FALSE | wy_s_j_we2_2<0>
PLA_TERM | 36 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<2>
PLA_TERM | 37 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<2>
PLA_TERM | 38 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<2>
PLA_TERM | 39 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<2>
PLA_TERM | 40 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<2>
PLA_TERM | 41 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<2>
PLA_TERM | 42 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<2>
PLA_TERM | 43 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<2>
PLA_TERM | 44 | 
SPPTERM | 1 | IV_TRUE | sw0_II/UIM
PLA_TERM | 45 | 
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_TRUE | b0_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_FALSE | Inst_moj_projekt_1/StartStop
PLA_TERM | 47 | 
SPPTERM | 14 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_FALSE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<0> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395 | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 48 | 
SPPTERM | 3 | IV_FALSE | wy_ds_we1<1> | IV_TRUE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 49 | 
SPPTERM | 11 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | wy_min_we4<1> | IV_TRUE | wy_min_we4<2>
PLA_TERM | 50 | 
SPPTERM | 3 | IV_TRUE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 51 | 
SPPTERM | 4 | IV_TRUE | wy_ds_we1<1> | IV_TRUE | wy_ds_we1<2> | IV_TRUE | N_PZ_310 | IV_FALSE | wy_ds_we1<3>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_FALSE | N_PZ_310 | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 53 | 
SPPTERM | 12 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395 | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 54 | 
SPPTERM | 9 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3>
PLA_TERM | 55 | 
SPPTERM | 9 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_FALSE | N_PZ_395

PLA | FOOBAR3_ | 41
PLA_TERM | 0 | 
SPPTERM | 1 | IV_FALSE | sw0_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_TRUE | b0_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_FALSE | Inst_moj_projekt_2/StartStop
PLA_TERM | 3 | 
SPPTERM | 14 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_FALSE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396 | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | wy_clk_mp
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | wy_ds_we1_2<1> | IV_TRUE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 8 | 
SPPTERM | 4 | IV_TRUE | wy_ds_we1_2<1> | IV_TRUE | wy_ds_we1_2<2> | IV_TRUE | N_PZ_311 | IV_FALSE | wy_ds_we1_2<3>
PLA_TERM | 9 | 
SPPTERM | 2 | IV_FALSE | N_PZ_311 | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | wy_ds_we1_2<1> | IV_TRUE | N_PZ_311
PLA_TERM | 11 | 
SPPTERM | 12 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396 | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 12 | 
SPPTERM | 1 | IV_TRUE | wy_ds_we1_2<1>
PLA_TERM | 13 | 
SPPTERM | 5 | IV_TRUE | wy_s_j_we2_2<0> | IV_FALSE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | N_PZ_311 | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 14 | 
SPPTERM | 1 | IV_TRUE | wy_ds_we1_2<2>
PLA_TERM | 15 | 
SPPTERM | 1 | IV_FALSE | wy_ds_we1_2<3>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_FALSE | N_PZ_311
PLA_TERM | 17 | 
SPPTERM | 10 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<0> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396
PLA_TERM | 18 | 
SPPTERM | 9 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3>
PLA_TERM | 19 | 
SPPTERM | 11 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | wy_min_we4_2<1> | IV_TRUE | wy_min_we4_2<2>
PLA_TERM | 20 | 
SPPTERM | 9 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_FALSE | N_PZ_396
PLA_TERM | 21 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3>
PLA_TERM | 22 | 
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3>
PLA_TERM | 23 | 
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_FALSE | N_PZ_396
PLA_TERM | 24 | 
SPPTERM | 1 | IV_TRUE | wy_s_j_we2_2<1>
PLA_TERM | 25 | 
SPPTERM | 10 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | wy_min_we4_2<1>
PLA_TERM | 26 | 
SPPTERM | 1 | IV_TRUE | wy_s_j_we2_2<2>
PLA_TERM | 27 | 
SPPTERM | 1 | IV_FALSE | wy_s_j_we2_2<3>
PLA_TERM | 28 | 
SPPTERM | 6 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396
PLA_TERM | 29 | 
SPPTERM | 1 | IV_FALSE | N_PZ_415
PLA_TERM | 30 | 
SPPTERM | 3 | IV_FALSE | wy_s_j_we2_2<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<3>
PLA_TERM | 31 | 
SPPTERM | 3 | IV_TRUE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<3>
PLA_TERM | 32 | 
SPPTERM | 8 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_TRUE | N_PZ_396
PLA_TERM | 33 | 
SPPTERM | 4 | IV_TRUE | wy_s_j_we2_2<1> | IV_TRUE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_s_j_we2_2<3>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_FALSE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3>
PLA_TERM | 35 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_FALSE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3>
PLA_TERM | 36 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_j_we2_2<3> | IV_TRUE | wy_s_dz_we3_2<3>
PLA_TERM | 37 | 
SPPTERM | 3 | IV_FALSE | wy_ds_we1_2<1> | IV_FALSE | wy_ds_we1_2<2> | IV_TRUE | wy_ds_we1_2<3>
PLA_TERM | 38 | 
SPPTERM | 3 | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | wy_s_j_we2_2<3>
PLA_TERM | 40 | 
SPPTERM | 10 | IV_FALSE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_min_we4_2<0> | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3> | IV_FALSE | wy_s_dz_we3_2<3> | IV_FALSE | N_PZ_396
PLA_TERM | 49 | 
SPPTERM | 7 | IV_TRUE | wy_s_dz_we3_2<1> | IV_TRUE | wy_s_dz_we3_2<0> | IV_FALSE | wy_s_j_we2_2<1> | IV_FALSE | wy_s_j_we2_2<2> | IV_TRUE | N_PZ_415 | IV_TRUE | wy_s_dz_we3_2<2> | IV_TRUE | wy_s_j_we2_2<3>

PLA | FOOBAR4_ | 51
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | wy_ds_we1<1>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | wy_ds_we1<2>
PLA_TERM | 2 | 
SPPTERM | 1 | IV_FALSE | wy_ds_we1<3>
PLA_TERM | 3 | 
SPPTERM | 1 | IV_FALSE | N_PZ_310
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | wy_clk_mp
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | sw1_II/UIM | IV_FALSE | b0_II/UIM
PLA_TERM | 6 | 
SPPTERM | 10 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<0> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395
PLA_TERM | 7 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3>
PLA_TERM | 8 | 
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_min_we4<0> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3>
PLA_TERM | 9 | 
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_FALSE | N_PZ_395
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | sw1_II/UIM
PLA_TERM | 11 | 
SPPTERM | 1 | IV_TRUE | wy_s_j_we2<1>
PLA_TERM | 12 | 
SPPTERM | 1 | IV_TRUE | wy_s_j_we2<2>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_FALSE | wy_s_j_we2<3>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395
PLA_TERM | 15 | 
SPPTERM | 1 | IV_FALSE | N_PZ_414
PLA_TERM | 16 | 
SPPTERM | 2 | IV_TRUE | wy_s_j_we2_2<1> | IV_TRUE | N_PZ_415
PLA_TERM | 17 | 
SPPTERM | 3 | IV_FALSE | wy_s_j_we2<1> | IV_TRUE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<3>
PLA_TERM | 18 | 
SPPTERM | 3 | IV_TRUE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<3>
PLA_TERM | 19 | 
SPPTERM | 8 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | N_PZ_395
PLA_TERM | 20 | 
SPPTERM | 4 | IV_TRUE | wy_s_j_we2<1> | IV_TRUE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_FALSE | wy_s_j_we2<3>
PLA_TERM | 21 | 
SPPTERM | 2 | IV_FALSE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3>
PLA_TERM | 22 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3> | IV_FALSE | wy_s_dz_we3<2>
PLA_TERM | 23 | 
SPPTERM | 6 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<3>
PLA_TERM | 24 | 
SPPTERM | 3 | IV_FALSE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | wy_s_j_we2<1> | IV_TRUE | N_PZ_414
PLA_TERM | 26 | 
SPPTERM | 3 | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | wy_s_j_we2<3>
PLA_TERM | 27 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<1>
PLA_TERM | 28 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<1>
PLA_TERM | 29 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<1>
PLA_TERM | 30 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<1>
PLA_TERM | 31 | 
SPPTERM | 7 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2>
PLA_TERM | 32 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<1>
PLA_TERM | 33 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<1>
PLA_TERM | 34 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<1>
PLA_TERM | 35 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<1>
PLA_TERM | 36 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3<3>
PLA_TERM | 37 | 
SPPTERM | 10 | IV_TRUE | wy_s_dz_we3<0> | IV_FALSE | wy_s_j_we2<1> | IV_FALSE | wy_s_j_we2<2> | IV_TRUE | N_PZ_414 | IV_TRUE | wy_min_we4<0> | IV_FALSE | wy_s_dz_we3<1> | IV_TRUE | wy_s_j_we2<3> | IV_TRUE | wy_s_dz_we3<2> | IV_FALSE | wy_s_dz_we3<3> | IV_TRUE | wy_min_we4<1>
PLA_TERM | 38 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_s_dz_we3_2<3>
PLA_TERM | 39 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4<3>
PLA_TERM | 40 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | wy_min_we4_2<3>
PLA_TERM | 41 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1<3>
PLA_TERM | 42 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_ds_we1_2<3>
PLA_TERM | 43 | 
SPPTERM | 5 | IV_TRUE | wy_s_j_we2<0> | IV_FALSE | wy_ds_we1<1> | IV_FALSE | wy_ds_we1<2> | IV_TRUE | N_PZ_310 | IV_TRUE | wy_ds_we1<3>
PLA_TERM | 44 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2<3>
PLA_TERM | 45 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | wy_s_j_we2_2<3>
PLA_TERM | 46 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | sw1_II/UIM | IV_TRUE | wy_ds_we1<0> | IV_TRUE | Inst_moj_projekt_1/StartStop
PLA_TERM | 47 | 
SPPTERM | 4 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_ds_we1<0> | IV_FALSE | b0_II/UIM | IV_TRUE | Inst_moj_projekt_1/StartStop
PLA_TERM | 48 | 
SPPTERM | 3 | IV_FALSE | sw0_II/UIM | IV_TRUE | b0_II/UIM | IV_FALSE | b1_II/UIM
PLA_TERM | 49 | 
SPPTERM | 2 | IV_TRUE | sw0_II/UIM | IV_FALSE | Inst_moj_projekt_1/StartStop
PLA_TERM | 50 | 
SPPTERM | 2 | IV_TRUE | b0_II/UIM | IV_FALSE | Inst_moj_projekt_1/StartStop

PLA | FOOBAR5_ | 10
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | sw0_II/UIM | IV_TRUE | b0_II/UIM | IV_FALSE | b1_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | sw0_II/UIM | IV_FALSE | Inst_moj_projekt_2/StartStop
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | b0_II/UIM | IV_FALSE | Inst_moj_projekt_2/StartStop
PLA_TERM | 3 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_TRUE | sw1_II/UIM | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | Inst_moj_projekt_2/StartStop
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | sw1_II/UIM
PLA_TERM | 5 | 
SPPTERM | 4 | IV_TRUE | sw0_II/UIM | IV_FALSE | b0_II/UIM | IV_TRUE | wy_ds_we1_2<0> | IV_TRUE | Inst_moj_projekt_2/StartStop
PLA_TERM | 6 | 
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<1> | IV_FALSE | wy_we_transkoder7s<3>
PLA_TERM | 7 | 
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<3> | IV_FALSE | N_PZ_300
PLA_TERM | 43 | 
SPPTERM | 3 | IV_FALSE | wy_min_we4_2<1> | IV_FALSE | wy_min_we4_2<2> | IV_TRUE | wy_min_we4_2<3>
PLA_TERM | 46 | 
SPPTERM | 3 | IV_FALSE | wy_min_we4<1> | IV_FALSE | wy_min_we4<2> | IV_TRUE | wy_min_we4<3>

PLA | FOOBAR11_ | 4
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1>
PLA_TERM | 49 | 
SPPTERM | 2 | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1>

PLA | FOOBAR14_ | 5
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | N_PZ_466
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_363
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3> | IV_TRUE | N_PZ_300
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | sw0_II/UIM
PLA_TERM | 25 | 
SPPTERM | 1 | IV_FALSE | sw0_II/UIM

PLA | FOOBAR16_ | 20
PLA_TERM | 0 | 
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_min_we4<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 1 | 
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_min_we4_2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 2 | 
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_dz_we3<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 3 | 
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_TRUE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_dz_we3_2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | wy_clk
PLA_TERM | 5 | 
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_ds_we1<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 6 | 
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_TRUE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_ds_we1_2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 7 | 
SPPTERM | 6 | IV_FALSE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_j_we2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 8 | 
SPPTERM | 6 | IV_TRUE | sw0_II/UIM | IV_FALSE | wy_sterowanie_kropka_MC.UIM | IV_FALSE | wy_we<1> | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | wy_s_j_we2_2<0> | IV_TRUE | wy_we_transkoder7s<3>
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_374
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | wy_we_transkoder7s<3> | IV_TRUE | N_PZ_362
PLA_TERM | 11 | 
SPPTERM | 3 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_300
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_TRUE | wy_we_transkoder7s<3> | IV_FALSE | N_PZ_300
PLA_TERM | 13 | 
SPPTERM | 3 | IV_FALSE | wy_we_transkoder7s<1> | IV_FALSE | N_PZ_362 | IV_FALSE | N_PZ_466
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | N_PZ_466 | IV_FALSE | N_PZ_363
PLA_TERM | 15 | 
SPPTERM | 3 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_TRUE | wy_we_transkoder7s<1> | IV_FALSE | N_PZ_466
PLA_TERM | 16 | 
SPPTERM | 3 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | N_PZ_466 | IV_FALSE | N_PZ_363
PLA_TERM | 17 | 
SPPTERM | 1 | IV_TRUE | N_PZ_466
PLA_TERM | 18 | 
SPPTERM | 2 | IV_FALSE | wy_we_transkoder7s<1> | IV_TRUE | N_PZ_374
PLA_TERM | 46 | 
SPPTERM | 2 | IV_FALSE | Inst_transkoder_7s/wy<0>12 | IV_FALSE | N_PZ_466

BUSINFO | WY_AKTYWNA_ANODA<3:0> | 4 | 0 | 1 | wy_aktywna_anoda<0> | 3 | wy_aktywna_anoda<1> | 2 | wy_aktywna_anoda<2> | 1 | wy_aktywna_anoda<3> | 0
BUSINFO | WY_TRANSKODER_7S<6:0> | 7 | 0 | 1 | wy_transkoder_7s<0> | 6 | wy_transkoder_7s<1> | 5 | wy_transkoder_7s<2> | 4 | wy_transkoder_7s<3> | 3 | wy_transkoder_7s<4> | 2 | wy_transkoder_7s<5> | 1 | wy_transkoder_7s<6> | 0

IOSTD | LVCMOS18
b0 | LVCMOS18
b1 | LVCMOS18
clk | LVCMOS18
sw0 | LVCMOS18
d_Stopwatch1 | LVCMOS18
d_Stopwatch2 | LVCMOS18
sw1 | LVCMOS18
wy_aktywna_anoda<0> | LVCMOS18
wy_aktywna_anoda<1> | LVCMOS18
wy_aktywna_anoda<2> | LVCMOS18
wy_aktywna_anoda<3> | LVCMOS18
wy_sterowanie_kropka | LVCMOS18
wy_transkoder_7s<0> | LVCMOS18
wy_transkoder_7s<1> | LVCMOS18
wy_transkoder_7s<2> | LVCMOS18
wy_transkoder_7s<3> | LVCMOS18
wy_transkoder_7s<4> | LVCMOS18
wy_transkoder_7s<5> | LVCMOS18
wy_transkoder_7s<6> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | Inst_dzielnik_100kHz_na_400Hz/licznik<4> | NULL | 1 | wy_sterowanie_kropka_MC.UIM | NULL | 2 | Inst_dzielnik_100kHz_na_400Hz/licznik<0> | NULL | 3 | Inst_dzielnik_400Hz_na_10Hz/licznik<0> | NULL | 4 | Inst_dzielnik_400Hz_na_10Hz/licznik<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | wy_clk | NULL | 6 | Inst_dzielnik_100kHz_na_400Hz/licznik<3> | NULL | 7 | Inst_dzielnik_100kHz_na_400Hz/licznik<6> | NULL | 8 | N_PZ_310 | NULL | 9 | wy_ds_we1<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | Inst_dzielnik_100kHz_na_400Hz/licznik<5> | NULL | 12 | Inst_dzielnik_400Hz_na_10Hz/licznik<1> | NULL | 13 | Inst_dzielnik_400Hz_na_10Hz/licznik<4> | NULL | 14 | Inst_dzielnik_100kHz_na_400Hz/licznik<2> | NULL | 15 | Inst_dzielnik_100kHz_na_400Hz/licznik<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 16 | Inst_dzielnik_400Hz_na_10Hz/licznik<2> | NULL | 18 | wy_clk_mp | NULL | 20 | b0 | 143 | 32 | sw1 | 124

FB_IMUX_INDEX | FOOBAR1_ | 193 | 429 | 198 | 196 | 195 | 190 | 194 | 191 | 233 | 238 | 192 | -1 | 185 | 197 | 199 | 188 | 184 | -1 | 189 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | sw1 | 124 | 1 | wy_sterowanie_kropka_MC.UIM | NULL | 2 | wy_s_dz_we3<0> | NULL | 3 | wy_s_j_we2<1> | NULL | 4 | N_PZ_395 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | sw0 | 39 | 6 | wy_we_transkoder7s<1> | NULL | 7 | wy_s_j_we2_2<2> | NULL | 8 | N_PZ_310 | NULL | 9 | wy_clk_mp | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | Inst_moj_projekt_1/StartStop | NULL | 11 | wy_ds_we1<1> | NULL | 12 | wy_s_j_we2<2> | NULL | 13 | wy_s_dz_we3<2> | NULL | 14 | wy_ds_we1_2<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 15 | wy_min_we4<2> | NULL | 16 | wy_s_j_we2<3> | NULL | 17 | wy_we_transkoder7s<3> | NULL | 18 | wy_s_dz_we3<3> | NULL | 19 | wy_ds_we1_2<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 20 | b0 | 143 | 21 | N_PZ_414 | NULL | 22 | wy_s_dz_we3_2<0> | NULL | 23 | wy_min_we4_2<0> | NULL | 24 | wy_s_j_we2<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 25 | wy_s_dz_we3_2<2> | NULL | 26 | wy_ds_we1<3> | NULL | 27 | wy_s_j_we2_2<0> | NULL | 28 | N_PZ_362 | NULL | 31 | wy_min_we4<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 32 | wy_ds_we1<0> | NULL | 34 | wy_min_we4_2<2> | NULL | 35 | wy_s_dz_we3<1> | NULL | 36 | wy_we<1> | NULL | 37 | wy_ds_we1<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 39 | wy_min_we4<0> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 120 | 429 | 244 | 245 | 260 | 61 | 236 | 234 | 233 | 189 | 232 | 238 | 237 | 246 | 216 | 241 | 242 | 235 | 239 | 230 | 2 | 243 | 223 | 225 | 247 | 224 | 205 | 227 | 210 | -1 | -1 | 201 | 206 | -1 | 221 | 240 | 187 | 186 | -1 | 214


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | wy_s_dz_we3_2<3> | NULL | 1 | wy_s_dz_we3_2<0> | NULL | 2 | N_PZ_311 | NULL | 3 | wy_ds_we1_2<3> | NULL | 4 | wy_ds_we1_2<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | Inst_moj_projekt_2/StartStop | NULL | 6 | wy_s_j_we2_2<3> | NULL | 7 | N_PZ_396 | NULL | 8 | wy_min_we4_2<1> | NULL | 9 | wy_ds_we1_2<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | wy_s_j_we2_2<0> | NULL | 12 | sw1 | 124 | 13 | wy_s_dz_we3_2<1> | NULL | 14 | wy_ds_we1_2<2> | NULL | 17 | sw0 | 39
FB_ORDER_OF_INPUTS | FOOBAR3_ | 18 | wy_s_dz_we3_2<2> | NULL | 20 | b0 | 143 | 21 | wy_s_j_we2_2<2> | NULL | 23 | wy_min_we4_2<0> | NULL | 24 | wy_clk_mp | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 26 | wy_min_we4_2<2> | NULL | 27 | N_PZ_415 | NULL | 37 | wy_s_j_we2_2<1> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 229 | 223 | 262 | 228 | 220 | 263 | 222 | 259 | 226 | 230 | 227 | -1 | 120 | 231 | 216 | -1 | -1 | 61 | 224 | -1 | 2 | 234 | -1 | 225 | 189 | -1 | 221 | 217 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 218 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | wy_s_j_we2<3> | NULL | 1 | wy_sterowanie_kropka_MC.UIM | NULL | 2 | wy_s_dz_we3<0> | NULL | 3 | wy_s_j_we2<1> | NULL | 4 | N_PZ_395 | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | wy_s_j_we2<0> | NULL | 6 | wy_s_j_we2_2<3> | NULL | 7 | wy_ds_we1<0> | NULL | 8 | N_PZ_310 | NULL | 9 | wy_ds_we1<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 10 | Inst_moj_projekt_1/StartStop | NULL | 11 | wy_min_we4_2<1> | NULL | 12 | wy_s_j_we2<2> | NULL | 13 | wy_s_dz_we3<2> | NULL | 14 | wy_s_dz_we3_2<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 15 | wy_ds_we1_2<3> | NULL | 16 | wy_s_dz_we3<1> | NULL | 17 | sw0 | 39 | 18 | wy_s_dz_we3<3> | NULL | 19 | wy_min_we4<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 20 | wy_min_we4<3> | NULL | 21 | N_PZ_414 | NULL | 22 | wy_we<1> | NULL | 23 | wy_s_j_we2_2<1> | NULL | 24 | wy_clk_mp | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 25 | wy_min_we4_2<3> | NULL | 26 | wy_ds_we1<3> | NULL | 27 | N_PZ_415 | NULL | 29 | b1 | 94 | 30 | wy_ds_we1_2<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 31 | wy_s_dz_we3_2<1> | NULL | 32 | sw1 | 124 | 36 | b0 | 143 | 37 | wy_ds_we1<2> | NULL | 39 | wy_min_we4<0> | NULL

FB_IMUX_INDEX | FOOBAR4_ | 242 | 429 | 244 | 245 | 260 | 247 | 222 | 206 | 233 | 238 | 232 | 226 | 237 | 246 | 229 | 228 | 240 | 61 | 239 | 201 | 213 | 243 | 187 | 218 | 189 | 219 | 205 | 217 | -1 | 136 | 220 | 231 | 120 | -1 | -1 | -1 | 2 | 186 | -1 | 214


FB_ORDER_OF_INPUTS | FOOBAR5_ | 0 | wy_min_we4<2> | NULL | 1 | wy_min_we4<3> | NULL | 2 | wy_we_transkoder7s<3> | NULL | 5 | Inst_moj_projekt_2/StartStop | NULL | 6 | wy_we_transkoder7s<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 7 | wy_min_we4_2<2> | NULL | 8 | wy_min_we4_2<1> | NULL | 9 | wy_ds_we1_2<0> | NULL | 10 | wy_min_we4<1> | NULL | 12 | wy_min_we4_2<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 16 | b1 | 94 | 17 | sw0 | 39 | 20 | b0 | 143 | 21 | N_PZ_300 | NULL | 32 | sw1 | 124

FB_IMUX_INDEX | FOOBAR5_ | 241 | 213 | 235 | -1 | -1 | 263 | 236 | 221 | 226 | 230 | 201 | -1 | 219 | -1 | -1 | -1 | 136 | 61 | -1 | -1 | 2 | 207 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR11_ | 1 | wy_sterowanie_kropka_MC.UIM | NULL | 19 | wy_we<1> | NULL

FB_IMUX_INDEX | FOOBAR11_ | -1 | 429 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 187 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 2 | wy_we_transkoder7s<3> | NULL | 3 | N_PZ_466 | NULL | 5 | N_PZ_300 | NULL | 6 | wy_we_transkoder7s<1> | NULL | 17 | sw0 | 39
FB_ORDER_OF_INPUTS | FOOBAR14_ | 21 | N_PZ_363 | NULL

FB_IMUX_INDEX | FOOBAR14_ | -1 | -1 | 235 | 258 | -1 | 207 | 236 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 61 | -1 | -1 | -1 | 209 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR16_ | 1 | wy_sterowanie_kropka_MC.UIM | NULL | 2 | wy_s_dz_we3<0> | NULL | 3 | N_PZ_466 | NULL | 4 | N_PZ_374 | NULL | 5 | wy_s_j_we2<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 6 | wy_we_transkoder7s<1> | NULL | 7 | wy_min_we4<0> | NULL | 9 | wy_ds_we1_2<0> | NULL | 10 | wy_s_j_we2_2<0> | NULL | 11 | wy_clk | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 16 | wy_s_dz_we3_2<0> | NULL | 17 | wy_we_transkoder7s<3> | NULL | 19 | N_PZ_362 | NULL | 21 | wy_min_we4_2<0> | NULL | 22 | sw0 | 39
FB_ORDER_OF_INPUTS | FOOBAR16_ | 24 | N_PZ_300 | NULL | 26 | Inst_transkoder_7s/wy<0>12 | NULL | 29 | N_PZ_363 | NULL | 32 | wy_ds_we1<0> | NULL | 36 | wy_we<1> | NULL

FB_IMUX_INDEX | FOOBAR16_ | -1 | 429 | 244 | 258 | 208 | 247 | 236 | 214 | -1 | 230 | 227 | 190 | -1 | -1 | -1 | -1 | 223 | 235 | -1 | 210 | -1 | 225 | 61 | -1 | 207 | -1 | 215 | -1 | -1 | 209 | -1 | -1 | 206 | -1 | -1 | -1 | 187 | -1 | -1 | -1


GLOBAL_FCLK | clk | 2 | 2
