// Seed: 322088971
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9,
    input wand id_10
);
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output tri1  id_2
);
  always @(negedge (id_1 - id_1(1'd0 & {-1{-1}}
  )) or posedge 1)
  begin : LABEL_0
    id_0 <= id_1;
    wait ((-1'd0));
    cover (id_1);
  end
  wire id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic \id_5 ;
  ;
endmodule
