Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr 30 14:30:14 2025
| Host         : vivado-cap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file s2_timing_summary_routed.rpt -pb s2_timing_summary_routed.pb -rpx s2_timing_summary_routed.rpx -warn_on_violation
| Design       : s2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.435        0.000                      0                   91        0.261        0.000                      0                   91        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.435        0.000                      0                   91        0.261        0.000                      0                   91        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.828ns (20.285%)  route 3.254ns (79.715%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.977     9.221    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  CLK_COUNT_SCROLL_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    CLK_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  CLK_COUNT_SCROLL_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    CLK_COUNT_SCROLL_reg[25]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.828ns (20.285%)  route 3.254ns (79.715%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.977     9.221    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  CLK_COUNT_SCROLL_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    CLK_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  CLK_COUNT_SCROLL_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    CLK_COUNT_SCROLL_reg[26]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.828ns (20.997%)  route 3.115ns (79.003%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.839     9.083    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_COUNT_SCROLL_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.828ns (20.997%)  route 3.115ns (79.003%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.839     9.083    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_COUNT_SCROLL_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.828ns (20.997%)  route 3.115ns (79.003%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.839     9.083    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_COUNT_SCROLL_reg[23]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.828ns (20.997%)  route 3.115ns (79.003%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.839     9.083    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_COUNT_SCROLL_reg[24]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.690     8.934    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[17]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.675    CLK_COUNT_SCROLL_reg[17]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.690     8.934    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.675    CLK_COUNT_SCROLL_reg[18]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.690     8.934    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[19]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.675    CLK_COUNT_SCROLL_reg[19]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 CLK_COUNT_SCROLL_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  CLK_COUNT_SCROLL_reg[18]/Q
                         net (fo=2, routed)           0.919     6.514    CLK_COUNT_SCROLL_reg_n_0_[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  CLK_COUNT_SCROLL[0]_i_3/O
                         net (fo=1, routed)           1.037     7.675    CLK_COUNT_SCROLL[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.799 f  CLK_COUNT_SCROLL[0]_i_2/O
                         net (fo=5, routed)           0.321     8.120    CLK_COUNT_SCROLL[0]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.244 r  CLK_COUNT_SCROLL[26]_i_1/O
                         net (fo=26, routed)          0.690     8.934    CLK_COUNT_SCROLL[26]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[20]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.675    CLK_COUNT_SCROLL_reg[20]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_COUNT_SCROLL_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  CLK_COUNT_SCROLL_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_COUNT_SCROLL_reg[16]/Q
                         net (fo=2, routed)           0.117     1.723    CLK_COUNT_SCROLL_reg_n_0_[16]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  CLK_COUNT_SCROLL_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    CLK_COUNT_SCROLL_reg[16]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  CLK_COUNT_SCROLL_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  CLK_COUNT_SCROLL_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_COUNT_SCROLL_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_COUNT_SCROLL_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_COUNT_SCROLL_reg[20]/Q
                         net (fo=2, routed)           0.117     1.723    CLK_COUNT_SCROLL_reg_n_0_[20]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  CLK_COUNT_SCROLL_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    CLK_COUNT_SCROLL_reg[20]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_COUNT_SCROLL_reg[20]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_COUNT_SCROLL_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_COUNT_SCROLL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.903%)  route 0.185ns (50.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  CLK_COUNT_SCROLL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_COUNT_SCROLL_reg[0]/Q
                         net (fo=6, routed)           0.185     1.794    CLK_COUNT_SCROLL_reg_n_0_[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I3_O)        0.043     1.837 r  scroll_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    scroll_index[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  scroll_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  scroll_index_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.107     1.575    scroll_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_COUNT_SCROLL_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  CLK_COUNT_SCROLL_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_COUNT_SCROLL_reg[12]/Q
                         net (fo=2, routed)           0.119     1.726    CLK_COUNT_SCROLL_reg_n_0_[12]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLK_COUNT_SCROLL_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK_COUNT_SCROLL_reg[12]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  CLK_COUNT_SCROLL_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  CLK_COUNT_SCROLL_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    CLK_COUNT_SCROLL_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_COUNT_SCROLL_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_COUNT_SCROLL_reg[24]/Q
                         net (fo=2, routed)           0.119     1.726    CLK_COUNT_SCROLL_reg_n_0_[24]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLK_COUNT_SCROLL_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK_COUNT_SCROLL_reg[24]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_COUNT_SCROLL_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    CLK_COUNT_SCROLL_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_COUNT_SCROLL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_SCROLL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  CLK_COUNT_SCROLL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_COUNT_SCROLL_reg[4]/Q
                         net (fo=2, routed)           0.120     1.729    CLK_COUNT_SCROLL_reg_n_0_[4]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK_COUNT_SCROLL_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK_COUNT_SCROLL_reg[4]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  CLK_COUNT_SCROLL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  CLK_COUNT_SCROLL_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_COUNT_SCROLL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_COUNT_MUX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_MUX_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.581     1.464    CLK_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  CLK_COUNT_MUX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  CLK_COUNT_MUX_reg[11]/Q
                         net (fo=2, routed)           0.125     1.754    CLK_COUNT_MUX_reg_n_0_[11]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  CLK_COUNT_MUX_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    data0[11]
    SLICE_X60Y24         FDRE                                         r  CLK_COUNT_MUX_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.848     1.975    CLK_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  CLK_COUNT_MUX_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    CLK_COUNT_MUX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_COUNT_MUX_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_MUX_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.581     1.464    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  CLK_COUNT_MUX_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  CLK_COUNT_MUX_reg[15]/Q
                         net (fo=2, routed)           0.125     1.754    CLK_COUNT_MUX_reg_n_0_[15]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  CLK_COUNT_MUX_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.864    data0[15]
    SLICE_X60Y25         FDRE                                         r  CLK_COUNT_MUX_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.848     1.975    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  CLK_COUNT_MUX_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.134     1.598    CLK_COUNT_MUX_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_COUNT_MUX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_MUX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.467    CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  CLK_COUNT_MUX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  CLK_COUNT_MUX_reg[3]/Q
                         net (fo=2, routed)           0.125     1.757    CLK_COUNT_MUX_reg_n_0_[3]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  CLK_COUNT_MUX_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    data0[3]
    SLICE_X60Y22         FDRE                                         r  CLK_COUNT_MUX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  CLK_COUNT_MUX_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    CLK_COUNT_MUX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_COUNT_MUX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_COUNT_MUX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  CLK_COUNT_MUX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  CLK_COUNT_MUX_reg[7]/Q
                         net (fo=2, routed)           0.125     1.755    CLK_COUNT_MUX_reg_n_0_[7]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  CLK_COUNT_MUX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    data0[7]
    SLICE_X60Y23         FDRE                                         r  CLK_COUNT_MUX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.849     1.976    CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  CLK_COUNT_MUX_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    CLK_COUNT_MUX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   CLK_COUNT_MUX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   CLK_COUNT_MUX_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   CLK_COUNT_MUX_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   CLK_COUNT_MUX_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   CLK_COUNT_MUX_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   CLK_COUNT_MUX_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   CLK_COUNT_MUX_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   CLK_COUNT_MUX_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   CLK_COUNT_MUX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   CLK_COUNT_MUX_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   CLK_COUNT_MUX_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   CLK_COUNT_MUX_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   CLK_COUNT_MUX_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   CLK_COUNT_MUX_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   CLK_COUNT_MUX_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CLK_COUNT_MUX_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   CLK_COUNT_MUX_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   CLK_COUNT_MUX_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 4.561ns (61.581%)  route 2.845ns (38.419%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  selection_reg[1]/Q
                         net (fo=11, routed)          1.038     6.655    selection_reg_n_0_[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.323     6.978 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.785    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    12.545 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.545    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.510ns (61.255%)  route 2.852ns (38.745%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  selection_reg[1]/Q
                         net (fo=11, routed)          1.046     6.663    selection_reg_n_0_[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.317     6.980 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.787    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.501 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.501    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.409ns (59.896%)  route 2.952ns (40.104%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  selection_reg[0]/Q
                         net (fo=12, routed)          1.030     6.688    selection_reg_n_0_[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.153     6.841 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     8.763    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    12.501 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.501    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 4.509ns (62.166%)  route 2.744ns (37.834%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  selection_reg[1]/Q
                         net (fo=11, routed)          1.067     6.684    selection_reg_n_0_[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.317     7.001 r  SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.679    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.393 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.393    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.272ns (59.779%)  route 2.874ns (40.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  selection_reg[1]/Q
                         net (fo=11, routed)          1.067     6.684    selection_reg_n_0_[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.295     6.979 r  SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.787    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.286 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.286    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 4.146ns (58.552%)  route 2.935ns (41.448%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  selection_reg[0]/Q
                         net (fo=12, routed)          1.030     6.688    selection_reg_n_0_[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.716    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.221 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.221    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 4.526ns (64.208%)  route 2.523ns (35.792%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  selection_reg[1]/Q
                         net (fo=11, routed)          0.665     6.282    selection_reg_n_0_[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.321     6.603 r  SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.461    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.188 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.188    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.021ns  (logic 4.302ns (61.275%)  route 2.719ns (38.725%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  selection_reg[1]/Q
                         net (fo=11, routed)          1.046     6.663    selection_reg_n_0_[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.295     6.958 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.631    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.160 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.160    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 4.308ns (62.700%)  route 2.563ns (37.300%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  selection_reg[1]/Q
                         net (fo=11, routed)          1.038     6.655    selection_reg_n_0_[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.295     6.950 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.475    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.010 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.010    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 4.296ns (64.809%)  route 2.333ns (35.191%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  selection_reg[1]/Q
                         net (fo=11, routed)          0.665     6.282    selection_reg_n_0_[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.295     6.577 r  SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.245    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.768 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.768    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.445ns (75.764%)  route 0.462ns (24.236%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  selection_reg[0]/Q
                         net (fo=12, routed)          0.182     1.811    selection_reg_n_0_[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.136    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.372 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.372    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.416ns (73.804%)  route 0.503ns (26.196%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  scroll_index_reg[1]/Q
                         net (fo=9, routed)           0.174     1.783    scroll_index_reg_n_0_[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.157    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.387 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.387    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.433ns (70.819%)  route 0.590ns (29.181%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  scroll_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  scroll_index_reg[0]/Q
                         net (fo=9, routed)           0.173     1.769    scroll_index_reg_n_0_[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I2_O)        0.099     1.868 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.285    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.491 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.491    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.467ns (72.044%)  route 0.569ns (27.956%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  scroll_index_reg[1]/Q
                         net (fo=9, routed)           0.174     1.783    scroll_index_reg_n_0_[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.048     1.831 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.226    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.504 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.504    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.433ns (70.074%)  route 0.612ns (29.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  selection_reg[0]/Q
                         net (fo=12, routed)          0.275     1.905    selection_reg_n_0_[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.950 r  SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.286    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.510 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.510    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.409ns (67.839%)  route 0.668ns (32.161%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  selection_reg[0]/Q
                         net (fo=12, routed)          0.275     1.905    selection_reg_n_0_[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.342    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.543 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.543    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.484ns (71.110%)  route 0.603ns (28.890%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  selection_reg[0]/Q
                         net (fo=12, routed)          0.275     1.905    selection_reg_n_0_[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     1.948 r  SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.275    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.553 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.553    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.521ns (72.520%)  route 0.577ns (27.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  selection_reg[0]/Q
                         net (fo=12, routed)          0.182     1.811    selection_reg_n_0_[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.048     1.859 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.254    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.563 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.563    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.531ns (71.264%)  route 0.617ns (28.736%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  scroll_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  scroll_index_reg[0]/Q
                         net (fo=9, routed)           0.173     1.769    scroll_index_reg_n_0_[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I2_O)        0.103     1.872 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.317    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.300     3.617 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.617    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.484ns (68.319%)  route 0.688ns (31.681%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  selection_reg[0]/Q
                         net (fo=12, routed)          0.275     1.905    selection_reg_n_0_[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     1.948 r  SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.360    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.637 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.637    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





