Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr 28 11:54:37 2019
| Host         : Sirio running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.341        0.000                      0                12634        0.027        0.000                      0                12634        3.750        0.000                       0                  4567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.341        0.000                      0                12634        0.027        0.000                      0                12634        3.750        0.000                       0                  4567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 1.444ns (20.921%)  route 5.458ns (79.079%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.752     8.984    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.124     9.108 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_5__0/O
                         net (fo=2, routed)           0.740     9.848    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[3]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.444ns (20.975%)  route 5.441ns (79.025%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.874     9.107    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     9.231 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.600     9.831    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[7]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 1.444ns (21.001%)  route 5.432ns (78.999%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.876     9.109    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.233 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_8__0/O
                         net (fo=2, routed)           0.589     9.822    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[0]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.444ns (21.018%)  route 5.426ns (78.982%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.723     8.955    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_4__0/O
                         net (fo=2, routed)           0.737     9.816    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[4]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 1.444ns (21.088%)  route 5.403ns (78.912%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.712     8.944    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_3__0/O
                         net (fo=2, routed)           0.725     9.793    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[5]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 1.444ns (21.341%)  route 5.322ns (78.659%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.750     8.983    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124     9.107 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_2__0/O
                         net (fo=2, routed)           0.606     9.712    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[6]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 1.444ns (21.379%)  route 5.310ns (78.621%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.755     8.988    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124     9.112 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_7__0/O
                         net (fo=2, routed)           0.589     9.700    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[1]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.444ns (21.398%)  route 5.304ns (78.602%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.751     8.984    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     9.108 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_6__0/O
                         net (fo=2, routed)           0.587     9.694    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[2]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.616    12.795    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.190    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 2.310ns (32.787%)  route 4.735ns (67.213%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.769     9.001    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X13Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.125 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/p_0_out_carry_i_5__0/O
                         net (fo=1, routed)           0.000     9.125    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata_n_26
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.657 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/p_0_out_carry_n_2
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.991 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/p_0_out_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.991    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/usedw_reg[5]_0[5]
    SLICE_X13Y32         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.572    12.752    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/usedw_reg[6]/C
                         clock pessimism              0.115    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.062    12.774    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/raddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.444ns (21.008%)  route 5.430ns (78.992%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.652     2.946    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/ap_clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[2]/Q
                         net (fo=9, routed)           1.053     4.418    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.325     4.743 f  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_4/O
                         net (fo=3, routed)           0.647     5.390    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.328     5.718 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2/O
                         net (fo=3, routed)           0.591     6.309    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_2_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_2__0/O
                         net (fo=16, routed)          1.676     8.108    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/bus_wide_gen.last_split
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf[34]_i_1/O
                         net (fo=46, routed)          0.876     9.109    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/pop
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.233 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg_i_8__0/O
                         net (fo=2, routed)           0.587     9.820    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/rnext[0]
    SLICE_X9Y30          FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/raddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        1.569    12.748    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X9Y30          FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/raddr_reg[0]/C
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.103    12.606    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.696%)  route 0.220ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.574     0.910    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/Q
                         net (fo=2, routed)           0.220     1.294    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1144]_0[15]
    SLICE_X25Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.860     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X25Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.071     1.267    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.573%)  route 0.163ns (52.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.574     0.910    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1065]/Q
                         net (fo=2, routed)           0.163     1.221    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1144]_0[4]
    SLICE_X25Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.860     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X25Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)        -0.007     1.189    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.752%)  route 0.190ns (56.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1085]/Q
                         net (fo=2, routed)           0.190     1.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[24]
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.829     1.195    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.022     1.187    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.588     0.924    design_1_i/copyMem_0/inst/ap_clk
    SLICE_X23Y31         FDRE                                         r  design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[3]/Q
                         net (fo=2, routed)           0.117     1.182    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/Q[3]
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.898     1.264    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.137    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.400%)  route 0.118ns (45.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.588     0.924    design_1_i/copyMem_0/inst/ap_clk
    SLICE_X23Y31         FDRE                                         r  design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[1]/Q
                         net (fo=2, routed)           0.118     1.183    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/Q[1]
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.898     1.264    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.137    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.178%)  route 0.119ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.588     0.924    design_1_i/copyMem_0/inst/ap_clk
    SLICE_X23Y31         FDRE                                         r  design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/copyMem_0/inst/ddr_addr_read_reg_181_reg[2]/Q
                         net (fo=2, routed)           0.119     1.184    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/Q[2]
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.898     1.264    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.137    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.404%)  route 0.242ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.574     0.910    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/Q
                         net (fo=2, routed)           0.242     1.316    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1144]_0[26]
    SLICE_X27Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.860     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X27Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.071     1.267    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.231%)  route 0.234ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1078]/Q
                         net (fo=2, routed)           0.234     1.290    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[17]
    SLICE_X35Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.831     1.197    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X35Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.070     1.237    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.550     0.886    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]/Q
                         net (fo=1, routed)           0.115     1.142    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/fifo_wreq/data_p1_reg[63][55]
    SLICE_X42Y65         SRL16E                                       r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4568, routed)        0.818     1.184    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y65         SRL16E                                       r  design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.085    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12    design_1_i/copyMem_0/inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y32    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK



