<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p27" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_27{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_27{left:817px;bottom:1129px;}
#t3_27{left:152px;bottom:1083px;letter-spacing:-0.01px;word-spacing:2.14px;}
#t4_27{left:152px;bottom:1065px;letter-spacing:-0.01px;word-spacing:1.86px;}
#t5_27{left:177px;bottom:1046px;letter-spacing:0.04px;word-spacing:0.47px;}
#t6_27{left:152px;bottom:1028px;letter-spacing:0.04px;word-spacing:1.94px;}
#t7_27{left:152px;bottom:1010px;letter-spacing:-0.01px;word-spacing:2.89px;}
#t8_27{left:152px;bottom:992px;letter-spacing:0.02px;word-spacing:1.78px;}
#t9_27{left:177px;bottom:973px;letter-spacing:0.05px;word-spacing:0.72px;}
#ta_27{left:152px;bottom:955px;letter-spacing:0.02px;word-spacing:3.48px;}
#tb_27{left:693px;bottom:955px;letter-spacing:0.02px;word-spacing:3.4px;}
#tc_27{left:152px;bottom:937px;letter-spacing:-0.01px;word-spacing:3.34px;}
#td_27{left:152px;bottom:919px;word-spacing:2.55px;}
#te_27{left:319px;bottom:919px;letter-spacing:0.11px;}
#tf_27{left:335px;bottom:919px;letter-spacing:-0.01px;word-spacing:2.59px;}
#tg_27{left:152px;bottom:900px;letter-spacing:0.02px;word-spacing:0.89px;}
#th_27{left:152px;bottom:882px;letter-spacing:0.04px;word-spacing:1.65px;}
#ti_27{left:633px;bottom:882px;}
#tj_27{left:644px;bottom:882px;letter-spacing:0.09px;word-spacing:1.52px;}
#tk_27{left:152px;bottom:864px;letter-spacing:0.03px;word-spacing:1.6px;}
#tl_27{left:645px;bottom:864px;}
#tm_27{left:657px;bottom:864px;letter-spacing:0.09px;word-spacing:1.28px;}
#tn_27{left:152px;bottom:845px;letter-spacing:-0.02px;word-spacing:1.88px;}
#to_27{left:110px;bottom:809px;letter-spacing:-0.14px;word-spacing:1.93px;}
#tp_27{left:110px;bottom:788px;letter-spacing:-0.15px;word-spacing:1.01px;}
#tq_27{left:110px;bottom:767px;letter-spacing:-0.13px;word-spacing:1.73px;}
#tr_27{left:110px;bottom:747px;letter-spacing:-0.11px;word-spacing:1.3px;}
#ts_27{left:152px;bottom:702px;letter-spacing:0.03px;word-spacing:2.49px;}
#tt_27{left:152px;bottom:684px;letter-spacing:-0.01px;word-spacing:2.85px;}
#tu_27{left:152px;bottom:666px;letter-spacing:0.04px;word-spacing:1.66px;}
#tv_27{left:152px;bottom:647px;letter-spacing:-0.01px;word-spacing:1.86px;}
#tw_27{left:152px;bottom:629px;letter-spacing:0.02px;word-spacing:1.81px;}
#tx_27{left:177px;bottom:611px;word-spacing:3.65px;}
#ty_27{left:152px;bottom:593px;letter-spacing:0.06px;word-spacing:1.87px;}
#tz_27{left:152px;bottom:574px;letter-spacing:0.04px;word-spacing:2.43px;}
#t10_27{left:152px;bottom:556px;letter-spacing:0.05px;word-spacing:1.51px;}
#t11_27{left:152px;bottom:538px;letter-spacing:0.07px;word-spacing:2.71px;}
#t12_27{left:152px;bottom:520px;letter-spacing:0.03px;word-spacing:2.15px;}
#t13_27{left:152px;bottom:501px;letter-spacing:0.06px;word-spacing:1.13px;}
#t14_27{left:152px;bottom:483px;letter-spacing:0.05px;word-spacing:3.2px;}
#t15_27{left:642px;bottom:483px;}
#t16_27{left:654px;bottom:483px;letter-spacing:-0.03px;word-spacing:3.31px;}
#t17_27{left:152px;bottom:465px;letter-spacing:0.01px;word-spacing:3.78px;}
#t18_27{left:152px;bottom:446px;letter-spacing:0.01px;word-spacing:1.8px;}
#t19_27{left:110px;bottom:410px;letter-spacing:-0.17px;word-spacing:3.52px;}
#t1a_27{left:110px;bottom:389px;letter-spacing:-0.15px;word-spacing:1.33px;}
#t1b_27{left:110px;bottom:368px;letter-spacing:-0.15px;word-spacing:2.79px;}
#t1c_27{left:652px;bottom:368px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t1d_27{left:110px;bottom:348px;letter-spacing:-0.16px;word-spacing:1.19px;}
#t1e_27{left:110px;bottom:327px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1f_27{left:152px;bottom:282px;letter-spacing:0.06px;word-spacing:2.74px;}
#t1g_27{left:152px;bottom:264px;letter-spacing:0.06px;word-spacing:1.43px;}
#t1h_27{left:152px;bottom:246px;letter-spacing:0.07px;word-spacing:2.15px;}
#t1i_27{left:152px;bottom:228px;letter-spacing:0.01px;word-spacing:0.92px;}
#t1j_27{left:152px;bottom:209px;letter-spacing:-0.02px;word-spacing:2.86px;}
#t1k_27{left:152px;bottom:191px;letter-spacing:0.05px;word-spacing:1.74px;}
#t1l_27{left:177px;bottom:173px;letter-spacing:-0.01px;word-spacing:3.28px;}
#t1m_27{left:152px;bottom:155px;letter-spacing:0.04px;word-spacing:3.5px;}
#t1n_27{left:152px;bottom:136px;letter-spacing:-0.03px;word-spacing:3.72px;}
#t1o_27{left:322px;bottom:136px;letter-spacing:0.1px;word-spacing:3.45px;}

.s1_27{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_27{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_27{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_27{font-size:15px;font-family:CMTI10_27t;color:#000080;}
.s5_27{font-size:15px;font-family:CMSY10_27j;color:#000;}
.s6_27{font-size:15px;font-family:CMMI10_26t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts27" type="text/css" >

@font-face {
	font-family: CMMI10_26t;
	src: url("fonts/CMMI10_26t.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMSY10_27j;
	src: url("fonts/CMSY10_27j.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg27Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg27" style="-webkit-user-select: none;"><object width="935" height="1210" data="27/27.svg" type="image/svg+xml" id="pdf27" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_27" class="t s1_27">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_27" class="t s2_27">9 </span>
<span id="t3_27" class="t s3_27">instruction-set extensions. Although our encoding convention required a tighter encoding of the </span>
<span id="t4_27" class="t s3_27" data-mappings='[[38,"fi"],[45,"ff"]]'>core RISC-V ISA, this has several beneﬁcial eﬀects. </span>
<span id="t5_27" class="t s3_27" data-mappings='[[73,"fi"]]'>An implementation of the standard IMAFD ISA need only hold the most-signiﬁcant 30 bits in </span>
<span id="t6_27" class="t s3_27" data-mappings='[[60,"fi"]]'>instruction caches (a 6.25% saving). On instruction cache reﬁlls, any instructions encountered </span>
<span id="t7_27" class="t s3_27">with either low bit clear should be recoded into illegal 30-bit instructions before storing in the </span>
<span id="t8_27" class="t s3_27">cache to preserve illegal instruction exception behavior. </span>
<span id="t9_27" class="t s3_27">Perhaps more importantly, by condensing our base ISA into a subset of the 32-bit instruction </span>
<span id="ta_27" class="t s3_27">word, we leave more space available for non-standard and custom extensions. </span><span id="tb_27" class="t s3_27">In particular, </span>
<span id="tc_27" class="t s3_27">the base RV32I ISA uses less than 1/8 of the encoding space in the 32-bit instruction word. </span>
<span id="td_27" class="t s3_27">As described in Chapter </span><span id="te_27" class="t s4_27">26</span><span id="tf_27" class="t s3_27">, an implementation that does not require support for the standard </span>
<span id="tg_27" class="t s3_27">compressed instruction extension can map 3 additional non-conforming 30-bit instruction spaces </span>
<span id="th_27" class="t s3_27" data-mappings='[[16,"fi"]]'>into the 32-bit ﬁxed-width format, while preserving support for standard </span><span id="ti_27" class="t s5_27">≥</span><span id="tj_27" class="t s3_27">32-bit instruction-set </span>
<span id="tk_27" class="t s3_27">extensions. Further, if the implementation also does not need instructions </span><span id="tl_27" class="t s6_27">&gt;</span><span id="tm_27" class="t s3_27">32-bits in length, it </span>
<span id="tn_27" class="t s3_27">can recover a further four major opcodes for non-conforming extensions. </span>
<span id="to_27" class="t s2_27" data-mappings='[[43,"fi"]]'>Encodings with bits [15:0] all zeros are deﬁned as illegal instructions. These instructions are con- </span>
<span id="tp_27" class="t s2_27">sidered to be of minimal length: 16 bits if any 16-bit instruction-set extension is present, otherwise </span>
<span id="tq_27" class="t s2_27">32 bits. The encoding with bits [ILEN-1:0] all ones is also illegal; this instruction is considered to </span>
<span id="tr_27" class="t s2_27">be ILEN bits long. </span>
<span id="ts_27" class="t s3_27">We consider it a feature that any length of instruction containing all zero bits is not legal, as </span>
<span id="tt_27" class="t s3_27">this quickly traps erroneous jumps into zeroed memory regions. Similarly, we also reserve the </span>
<span id="tu_27" class="t s3_27">instruction encoding containing all ones to be an illegal instruction, to catch the other common </span>
<span id="tv_27" class="t s3_27">pattern observed with unprogrammed non-volatile memory devices, disconnected memory buses, </span>
<span id="tw_27" class="t s3_27">or broken memory devices. </span>
<span id="tx_27" class="t s3_27">Software can rely on a naturally aligned 32-bit word containing zero to act as an illegal </span>
<span id="ty_27" class="t s3_27">instruction on all RISC-V implementations, to be used by software where an illegal instruction </span>
<span id="tz_27" class="t s3_27" data-mappings='[[25,"fi"],[90,"ffi"]]'>is explicitly desired. Deﬁning a corresponding known illegal value for all ones is more diﬃcult </span>
<span id="t10_27" class="t s3_27">due to the variable-length encoding. Software cannot generally use the illegal value of ILEN bits </span>
<span id="t11_27" class="t s3_27">of all 1s, as software might not know ILEN for the eventual target machine (e.g., if software </span>
<span id="t12_27" class="t s3_27" data-mappings='[[58,"ff"],[78,"fi"]]'>is compiled into a standard binary library used by many diﬀerent machines). Deﬁning a 32-bit </span>
<span id="t13_27" class="t s3_27">word of all ones as illegal was also considered, as all machines must support a 32-bit instruction </span>
<span id="t14_27" class="t s3_27">size, but this requires the instruction-fetch unit on machines with ILEN</span><span id="t15_27" class="t s6_27">&gt;</span><span id="t16_27" class="t s3_27">32 report an illegal </span>
<span id="t17_27" class="t s3_27">instruction exception rather than access fault when such an instruction borders a protection </span>
<span id="t18_27" class="t s3_27">boundary, complicating variable-instruction-length fetch and decode. </span>
<span id="t19_27" class="t s2_27">RISC-V base ISAs have either little-endian or big-endian memory systems, with the privileged </span>
<span id="t1a_27" class="t s2_27" data-mappings='[[23,"fi"]]'>architecture further deﬁning bi-endian operation. Instructions are stored in memory as a sequence </span>
<span id="t1b_27" class="t s2_27">of 16-bit little-endian parcels, regardless of memory system endianness. </span><span id="t1c_27" class="t s2_27">Parcels forming one in- </span>
<span id="t1d_27" class="t s2_27">struction are stored at increasing halfword addresses, with the lowest-addressed parcel holding the </span>
<span id="t1e_27" class="t s2_27" data-mappings='[[45,"fi"]]'>lowest-numbered bits in the instruction speciﬁcation. </span>
<span id="t1f_27" class="t s3_27">We originally chose little-endian byte ordering for the RISC-V memory system because little- </span>
<span id="t1g_27" class="t s3_27">endian systems are currently dominant commercially (all x86 systems; iOS, Android, and Win- </span>
<span id="t1h_27" class="t s3_27">dows for ARM). A minor point is that we have also found little-endian memory systems to be </span>
<span id="t1i_27" class="t s3_27">more natural for hardware designers. However, certain application areas, such as IP networking, </span>
<span id="t1j_27" class="t s3_27">operate on big-endian data structures, and certain legacy code bases have been built assuming </span>
<span id="t1k_27" class="t s3_27" data-mappings='[[36,"fi"]]'>big-endian processors, so we have deﬁned big-endian and bi-endian variants of RISC-V. </span>
<span id="t1l_27" class="t s3_27" data-mappings='[[11,"fi"]]'>We have to ﬁx the order in which instruction parcels are stored in memory, independent </span>
<span id="t1m_27" class="t s3_27" data-mappings='[[83,"fi"]]'>of memory system endianness, to ensure that the length-encoding bits always appear ﬁrst in </span>
<span id="t1n_27" class="t s3_27">halfword address order. </span><span id="t1o_27" class="t s3_27">This allows the length of a variable-length instruction to be quickly </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
