# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# File: /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/riscv_cpu.csv
# Generated on: Fri Oct 25 13:45:36 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation,Weak Pull-Up Resistor,Fitter Location
clock,Input,PIN_T2,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_T2
disp_anode[7],Output,PIN_M2,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_M2
disp_anode[6],Output,PIN_N2,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_N2
disp_anode[5],Output,PIN_P2,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_P2
disp_anode[4],Output,PIN_R2,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_R2
disp_anode[3],Output,PIN_M1,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_M1
disp_anode[2],Output,PIN_N1,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_N1
disp_anode[1],Output,PIN_P1,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_P1
disp_anode[0],Output,PIN_R1,2,B2_N0,3.3-V LVTTL,,,,,,,PIN_R1
disp_seg[6],Output,PIN_J2,1,B1_N1,3.3-V LVTTL,,,,,,,PIN_J2
disp_seg[5],Output,PIN_H2,1,B1_N1,3.3-V LVTTL,,,,,,,PIN_H2
disp_seg[4],Output,PIN_F2,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_F2
disp_seg[3],Output,PIN_D2,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_D2
disp_seg[2],Output,PIN_C2,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_C2
disp_seg[1],Output,PIN_B2,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_B2
disp_seg[0],Output,PIN_A3,8,B8_N1,3.3-V LVTTL,,,,,,,PIN_A3
kpd2_col[3],Output,PIN_J1,1,B1_N1,3.3-V LVTTL,,,,,,,PIN_J1
kpd2_col[2],Output,PIN_H1,1,B1_N1,3.3-V LVTTL,,,,,,,PIN_H1
kpd2_col[1],Output,PIN_F1,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_F1
kpd2_col[0],Output,PIN_E1,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_E1
kpd2_row[3],Input,PIN_C1,1,B1_N0,3.3-V LVTTL,,,,,,on,PIN_C1
kpd2_row[2],Input,PIN_B1,1,B1_N0,3.3-V LVTTL,,,,,,on,PIN_B1
kpd2_row[1],Input,PIN_B3,8,B8_N1,3.3-V LVTTL,,,,,,on,PIN_B3
kpd2_row[0],Input,PIN_B4,8,B8_N1,3.3-V LVTTL,,,,,,on,PIN_B4
kpd1_col[3],Output,PIN_B13,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_B13
kpd1_col[2],Output,PIN_B14,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_B14
kpd1_col[1],Output,PIN_B15,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_B15
kpd1_col[0],Output,PIN_B16,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_B16
kpd1_row[3],Input,PIN_B17,7,B7_N1,3.3-V LVTTL,,,,,,on,PIN_B17
kpd1_row[2],Input,PIN_B18,7,B7_N0,3.3-V LVTTL,,,,,,on,PIN_B18
kpd1_row[1],Input,PIN_B19,7,B7_N0,3.3-V LVTTL,,,,,,on,PIN_B19
kpd1_row[0],Input,PIN_B20,7,B7_N0,3.3-V LVTTL,,,,,,on,PIN_B20
lcd_dbus[3],Output,PIN_C4,8,B8_N1,3.3-V LVTTL,,,,,,,PIN_C4
lcd_dbus[2],Output,PIN_B5,8,B8_N1,3.3-V LVTTL,,,,,,,PIN_T10
lcd_dbus[1],Output,PIN_B6,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_V10
lcd_dbus[0],Output,PIN_B7,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_U10
lcd_e,Output,PIN_B8,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_B8
lcd_rs,Output,,,,3.3-V LVTTL,,,,,,,PIN_V9
led_on,Output,PIN_E4,1,B1_N0,3.3-V LVTTL,,,,,,,PIN_E4
port0[15],Input,PIN_A20,7,B7_N0,3.3-V LVTTL,,,,,,,PIN_C13
port0[14],Input,PIN_A19,7,B7_N0,3.3-V LVTTL,,,,,,,PIN_A19
port0[13],Input,PIN_A18,7,B7_N0,3.3-V LVTTL,,,,,,,PIN_A18
port0[12],Input,PIN_A17,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_A17
port0[11],Input,PIN_A16,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_A16
port0[10],Input,PIN_A15,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_A15
port0[9],Input,PIN_A14,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_A14
port0[8],Input,PIN_A13,7,B7_N1,3.3-V LVTTL,,,,,,,PIN_A13
port0[7],Input,PIN_A10,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_A10
port0[6],Input,PIN_A9,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_A9
port0[5],Input,PIN_A8,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_A8
port0[4],Input,PIN_A7,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_A7
port0[3],Input,PIN_A6,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_A6
port0[2],Input,PIN_A5,8,B8_N0,3.3-V LVTTL,,,,,,,PIN_A5
port0[1],Input,PIN_C3,8,B8_N1,3.3-V LVTTL,,,,,,,PIN_C3
port0[0],Input,PIN_A4,8,B8_N1,3.3-V LVTTL,,,,,,,PIN_A4
reset,Input,PIN_W13,4,B4_N1,3.3-V LVTTL,,,,,,,PIN_W13
