

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 15:30:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|      40|   1192|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      16|      9|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     214|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     400|   1816|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U1  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cnn_mul_mul_14s_9eOg_U2  |cnn_mul_mul_14s_9eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U     |conv_1_conv_1_biacud  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_U  |conv_1_conv_1_weibkb  |        0|  9|   8|    0|    54|    9|     1|          486|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        0| 16|   9|    0|    60|   16|     2|          528|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln203_fu_339_p2     |     *    |      0|   0|   17|           5|           4|
    |add_ln1116_3_fu_552_p2  |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_fu_521_p2    |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_fu_572_p2    |     +    |      0|   0|   13|          11|          11|
    |add_ln203_7_fu_416_p2   |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_361_p2     |     +    |      0|   0|   15|           9|           9|
    |add_ln23_1_fu_562_p2    |     +    |      0|   0|   15|           5|           5|
    |add_ln23_fu_465_p2      |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_770_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln908_fu_820_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_901_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_351_p2             |     +    |      0|   0|   15|           5|           1|
    |f_fu_398_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_696_p2     |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_860_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_315_p2             |     +    |      0|   0|   15|           5|           1|
    |ret_V_fu_609_p2         |     +    |      0|   0|   36|          29|          29|
    |tmp_V_8_fu_629_p2       |     +    |      0|   0|   19|          14|          14|
    |wc_fu_511_p2            |     +    |      0|   0|   10|           2|           1|
    |wr_fu_437_p2            |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_2_fu_546_p2  |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_455_p2    |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_495_p2    |     -    |      0|   0|   13|          11|          11|
    |sub_ln203_fu_386_p2     |     -    |      0|   0|   12|          12|          12|
    |sub_ln894_fu_686_p2     |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_722_p2     |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_835_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_896_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_648_p2         |     -    |      0|   0|   19|           1|          14|
    |a_fu_750_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_784_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_957_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_226        |    and   |      0|   0|    2|           1|           1|
    |ap_condition_236        |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_738_p2   |    and   |      0|   0|   14|          14|          14|
    |l_fu_678_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_345_p2     |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln14_fu_392_p2     |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_431_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_505_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_635_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_744_p2  |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_712_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_309_p2      |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln908_fu_804_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_947_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_941_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_732_p2    |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_825_p2    |   lshr   |      0|   0|  101|          32|          32|
    |ap_condition_232        |    or    |      0|   0|    2|           1|           1|
    |ap_condition_240        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_790_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_953_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_850_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_888_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_653_p3       |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_844_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_764_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0|  40| 1192|         596|         633|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         12|    1|         12|
    |c_0_reg_235        |   9|          2|    5|         10|
    |conv_out_0_V_d0    |  15|          3|   14|         42|
    |conv_out_1_V_d0    |  15|          3|   14|         42|
    |f_0_reg_247        |   9|          2|    3|          6|
    |p_Val2_26_reg_281  |   9|          2|   14|         28|
    |p_Val2_s_reg_258   |   9|          2|   14|         28|
    |r_0_reg_223        |   9|          2|    5|         10|
    |wc_0_reg_293       |   9|          2|    2|          4|
    |wr_0_reg_270       |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 146|         32|   74|        186|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  11|   0|   11|          0|
    |c_0_reg_235                 |   5|   0|    5|          0|
    |c_reg_990                   |   5|   0|    5|          0|
    |conv_out_0_V_addr_reg_1018  |  11|   0|   11|          0|
    |conv_out_1_V_addr_reg_1023  |  11|   0|   11|          0|
    |f_0_reg_247                 |   3|   0|    3|          0|
    |f_reg_1003                  |   3|   0|    3|          0|
    |icmp_ln885_reg_1083         |   1|   0|    1|          0|
    |icmp_ln908_reg_1109         |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1129       |   1|   0|    1|          0|
    |icmp_ln924_reg_1124         |   1|   0|    1|          0|
    |mul_ln203_reg_982           |   9|   0|    9|          0|
    |or_ln_reg_1104              |   1|   0|   32|         31|
    |p_Result_32_reg_1087        |   1|   0|    1|          0|
    |p_Val2_26_reg_281           |  14|   0|   14|          0|
    |p_Val2_s_reg_258            |  14|   0|   14|          0|
    |r_0_reg_223                 |   5|   0|    5|          0|
    |r_reg_973                   |   5|   0|    5|          0|
    |sext_ln1116_reg_1036        |   6|   0|    6|          0|
    |sub_ln1117_reg_1041         |   9|   0|   11|          2|
    |sub_ln203_reg_995           |  11|   0|   12|          1|
    |sub_ln894_reg_1098          |  32|   0|   32|          0|
    |tmp_V_8_reg_1074            |  14|   0|   14|          0|
    |tmp_V_9_reg_1092            |  14|   0|   14|          0|
    |trunc_ln203_reg_978         |   1|   0|    1|          0|
    |trunc_ln893_reg_1114        |  11|   0|   11|          0|
    |wc_0_reg_293                |   2|   0|    2|          0|
    |wc_reg_1054                 |   2|   0|    2|          0|
    |wr_0_reg_270                |   2|   0|    2|          0|
    |wr_reg_1031                 |   2|   0|    2|          0|
    |zext_ln203_16_reg_1013      |   3|   0|    7|          4|
    |zext_ln23_reg_1008          |   3|   0|   64|         61|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 214|   0|  313|         99|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0       | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0            | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0             |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_0_V_address0  | out |   11|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_ce0       | out |    1|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_we0       | out |    1|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_d0        | out |   14|  ap_memory | conv_out_0_V |     array    |
|conv_out_1_V_address0  | out |   11|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_ce0       | out |    1|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_we0       | out |    1|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_d0        | out |   14|  ap_memory | conv_out_1_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

