FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/* bench 15761.1.0 254d25691bd1 */
/* bench 15761.1.1 1ec49f1ff07f */
/* bench 15761.1.2 781e7f456117 */
/* bench 15761.1.3 263f1bb6a3ef */
/* bench 15761.1.4 a6b3dad8263f */
/* bench 15761.1.5 49ec7c3899d8 */
/* bench 15761.1.6 6756f5e53763 */
/* bench 15761.1.7 bc7d00f27bb0 */
/* bench 15761.1.8 9fb7965b9110 */
/* bench 15761.1.9 c2d4a7c2ed6a */
/* bench 15761.1.10 6d736c94e241 */

   Copyright 2006 Free Software Foundation, Inc.

   This file is part of GDB, GAS, and the GNU binutils.

 */

#include <linux/kernel.h>
#include <linux/bug.h>
#include "spu.h"

/* This file holds the Spu opcode table */


/*
   Example contents of spu-insn.h
      id_tag	mode	mode	type	opcode	mnemonic	asmtype	    dependency		FPU	L/S?	branch?	instruction   
                QUAD	WORD                                               (0,RC,RB,RA,RT)    latency  			              		
   APUOP(M_LQD,	1,	0,	RI9,	0x1f8,	"lqd",		ASM_RI9IDX,	00012,		FXU,	1,	0)	Load Quadword d-form 
 */

/* bench 4160.1.0 f26ddda0146c */
/* bench 4160.1.1 9ebe628a6b2f */
const struct spu_opcode spu_opcodes[] = {
#define APUOP(TAG,MACFORMAT,OPCODE,MNEMONIC,ASMFORMAT,DEP,PIPE) \
	{ MACFORMAT, OPCODE, MNEMONIC, ASMFORMAT },
#define APUOPFB(TAG,MACFORMAT,OPCODE,FB,MNEMONIC,ASMFORMAT,DEP,PIPE) \
	{ MACFORMAT, OPCODE, MNEMONIC, ASMFORMAT },
#include "spu-insns.h"
#undef APUOP
#undef APUOPFB
};

const int spu_num_opcodes = ARRAY_SIZE(spu_opcodes);
