#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Oct  6 16:08:59 2022
# Process ID: 23920
# Current directory: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3368 E:\Proyectos verilog\Lab_Digital\RISKV - Proyecto\RISKV - Proyecto.xpr
# Log file: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/vivado.log
# Journal file: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/sistema/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 780.215 ; gain = 146.953
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Oct  6 17:12:53 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct  6 17:16:18 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim/code1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_suma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_suma
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_12to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit_12to32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_8to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit_8to32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Datos
WARNING: [VRFC 10-2581] 4294901760 as 32-bit signed integer overflows, using -65536 instead [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Instrucciones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Instrucciones
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Unidad_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sim_1/new/main_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 847.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sistema/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c01e449e965e4479939e62010d266e49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_TB_behav xil_defaultlib.main_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In_A' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_suma
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mem_Instrucciones
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.ExtendUnit_12to32
Compiling module xil_defaultlib.ALU_2to1
Compiling module xil_defaultlib.Mem_Datos
Compiling module xil_defaultlib.ExtendUnit_8to32
Compiling module xil_defaultlib.Unidad_Control
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_TB_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 847.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_TB_behav -key {Behavioral:sim_1:Functional:main_TB} -tclbatch {main_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 913.398 ; gain = 66.312
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 913.398 ; gain = 66.312
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct  6 17:19:58 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim/code1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_suma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_suma
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_12to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit_12to32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_8to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit_8to32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Datos
WARNING: [VRFC 10-2581] 4294901760 as 32-bit signed integer overflows, using -65536 instead [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Instrucciones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Instrucciones
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Unidad_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sim_1/new/main_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sistema/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c01e449e965e4479939e62010d266e49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_TB_behav xil_defaultlib.main_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In_A' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_suma
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mem_Instrucciones
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.ExtendUnit_12to32
Compiling module xil_defaultlib.ALU_2to1
Compiling module xil_defaultlib.Mem_Datos
Compiling module xil_defaultlib.ExtendUnit_8to32
Compiling module xil_defaultlib.Unidad_Control
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_TB_behav -key {Behavioral:sim_1:Functional:main_TB} -tclbatch {main_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 913.398 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-2L
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 949.918 ; gain = 36.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_suma' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_suma.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_suma' (1#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_suma.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register' (2#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Instrucciones' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Instrucciones.v:23]
INFO: [Synth 8-3876] $readmem data file 'code1.txt' is read successfully [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Instrucciones.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Instrucciones' (3#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Instrucciones.v:23]
INFO: [Synth 8-6157] synthesizing module 'Banco_Registros' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Banco_Registros.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Banco_Registros' (4#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Banco_Registros.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mux_2to1.v:23]
INFO: [Synth 8-226] default block is never used [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mux_2to1.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1' (5#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mux_2to1.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'OutMux' does not match port width (32) of module 'Mux_2to1' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:62]
INFO: [Synth 8-6157] synthesizing module 'ExtendUnit_12to32' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_12to32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ExtendUnit_12to32' (6#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_12to32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_2to1' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_2to1.v:23]
INFO: [Synth 8-226] default block is never used [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_2to1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2to1' (7#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Datos' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:23]
WARNING: [Synth 8-639] system function call 'fopen' not supported [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:49]
WARNING: [Synth 8-3848] Net q in module/entity Mem_Datos does not have driver. [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Datos' (8#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:23]
INFO: [Synth 8-6157] synthesizing module 'ExtendUnit_8to32' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_8to32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ExtendUnit_8to32' (9#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_8to32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Unidad_Control' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Unidad_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Unidad_Control' (10#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Unidad_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1067.082 ; gain = 153.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1067.082 ; gain = 153.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1067.082 ; gain = 153.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1342.980 ; gain = 429.582
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1342.980 ; gain = 429.582
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct  6 18:06:40 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim/code1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ALU_suma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_suma
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_12to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit_12to32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/ExtendUnit_8to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit_8to32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Datos
WARNING: [VRFC 10-2581] 4294901760 as 32-bit signed integer overflows, using -65536 instead [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Datos.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mem_Instrucciones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Instrucciones
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/Unidad_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sim_1/new/main_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sistema/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c01e449e965e4479939e62010d266e49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_TB_behav xil_defaultlib.main_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In_A' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_suma
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mem_Instrucciones
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.ExtendUnit_12to32
Compiling module xil_defaultlib.ALU_2to1
Compiling module xil_defaultlib.Mem_Datos
Compiling module xil_defaultlib.ExtendUnit_8to32
Compiling module xil_defaultlib.Unidad_Control
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_TB_behav -key {Behavioral:sim_1:Functional:main_TB} -tclbatch {main_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.148 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct  6 18:38:14 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 18:41:09 2022...
