<?xml version="1.0" encoding="UTF-8"?>
<CustomObject xmlns="http://soap.sforce.com/2006/04/metadata">
    <actionOverrides>
        <actionName>Accept</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>CancelEdit</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>Clone</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>Delete</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>Edit</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>List</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>New</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>SaveEdit</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>Tab</actionName>
        <type>Default</type>
    </actionOverrides>
    <actionOverrides>
        <actionName>View</actionName>
        <type>Default</type>
    </actionOverrides>
    <allowInChatterGroups>false</allowInChatterGroups>
    <compactLayoutAssignment>SYSTEM</compactLayoutAssignment>
    <deploymentStatus>Deployed</deploymentStatus>
    <description>Object used to store waiver record for different  milestone.</description>
    <enableActivities>true</enableActivities>
    <enableBulkApi>true</enableBulkApi>
    <enableChangeDataCapture>false</enableChangeDataCapture>
    <enableFeeds>true</enableFeeds>
    <enableHistory>true</enableHistory>
    <enableReports>true</enableReports>
    <enableSearch>true</enableSearch>
    <enableSharing>true</enableSharing>
    <enableStreamingApi>true</enableStreamingApi>
    <externalSharingModel>ControlledByParent</externalSharingModel>
    <fields>
        <fullName>Add_Approver__c</fullName>
        <deleteConstraint>SetNull</deleteConstraint>
        <externalId>false</externalId>
        <label>Add Approver</label>
        <referenceTo>User</referenceTo>
        <relationshipName>Waivers</relationshipName>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Lookup</type>
    </fields>
    <fields>
        <fullName>Approval_Comment__c</fullName>
        <externalId>false</externalId>
        <label>Approval Comment</label>
        <length>32768</length>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>LongTextArea</type>
        <visibleLines>3</visibleLines>
    </fields>
    <fields>
        <fullName>Approval_Status__c</fullName>
        <externalId>false</externalId>
        <label>Approval Status</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <restricted>true</restricted>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>Approved</fullName>
                    <default>false</default>
                    <label>Approved</label>
                </value>
                <value>
                    <fullName>Rejected</fullName>
                    <default>false</default>
                    <label>Rejected</label>
                </value>
                <value>
                    <fullName>Cancel</fullName>
                    <default>false</default>
                    <label>Cancel</label>
                </value>
                <value>
                    <fullName>Review</fullName>
                    <default>false</default>
                    <label>Review</label>
                </value>
            </valueSetDefinition>
        </valueSet>
    </fields>
    <fields>
        <fullName>Approver_Name__c</fullName>
        <externalId>false</externalId>
        <label>Approver Name</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>TextArea</type>
    </fields>
    <fields>
        <fullName>CC__c</fullName>
        <externalId>false</externalId>
        <label>CC</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>TextArea</type>
    </fields>
    <fields>
        <fullName>Check_being_reviewed__c</fullName>
        <externalId>false</externalId>
        <label>Check being reviewed</label>
        <required>true</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <controllingField>Section__c</controllingField>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>Has the SOM Methodology been run to determine if the RTx Checkpoint has been reached?</fullName>
                    <default>false</default>
                    <label>Has the SOM Methodology been run to determine if the RTx Checkpoint has been reached?</label>
                </value>
                <value>
                    <fullName>Has the Packaging Sign Off Module been run successfully?</fullName>
                    <default>false</default>
                    <label>Has the Packaging Sign Off Module been run successfully?</label>
                </value>
                <value>
                    <fullName>Lockdown File was generated and delivered to ASIC Img/Pkg Team</fullName>
                    <default>false</default>
                    <label>Lockdown File was generated and delivered to ASIC Img/Pkg Team</label>
                </value>
                <value>
                    <fullName>Has the Book Usage Report Module been run successfully?</fullName>
                    <default>false</default>
                    <label>Has the Book Usage Report Module been run successfully?</label>
                </value>
                <value>
                    <fullName>Has the Final Vim Edits Module been run successfully?</fullName>
                    <default>false</default>
                    <label>Has the Final Vim Edits Module been run successfully?</label>
                </value>
                <value>
                    <fullName>Was the Additional Signoff Requirements SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Additional Signoff Requirements SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Does your netlist include the correct ECID for your metal level stack?</fullName>
                    <default>false</default>
                    <label>Does your netlist include the correct ECID for your metal level stack?</label>
                </value>
                <value>
                    <fullName>The most recent Thermal/Reliability Analysis performed by the IPRB still applies</fullName>
                    <default>false</default>
                    <label>The most recent Thermal/Reliability Analysis performed by the IPRB still applies</label>
                </value>
                <value>
                    <fullName>Customer Completed Functional Verification</fullName>
                    <default>false</default>
                    <label>Customer Completed Functional Verification</label>
                </value>
                <value>
                    <fullName>Have IBM full-function models been used for simulation?</fullName>
                    <default>false</default>
                    <label>Have IBM full-function models been used for simulation?</label>
                </value>
                <value>
                    <fullName>Have gate level netlists/Smartmodels been used for simulation?</fullName>
                    <default>false</default>
                    <label>Have gate level netlists/Smartmodels been used for simulation?</label>
                </value>
                <value>
                    <fullName>Has the SOC Application review been completed?</fullName>
                    <default>false</default>
                    <label>Has the SOC Application review been completed?</label>
                </value>
                <value>
                    <fullName>Was the IBM Power Mgmt Arch using CPM core used on this design?</fullName>
                    <default>false</default>
                    <label>Was the IBM Power Mgmt Arch using CPM core used on this design?</label>
                </value>
                <value>
                    <fullName>Has this design been analyzed to determine the Soft Error Rate?</fullName>
                    <default>false</default>
                    <label>Has this design been analyzed to determine the Soft Error Rate?</label>
                </value>
                <value>
                    <fullName>RFS/RFQS closed as Final or Win/Final?</fullName>
                    <default>false</default>
                    <label>RFS/RFQS closed as Final or Win/Final?</label>
                </value>
                <value>
                    <fullName>Support Position field in DIW been set to Support?</fullName>
                    <default>false</default>
                    <label>Support Position field in DIW been set to Support?</label>
                </value>
                <value>
                    <fullName>Does the RFS/DIW Quote info reflect technical content of design?</fullName>
                    <default>false</default>
                    <label>Does the RFS/DIW Quote info reflect technical content of design?</label>
                </value>
                <value>
                    <fullName>Cu-08 PDT/LMT has approved use of MPU cells?</fullName>
                    <default>false</default>
                    <label>Cu-08 PDT/LMT has approved use of MPU cells?</label>
                </value>
                <value>
                    <fullName>Core Documentation reviewed and followed?</fullName>
                    <default>false</default>
                    <label>Core Documentation reviewed and followed?</label>
                </value>
                <value>
                    <fullName>Has the errata for any cores been reviewed and understood?</fullName>
                    <default>false</default>
                    <label>Has the errata for any cores been reviewed and understood?</label>
                </value>
                <value>
                    <fullName>Has the design team read and understood all Meth/Lib alerts?</fullName>
                    <default>false</default>
                    <label>Has the design team read and understood all Meth/Lib alerts?</label>
                </value>
                <value>
                    <fullName>if an Asynch Clk review is required, was it conducted?</fullName>
                    <default>false</default>
                    <label>if an Asynch Clk review is required, was it conducted?</label>
                </value>
                <value>
                    <fullName>if an Asynch Clk review was held, were all actions completed?</fullName>
                    <default>false</default>
                    <label>if an Asynch Clk review was held, were all actions completed?</label>
                </value>
                <value>
                    <fullName>if an IBM IP Application review is required, was it conducted?</fullName>
                    <default>false</default>
                    <label>if an IBM IP Application review is required, was it conducted?</label>
                </value>
                <value>
                    <fullName>if an IP Appl review was held, were all actions completed?</fullName>
                    <default>false</default>
                    <label>if an IP Appl review was held, were all actions completed?</label>
                </value>
                <value>
                    <fullName>Have all Tune bits for IBM PLLs been properly configured?</fullName>
                    <default>false</default>
                    <label>Have all Tune bits for IBM PLLs been properly configured?</label>
                </value>
                <value>
                    <fullName>Was the Chip Pkg Pin Out Report SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Chip Pkg Pin Out Report SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>MABIST timing runs completed successfully?</fullName>
                    <default>false</default>
                    <label>MABIST timing runs completed successfully?</label>
                </value>
                <value>
                    <fullName>Has a Zero Wire Load analysis been completed on the Prelim NL?</fullName>
                    <default>false</default>
                    <label>Has a Zero Wire Load analysis been completed on the Prelim NL?</label>
                </value>
                <value>
                    <fullName>Has the ZWL milestone report been reviewed/approved?</fullName>
                    <default>false</default>
                    <label>Has the ZWL milestone report been reviewed/approved?</label>
                </value>
                <value>
                    <fullName>Have all Einstimer console warnings/errors been documented and approved?</fullName>
                    <default>false</default>
                    <label>Have all Einstimer console warnings/errors been documented and approved?</label>
                </value>
                <value>
                    <fullName>Was ETIR run on the design with the proper results?</fullName>
                    <default>false</default>
                    <label>Was ETIR run on the design with the proper results?</label>
                </value>
                <value>
                    <fullName>Has assertion checking been completed and results approved?</fullName>
                    <default>false</default>
                    <label>Has assertion checking been completed and results approved?</label>
                </value>
                <value>
                    <fullName>Einstimer Info Report meets spec?</fullName>
                    <default>false</default>
                    <label>Einstimer Info Report meets spec?</label>
                </value>
                <value>
                    <fullName>Einstimer Console Report shows no errors?</fullName>
                    <default>false</default>
                    <label>Einstimer Console Report shows no errors?</label>
                </value>
                <value>
                    <fullName>Has Flipped BEOL Timing been successfully completed?</fullName>
                    <default>false</default>
                    <label>Has Flipped BEOL Timing been successfully completed?</label>
                </value>
                <value>
                    <fullName>Did all clock slews meet the cycle time requirement on prelim netlist?</fullName>
                    <default>false</default>
                    <label>Did all clock slews meet the cycle time requirement on prelim netlist?</label>
                </value>
                <value>
                    <fullName>Einstimer Checks/Histogram Report meet specs?</fullName>
                    <default>false</default>
                    <label>Einstimer Checks/Histogram Report meet specs?</label>
                </value>
                <value>
                    <fullName>Has the Inductance check been run to verify no noise problems?</fullName>
                    <default>false</default>
                    <label>Has the Inductance check been run to verify no noise problems?</label>
                </value>
                <value>
                    <fullName>Einstimer Console has no errors about cells with voltage/temp outside of limit?</fullName>
                    <default>false</default>
                    <label>Einstimer Console has no errors about cells with voltage/temp outside of limit?</label>
                </value>
                <value>
                    <fullName>Was the estimated IR Drop from the spreadsheet entered into Guide Design Setup?</fullName>
                    <default>false</default>
                    <label>Was the estimated IR Drop from the spreadsheet entered into Guide Design Setup?</label>
                </value>
                <value>
                    <fullName>Was a full timing budget for each IO generated including jitter?</fullName>
                    <default>false</default>
                    <label>Was a full timing budget for each IO generated including jitter?</label>
                </value>
                <value>
                    <fullName>Were Einstimer assertions coded according to timing budget?</fullName>
                    <default>false</default>
                    <label>Were Einstimer assertions coded according to timing budget?</label>
                </value>
                <value>
                    <fullName>Was TimeDesign used to close Timing?</fullName>
                    <default>false</default>
                    <label>Was TimeDesign used to close Timing?</label>
                </value>
                <value>
                    <fullName>Have all timing runs for multiple PLLs been properly run?</fullName>
                    <default>false</default>
                    <label>Have all timing runs for multiple PLLs been properly run?</label>
                </value>
                <value>
                    <fullName>Have all timing runs for cells containing multiple Vts been properly run?</fullName>
                    <default>false</default>
                    <label>Have all timing runs for cells containing multiple Vts been properly run?</label>
                </value>
                <value>
                    <fullName>Have all timing runs for Voltage Islands been properly run?</fullName>
                    <default>false</default>
                    <label>Have all timing runs for Voltage Islands been properly run?</label>
                </value>
                <value>
                    <fullName>Have all test clocks been timed and do they meet the documented spec?</fullName>
                    <default>false</default>
                    <label>Have all test clocks been timed and do they meet the documented spec?</label>
                </value>
                <value>
                    <fullName>Was timing closed on Prelim NL with full chip wired parasitics?</fullName>
                    <default>false</default>
                    <label>Was timing closed on Prelim NL with full chip wired parasitics?</label>
                </value>
                <value>
                    <fullName>Based on Prelim NL results, can timing requirements be met on Prod NL?</fullName>
                    <default>false</default>
                    <label>Based on Prelim NL results, can timing requirements be met on Prod NL?</label>
                </value>
                <value>
                    <fullName>Have all Early Mode violations been reviewed so that no LM violations exist?</fullName>
                    <default>false</default>
                    <label>Have all Early Mode violations been reviewed so that no LM violations exist?</label>
                </value>
                <value>
                    <fullName>Did the timing analysis performed on the Prelim NL include IO/interface timing?</fullName>
                    <default>false</default>
                    <label>Did the timing analysis performed on the Prelim NL include IO/interface timing?</label>
                </value>
                <value>
                    <fullName>Do all Source synchronous interfaces on Prelim netilst show positive slks?</fullName>
                    <default>false</default>
                    <label>Do all Source synchronous interfaces on Prelim netilst show positive slks?</label>
                </value>
                <value>
                    <fullName>Does the customer accept the risk that the schedule will slip based on ZWL?</fullName>
                    <default>false</default>
                    <label>Does the customer accept the risk that the schedule will slip based on ZWL?</label>
                </value>
                <value>
                    <fullName>Were parasitics extraced using the Chip edit tool with proper settings?</fullName>
                    <default>false</default>
                    <label>Were parasitics extraced using the Chip edit tool with proper settings?</label>
                </value>
                <value>
                    <fullName>Was timing window generation completed using Einstimer with proper settings?</fullName>
                    <default>false</default>
                    <label>Was timing window generation completed using Einstimer with proper settings?</label>
                </value>
                <value>
                    <fullName>Did 3DNoise/ETCoupling successfully complete at chip level using proper inputs?</fullName>
                    <default>false</default>
                    <label>Did 3DNoise/ETCoupling successfully complete at chip level using proper inputs?</label>
                </value>
                <value>
                    <fullName>Did you use theGuide to 3DNoise/ETCoupling analysis?</fullName>
                    <default>false</default>
                    <label>Did you use theGuide to 3DNoise/ETCoupling analysis?</label>
                </value>
                <value>
                    <fullName>Did the DVS Noise screen complete with 0 failing nets?</fullName>
                    <default>false</default>
                    <label>Did the DVS Noise screen complete with 0 failing nets?</label>
                </value>
                <value>
                    <fullName>Has the Coupled Capacitance Spice file been created?</fullName>
                    <default>false</default>
                    <label>Has the Coupled Capacitance Spice file been created?</label>
                </value>
                <value>
                    <fullName>Has the design been analyzed using coupling-aware LCD and CPPR?</fullName>
                    <default>false</default>
                    <label>Has the design been analyzed using coupling-aware LCD and CPPR?</label>
                </value>
                <value>
                    <fullName>All special processing requirements documented in CDS/DIW/PDS?</fullName>
                    <default>false</default>
                    <label>All special processing requirements documented in CDS/DIW/PDS?</label>
                </value>
                <value>
                    <fullName>Custom image/pkg design completed and approved?</fullName>
                    <default>false</default>
                    <label>Custom image/pkg design completed and approved?</label>
                </value>
                <value>
                    <fullName>Image/pkg design spec signed off by both the Customer and IBM Dev?</fullName>
                    <default>false</default>
                    <label>Image/pkg design spec signed off by both the Customer and IBM Dev?</label>
                </value>
                <value>
                    <fullName>Final rules available for custom items?</fullName>
                    <default>false</default>
                    <label>Final rules available for custom items?</label>
                </value>
                <value>
                    <fullName>MABIST behavior verified using functional simulation?</fullName>
                    <default>false</default>
                    <label>MABIST behavior verified using functional simulation?</label>
                </value>
                <value>
                    <fullName>Has the FWCalc tool shown that the Total LVT cells in this design is below 10%?</fullName>
                    <default>false</default>
                    <label>Has the FWCalc tool shown that the Total LVT cells in this design is below 10%?</label>
                </value>
                <value>
                    <fullName>Wire Bond design: latest spreadsheet estimate for Max Total Cust Power less than 2W?</fullName>
                    <default>false</default>
                    <label>Wire Bond design: latest spreadsheet estimate for Max Total Cust Power less than 2W?</label>
                </value>
                <value>
                    <fullName>PSS_PowerEval Console shows no warnings/errors?</fullName>
                    <default>false</default>
                    <label>PSS_PowerEval Console shows no warnings/errors?</label>
                </value>
                <value>
                    <fullName>Total Static Power at Customer conditions?</fullName>
                    <default>false</default>
                    <label>Total Static Power at Customer conditions?</label>
                </value>
                <value>
                    <fullName>Total Power at Customer conditions?</fullName>
                    <default>false</default>
                    <label>Total Power at Customer conditions?</label>
                </value>
                <value>
                    <fullName>IDDq at Customer conditions exceeds Customer limit?</fullName>
                    <default>false</default>
                    <label>IDDq at Customer conditions exceeds Customer limit?</label>
                </value>
                <value>
                    <fullName>IDDq value at Burn In exceeds limit?</fullName>
                    <default>false</default>
                    <label>IDDq value at Burn In exceeds limit?</label>
                </value>
                <value>
                    <fullName>IDDq value at DVS exceeds limit?</fullName>
                    <default>false</default>
                    <label>IDDq value at DVS exceeds limit?</label>
                </value>
                <value>
                    <fullName>IDDq value at EVS exceeds limit?</fullName>
                    <default>false</default>
                    <label>IDDq value at EVS exceeds limit?</label>
                </value>
                <value>
                    <fullName>Was the Test SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Test SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>All req&apos;d test signoff checks run successfully?</fullName>
                    <default>false</default>
                    <label>All req&apos;d test signoff checks run successfully?</label>
                </value>
                <value>
                    <fullName>if multiple TMDs required, has each netlist successfully passed the Test SOM ?</fullName>
                    <default>false</default>
                    <label>if multiple TMDs required, has each netlist successfully passed the Test SOM ?</label>
                </value>
                <value>
                    <fullName>There are no connections between VDD and any of the VDDx power supplies</fullName>
                    <default>false</default>
                    <label>There are no connections between VDD and any of the VDDx power supplies</label>
                </value>
                <value>
                    <fullName>Multi-voltage IOs not placed in an IO region with other IO types</fullName>
                    <default>false</default>
                    <label>Multi-voltage IOs not placed in an IO region with other IO types</label>
                </value>
                <value>
                    <fullName>TSV checks passed according to documented requirements?</fullName>
                    <default>false</default>
                    <label>TSV checks passed according to documented requirements?</label>
                </value>
                <value>
                    <fullName>MSV checks passed according to documented requirements?</fullName>
                    <default>false</default>
                    <label>MSV checks passed according to documented requirements?</label>
                </value>
                <value>
                    <fullName>BSV checks passed according to documented requirements?</fullName>
                    <default>false</default>
                    <label>BSV checks passed according to documented requirements?</label>
                </value>
                <value>
                    <fullName>Does this design contain OPMISR?</fullName>
                    <default>false</default>
                    <label>Does this design contain OPMISR?</label>
                </value>
                <value>
                    <fullName>Does this design conform to the Scan Chain design guidelines?</fullName>
                    <default>false</default>
                    <label>Does this design conform to the Scan Chain design guidelines?</label>
                </value>
                <value>
                    <fullName>if ASST, was FEP run with ASST support enabled?</fullName>
                    <default>false</default>
                    <label>if ASST, was FEP run with ASST support enabled?</label>
                </value>
                <value>
                    <fullName>if ASST, were multi-cycle paths blocked for ASST mode?</fullName>
                    <default>false</default>
                    <label>if ASST, were multi-cycle paths blocked for ASST mode?</label>
                </value>
                <value>
                    <fullName>if ASST, were multi-cycle paths listed in assertions and approved by IBM?</fullName>
                    <default>false</default>
                    <label>if ASST, were multi-cycle paths listed in assertions and approved by IBM?</label>
                </value>
                <value>
                    <fullName>Was the Transient Power Distribution SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Transient Power Distribution SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Has the customer contacted the Noise Team to discuss the designs DECAP strategy?</fullName>
                    <default>false</default>
                    <label>Has the customer contacted the Noise Team to discuss the designs DECAP strategy?</label>
                </value>
                <value>
                    <fullName>Has the customer followed the recommendations of the Noise Team?</fullName>
                    <default>false</default>
                    <label>Has the customer followed the recommendations of the Noise Team?</label>
                </value>
                <value>
                    <fullName>Has the customer contacted the Noise Team about mitigation of transient noise?</fullName>
                    <default>false</default>
                    <label>Has the customer contacted the Noise Team about mitigation of transient noise?</label>
                </value>
                <value>
                    <fullName>Has the customer or IBM performed a full-chip power supply noise analysis?</fullName>
                    <default>false</default>
                    <label>Has the customer or IBM performed a full-chip power supply noise analysis?</label>
                </value>
                <value>
                    <fullName>Has the customer or IBM performed I/O signal integrity analysis?</fullName>
                    <default>false</default>
                    <label>Has the customer or IBM performed I/O signal integrity analysis?</label>
                </value>
                <value>
                    <fullName>Has the customer or IBM performed simultaneously switching I/O noise analysis?</fullName>
                    <default>false</default>
                    <label>Has the customer or IBM performed simultaneously switching I/O noise analysis?</label>
                </value>
                <value>
                    <fullName>Does this design fully comply with IBMs noise avoidance DECAP Methodology?</fullName>
                    <default>false</default>
                    <label>Does this design fully comply with IBMs noise avoidance DECAP Methodology?</label>
                </value>
                <value>
                    <fullName>Customer analyzed transient noise per the Mitigating Transient Noise AppNote?</fullName>
                    <default>false</default>
                    <label>Customer analyzed transient noise per the Mitigating Transient Noise AppNote?</label>
                </value>
                <value>
                    <fullName>Noise criteria requirements met per the Mitigating Transient Noise AppNote?</fullName>
                    <default>false</default>
                    <label>Noise criteria requirements met per the Mitigating Transient Noise AppNote?</label>
                </value>
                <value>
                    <fullName>Customer performed SS I/O noise analysis and I/O Signal Integrity analysis?</fullName>
                    <default>false</default>
                    <label>Customer performed SS I/O noise analysis and I/O Signal Integrity analysis?</label>
                </value>
                <value>
                    <fullName>Customer finds the I/O simulation results acceptable for the application?</fullName>
                    <default>false</default>
                    <label>Customer finds the I/O simulation results acceptable for the application?</label>
                </value>
                <value>
                    <fullName>Customer reviewed the guidelines for analog cores?</fullName>
                    <default>false</default>
                    <label>Customer reviewed the guidelines for analog cores?</label>
                </value>
                <value>
                    <fullName>Did the PLL areas simulated meet the voltage criteria shown?</fullName>
                    <default>false</default>
                    <label>Did the PLL areas simulated meet the voltage criteria shown?</label>
                </value>
                <value>
                    <fullName>Did the HSS areas simulated meet the voltage criteria shown?</fullName>
                    <default>false</default>
                    <label>Did the HSS areas simulated meet the voltage criteria shown?</label>
                </value>
                <value>
                    <fullName>Did the SCSI PI areas simulated meet the voltage criteria shown?</fullName>
                    <default>false</default>
                    <label>Did the SCSI PI areas simulated meet the voltage criteria shown?</label>
                </value>
                <value>
                    <fullName>Did the Memory Arrays meet the voltage criteria shown?</fullName>
                    <default>false</default>
                    <label>Did the Memory Arrays meet the voltage criteria shown?</label>
                </value>
                <value>
                    <fullName>Did CMOSCHKs RBC show that the PC density is less than 30%?</fullName>
                    <default>false</default>
                    <label>Did CMOSCHKs RBC show that the PC density is less than 30%?</label>
                </value>
                <value>
                    <fullName>Was the Static IR Drop SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Static IR Drop SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>IOSpecify errors</fullName>
                    <default>false</default>
                    <label>IOSpecify errors</label>
                </value>
                <value>
                    <fullName>CMOS5 Manual IO Electromigration Analysis</fullName>
                    <default>false</default>
                    <label>CMOS5 Manual IO Electromigration Analysis</label>
                </value>
                <value>
                    <fullName>Alsim Analysis</fullName>
                    <default>false</default>
                    <label>Alsim Analysis</label>
                </value>
                <value>
                    <fullName>VRef Checking with PDCT</fullName>
                    <default>false</default>
                    <label>VRef Checking with PDCT</label>
                </value>
                <value>
                    <fullName>di/dt Checking with PDCT</fullName>
                    <default>false</default>
                    <label>di/dt Checking with PDCT</label>
                </value>
                <value>
                    <fullName>Manual Iavg, Imax, di/dt checking based on IO/Macro placement</fullName>
                    <default>false</default>
                    <label>Manual Iavg, Imax, di/dt checking based on IO/Macro placement</label>
                </value>
                <value>
                    <fullName>Waiver no longer needed</fullName>
                    <default>false</default>
                    <label>Waiver no longer needed</label>
                </value>
                <value>
                    <fullName>Waiver created in error</fullName>
                    <default>false</default>
                    <label>Waiver created in error</label>
                </value>
                <value>
                    <fullName>Problem fixed in design</fullName>
                    <default>false</default>
                    <label>Problem fixed in design</label>
                </value>
                <value>
                    <fullName>Was a Design Review held for any Custom books on this design?</fullName>
                    <default>false</default>
                    <label>Was a Design Review held for any Custom books on this design?</label>
                </value>
                <value>
                    <fullName>Was a Design Review for Custom Image held with IBM Development?</fullName>
                    <default>false</default>
                    <label>Was a Design Review for Custom Image held with IBM Development?</label>
                </value>
                <value>
                    <fullName>Has the Support Position field in DIW been set to Support?</fullName>
                    <default>false</default>
                    <label>Has the Support Position field in DIW been set to Support?</label>
                </value>
                <value>
                    <fullName>Have all ITAR procedures been properly followed?</fullName>
                    <default>false</default>
                    <label>Have all ITAR procedures been properly followed?</label>
                </value>
                <value>
                    <fullName>Has a qualified set of tune bits been properly programmed for PLLs on design?</fullName>
                    <default>false</default>
                    <label>Has a qualified set of tune bits been properly programmed for PLLs on design?</label>
                </value>
                <value>
                    <fullName>Equivalence Chking verified Pre-PD and Post-PD Netlist are equivalent?</fullName>
                    <default>false</default>
                    <label>Equivalence Chking verified Pre-PD and Post-PD Netlist are equivalent?</label>
                </value>
                <value>
                    <fullName>ECOs have been verified against Reference Netlist?</fullName>
                    <default>false</default>
                    <label>ECOs have been verified against Reference Netlist?</label>
                </value>
                <value>
                    <fullName>Chip Pkg Pinout report was successfully generated post-PD?</fullName>
                    <default>false</default>
                    <label>Chip Pkg Pinout report was successfully generated post-PD?</label>
                </value>
                <value>
                    <fullName>Was the In System Test SOM successfully run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the In System Test SOM successfully run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Einstimer Info/Checks/Histogram reports meet spec?</fullName>
                    <default>false</default>
                    <label>Einstimer Info/Checks/Histogram reports meet spec?</label>
                </value>
                <value>
                    <fullName>Einstimer console shows no errors or unexplained warnings?</fullName>
                    <default>false</default>
                    <label>Einstimer console shows no errors or unexplained warnings?</label>
                </value>
                <value>
                    <fullName>Were all clock slews limited to 800ps or 25% of the cycle time?</fullName>
                    <default>false</default>
                    <label>Were all clock slews limited to 800ps or 25% of the cycle time?</label>
                </value>
                <value>
                    <fullName>Have all test clocks in this design been timed?</fullName>
                    <default>false</default>
                    <label>Have all test clocks in this design been timed?</label>
                </value>
                <value>
                    <fullName>Are all slacks &gt; 0?</fullName>
                    <default>false</default>
                    <label>Are all slacks &gt; 0?</label>
                </value>
                <value>
                    <fullName>Have all slew violations been fixed?</fullName>
                    <default>false</default>
                    <label>Have all slew violations been fixed?</label>
                </value>
                <value>
                    <fullName>Check Release Rules script was run to verify rules used by Customer are in asiclibs?</fullName>
                    <default>false</default>
                    <label>Check Release Rules script was run to verify rules used by Customer are in asiclibs?</label>
                </value>
                <value>
                    <fullName>RBAT tool was run to determine FEOL layout conflicts?</fullName>
                    <default>false</default>
                    <label>RBAT tool was run to determine FEOL layout conflicts?</label>
                </value>
                <value>
                    <fullName>Latest library should be used by PE for checking?</fullName>
                    <default>false</default>
                    <label>Latest library should be used by PE for checking?</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  NWC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  NWC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  FCC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  FCC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  PBC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  PBC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  RAC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  RAC</label>
                </value>
                <value>
                    <fullName>Chip edit: Data Integrity Flag</fullName>
                    <default>false</default>
                    <label>Chip edit: Data Integrity Flag</label>
                </value>
                <value>
                    <fullName>Chip edit: Opens/Antennas/Loops</fullName>
                    <default>false</default>
                    <label>Chip edit: Opens/Antennas/Loops</label>
                </value>
                <value>
                    <fullName>Chip edit: Shorts and Minimum Space</fullName>
                    <default>false</default>
                    <label>Chip edit: Shorts and Minimum Space</label>
                </value>
                <value>
                    <fullName>Chip edit: Electromigration</fullName>
                    <default>false</default>
                    <label>Chip edit: Electromigration</label>
                </value>
                <value>
                    <fullName>Chip edit: Soft Pin</fullName>
                    <default>false</default>
                    <label>Chip edit: Soft Pin</label>
                </value>
                <value>
                    <fullName>Chip edit: Placement</fullName>
                    <default>false</default>
                    <label>Chip edit: Placement</label>
                </value>
                <value>
                    <fullName>Chip edit: Wire Constraints</fullName>
                    <default>false</default>
                    <label>Chip edit: Wire Constraints</label>
                </value>
                <value>
                    <fullName>Chip edit: Same_net Adjacency</fullName>
                    <default>false</default>
                    <label>Chip edit: Same_net Adjacency</label>
                </value>
                <value>
                    <fullName>Chip edit: Same_net</fullName>
                    <default>false</default>
                    <label>Chip edit: Same_net</label>
                </value>
                <value>
                    <fullName>Chip edit: IO Bay Legality Check</fullName>
                    <default>false</default>
                    <label>Chip edit: IO Bay Legality Check</label>
                </value>
                <value>
                    <fullName>Chip edit: Power Robustness Check</fullName>
                    <default>false</default>
                    <label>Chip edit: Power Robustness Check</label>
                </value>
                <value>
                    <fullName>Chip edit: Floating Gate</fullName>
                    <default>false</default>
                    <label>Chip edit: Floating Gate</label>
                </value>
                <value>
                    <fullName>Was the Power SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Power SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>nbuf::buffer_sensitive_nets run to fix potential power noise problems?</fullName>
                    <default>false</default>
                    <label>nbuf::buffer_sensitive_nets run to fix potential power noise problems?</label>
                </value>
                <value>
                    <fullName>nbuf::run_netlength_check run with RC=0?</fullName>
                    <default>false</default>
                    <label>nbuf::run_netlength_check run with RC=0?</label>
                </value>
                <value>
                    <fullName>DVS Noise Screen</fullName>
                    <default>false</default>
                    <label>DVS Noise Screen</label>
                </value>
                <value>
                    <fullName>Chip edit: Redundant Vias</fullName>
                    <default>false</default>
                    <label>Chip edit: Redundant Vias</label>
                </value>
                <value>
                    <fullName>BR Resistor Insertion</fullName>
                    <default>false</default>
                    <label>BR Resistor Insertion</label>
                </value>
                <value>
                    <fullName>Metal Density Requirement</fullName>
                    <default>false</default>
                    <label>Metal Density Requirement</label>
                </value>
                <value>
                    <fullName>Was the ROM Personalization SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the ROM Personalization SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>if ASST, were proper TSV runs for ASST completed successfully?</fullName>
                    <default>false</default>
                    <label>if ASST, were proper TSV runs for ASST completed successfully?</label>
                </value>
                <value>
                    <fullName>if ASST, were proper MSV runs for ASST completed successfully?</fullName>
                    <default>false</default>
                    <label>if ASST, were proper MSV runs for ASST completed successfully?</label>
                </value>
                <value>
                    <fullName>if ASST, has the ASST logic been successfully simulated?</fullName>
                    <default>false</default>
                    <label>if ASST, has the ASST logic been successfully simulated?</label>
                </value>
                <value>
                    <fullName>RFS Closed as a Final or WinFinal?</fullName>
                    <default>false</default>
                    <label>RFS Closed as a Final or WinFinal?</label>
                </value>
                <value>
                    <fullName>Chip Pkg Pinout report generated using xref?</fullName>
                    <default>false</default>
                    <label>Chip Pkg Pinout report generated using xref?</label>
                </value>
                <value>
                    <fullName>Assuming the customer timing assertions are correct, can IBM close timing?</fullName>
                    <default>false</default>
                    <label>Assuming the customer timing assertions are correct, can IBM close timing?</label>
                </value>
                <value>
                    <fullName>Has the PE been informed about Customer-specific mask shapes?</fullName>
                    <default>false</default>
                    <label>Has the PE been informed about Customer-specific mask shapes?</label>
                </value>
                <value>
                    <fullName>Post Layout Production Netlist has been functionally verified by Customer?</fullName>
                    <default>false</default>
                    <label>Post Layout Production Netlist has been functionally verified by Customer?</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  AUC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  AUC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  AUC-TMD</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  AUC-TMD</label>
                </value>
                <value>
                    <fullName>ET Coupled Noise Analysis</fullName>
                    <default>false</default>
                    <label>ET Coupled Noise Analysis</label>
                </value>
                <value>
                    <fullName>BR Resistor Checking</fullName>
                    <default>false</default>
                    <label>BR Resistor Checking</label>
                </value>
                <value>
                    <fullName>LVS Checking</fullName>
                    <default>false</default>
                    <label>LVS Checking</label>
                </value>
                <value>
                    <fullName>1149.1 logic successfully verified for functionality?</fullName>
                    <default>false</default>
                    <label>1149.1 logic successfully verified for functionality?</label>
                </value>
                <value>
                    <fullName>Metal Cheesing Tool</fullName>
                    <default>false</default>
                    <label>Metal Cheesing Tool</label>
                </value>
                <value>
                    <fullName>Post Fill DRC Checking</fullName>
                    <default>false</default>
                    <label>Post Fill DRC Checking</label>
                </value>
                <value>
                    <fullName>Metal Density Check</fullName>
                    <default>false</default>
                    <label>Metal Density Check</label>
                </value>
                <value>
                    <fullName>Metal Fill Tool</fullName>
                    <default>false</default>
                    <label>Metal Fill Tool</label>
                </value>
                <value>
                    <fullName>Levelscan used to identify Technology Features?</fullName>
                    <default>false</default>
                    <label>Levelscan used to identify Technology Features?</label>
                </value>
                <value>
                    <fullName>ROM Personalization Check</fullName>
                    <default>false</default>
                    <label>ROM Personalization Check</label>
                </value>
                <value>
                    <fullName>Was Variation-Aware Timing used for Timing Analysis on this design?</fullName>
                    <default>false</default>
                    <label>Was Variation-Aware Timing used for Timing Analysis on this design?</label>
                </value>
                <value>
                    <fullName>Timing Env matches env listed in RFQ?</fullName>
                    <default>false</default>
                    <label>Timing Env matches env listed in RFQ?</label>
                </value>
                <value>
                    <fullName>ALSIM_ESD used to verify ESD Robustness?</fullName>
                    <default>false</default>
                    <label>ALSIM_ESD used to verify ESD Robustness?</label>
                </value>
                <value>
                    <fullName>Chip Edit Power Bus Continuity</fullName>
                    <default>false</default>
                    <label>Chip Edit Power Bus Continuity</label>
                </value>
                <value>
                    <fullName>DRC Checking</fullName>
                    <default>false</default>
                    <label>DRC Checking</label>
                </value>
                <value>
                    <fullName>Was the Timing SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Timing SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Chip Edit IO Bay Legality Check</fullName>
                    <default>false</default>
                    <label>Chip Edit IO Bay Legality Check</label>
                </value>
                <value>
                    <fullName>Was ZWL run against netlist with same structure as PD?</fullName>
                    <default>false</default>
                    <label>Was ZWL run against netlist with same structure as PD?</label>
                </value>
                <value>
                    <fullName>Chip Edit Power Robustness Check</fullName>
                    <default>false</default>
                    <label>Chip Edit Power Robustness Check</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  RBC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  RBC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  PUC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  PUC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  NAC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  NAC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  ERC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  ERC</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  LLC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  LLC</label>
                </value>
                <value>
                    <fullName>Chip Edit Placement</fullName>
                    <default>false</default>
                    <label>Chip Edit Placement</label>
                </value>
                <value>
                    <fullName>CMOSCHKs:  IOC</fullName>
                    <default>false</default>
                    <label>CMOSCHKs:  IOC</label>
                </value>
                <value>
                    <fullName>Customer successfully timed 1149.1 logic?</fullName>
                    <default>false</default>
                    <label>Customer successfully timed 1149.1 logic?</label>
                </value>
                <value>
                    <fullName>Was the Checking SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Checking SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Are all Final rules available for this design?</fullName>
                    <default>false</default>
                    <label>Are all Final rules available for this design?</label>
                </value>
                <value>
                    <fullName>Timing section of 1149.1 AppNote read and understood?</fullName>
                    <default>false</default>
                    <label>Timing section of 1149.1 AppNote read and understood?</label>
                </value>
                <value>
                    <fullName>Chip Edit Wire Constraints</fullName>
                    <default>false</default>
                    <label>Chip Edit Wire Constraints</label>
                </value>
                <value>
                    <fullName>TestBench 1149.1 BSV run successfully?</fullName>
                    <default>false</default>
                    <label>TestBench 1149.1 BSV run successfully?</label>
                </value>
                <value>
                    <fullName>TECH queried for existence of M062 keywords?</fullName>
                    <default>false</default>
                    <label>TECH queried for existence of M062 keywords?</label>
                </value>
                <value>
                    <fullName>Was the 1149.1 BSV SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the 1149.1 BSV SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Chip Pkg Pinout report reviewed and verified by Customer?</fullName>
                    <default>false</default>
                    <label>Chip Pkg Pinout report reviewed and verified by Customer?</label>
                </value>
                <value>
                    <fullName>Was the In System MABIST SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the In System MABIST SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Has Post Layout fault coverage been communicated to the customer?</fullName>
                    <default>false</default>
                    <label>Has Post Layout fault coverage been communicated to the customer?</label>
                </value>
                <value>
                    <fullName>Was the Internal Scan SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Internal Scan SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Internal Scan implementation reviewed by DFT Team?</fullName>
                    <default>false</default>
                    <label>Internal Scan implementation reviewed by DFT Team?</label>
                </value>
                <value>
                    <fullName>Internal Scan timing runs completed successfully?</fullName>
                    <default>false</default>
                    <label>Internal Scan timing runs completed successfully?</label>
                </value>
                <value>
                    <fullName>Was the Boolean Equivalence SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Boolean Equivalence SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Equivalence Checking verified Equivalence after FEP</fullName>
                    <default>false</default>
                    <label>Equivalence Checking verified Equivalence after FEP</label>
                </value>
                <value>
                    <fullName>Was the Floorplanning and PD SOM run w/default parameters/options?</fullName>
                    <default>false</default>
                    <label>Was the Floorplanning and PD SOM run w/default parameters/options?</label>
                </value>
                <value>
                    <fullName>Internal Scan functionally simultated by Customer?</fullName>
                    <default>false</default>
                    <label>Internal Scan functionally simultated by Customer?</label>
                </value>
                <value>
                    <fullName>Has IBM ASICs signed off on the wireability of the Final Chip Floorplan?</fullName>
                    <default>false</default>
                    <label>Has IBM ASICs signed off on the wireability of the Final Chip Floorplan?</label>
                </value>
                <value>
                    <fullName>Final gate count of the Final Netlist is within the target image/die?</fullName>
                    <default>false</default>
                    <label>Final gate count of the Final Netlist is within the target image/die?</label>
                </value>
                <value>
                    <fullName>Has the Clock Coupling check been run to verify no noise problems?</fullName>
                    <default>false</default>
                    <label>Has the Clock Coupling check been run to verify no noise problems?</label>
                </value>
                <value>
                    <fullName>Customer verified that BSDL is complete and accurate?</fullName>
                    <default>false</default>
                    <label>Customer verified that BSDL is complete and accurate?</label>
                </value>
                <value>
                    <fullName>ATPG run successfully on Pre-Layout Production Netlist?</fullName>
                    <default>false</default>
                    <label>ATPG run successfully on Pre-Layout Production Netlist?</label>
                </value>
                <value>
                    <fullName>TSV checks have no S Level errors</fullName>
                    <default>false</default>
                    <label>TSV checks have no S Level errors</label>
                </value>
                <value>
                    <fullName>MSV checks have no S Level errors</fullName>
                    <default>false</default>
                    <label>MSV checks have no S Level errors</label>
                </value>
                <value>
                    <fullName>Audit performed on the Methodology portion of the LUF?</fullName>
                    <default>false</default>
                    <label>Audit performed on the Methodology portion of the LUF?</label>
                </value>
                <value>
                    <fullName>BSV checks have no E or S Level errors</fullName>
                    <default>false</default>
                    <label>BSV checks have no E or S Level errors</label>
                </value>
            </valueSetDefinition>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>Was the Static IR Drop SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>IOSpecify errors</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>CMOS5 Manual IO Electromigration Analysis</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>Alsim Analysis</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>VRef Checking with PDCT</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>di/dt Checking with PDCT</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Electrical Noise Section / Static IR Drop SOM</controllingFieldValue>
                <valueName>Manual Iavg, Imax, di/dt checking based on IO/Macro placement</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Inactive Waiver</controllingFieldValue>
                <valueName>Waiver no longer needed</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Inactive Waiver</controllingFieldValue>
                <valueName>Waiver created in error</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Inactive Waiver</controllingFieldValue>
                <valueName>Problem fixed in design</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / In System Test SOM</controllingFieldValue>
                <valueName>Was the In System Test SOM successfully run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Library and Rule Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Check Release Rules script was run to verify rules used by Customer are in asiclibs?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Library and Rule Checks Section / Checking SOM</controllingFieldValue>
                <valueName>RBAT tool was run to determine FEOL layout conflicts?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Library and Rule Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Latest library should be used by PE for checking?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Library and Rule Checks Section / Checking SOM</controllingFieldValue>
                <controllingFieldValue>Library and Rule Checks / Checking SOM</controllingFieldValue>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Was the Checking SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Chip Data Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <controllingFieldValue>Reliability Data / Additional Signoff Requirements SOM</controllingFieldValue>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Was the Additional Signoff Requirements SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Chip Data Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>RFS Closed as a Final or WinFinal?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Chip Data Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has the PE been informed about Customer-specific mask shapes?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>ROMs and Cores Information Section / ROM personalization SOM</controllingFieldValue>
                <valueName>Was the ROM Personalization SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>ROMs and Cores Information Section / ROM personalization SOM</controllingFieldValue>
                <valueName>ROM Personalization Check</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Internal Scan SOM</controllingFieldValue>
                <valueName>Was the Internal Scan SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Internal Scan SOM</controllingFieldValue>
                <valueName>Internal Scan implementation reviewed by DFT Team?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Internal Scan SOM</controllingFieldValue>
                <valueName>Internal Scan timing runs completed successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Internal Scan SOM</controllingFieldValue>
                <valueName>Internal Scan functionally simultated by Customer?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Boolean Equivalence SOM</controllingFieldValue>
                <valueName>Equivalence Chking verified Pre-PD and Post-PD Netlist are equivalent?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Boolean Equivalence SOM</controllingFieldValue>
                <valueName>ECOs have been verified against Reference Netlist?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Boolean Equivalence SOM</controllingFieldValue>
                <valueName>Was the Boolean Equivalence SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Boolean Equivalence SOM</controllingFieldValue>
                <valueName>Equivalence Checking verified Equivalence after FEP</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Floorplannning and Layout Section / Floorplanning and PD SOM</controllingFieldValue>
                <valueName>Was the Floorplanning and PD SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Floorplannning and Layout Section / Floorplanning and PD SOM</controllingFieldValue>
                <valueName>Has IBM ASICs signed off on the wireability of the Final Chip Floorplan?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Floorplannning and Layout Section / Floorplanning and PD SOM</controllingFieldValue>
                <valueName>Final gate count of the Final Netlist is within the target image/die?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Floorplannning and Layout Section / Floorplanning and PD SOM</controllingFieldValue>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Has the Clock Coupling check been run to verify no noise problems?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>1149.1 logic successfully verified for functionality?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>Customer successfully timed 1149.1 logic?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>Timing section of 1149.1 AppNote read and understood?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>TestBench 1149.1 BSV run successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>TECH queried for existence of M062 keywords?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>Was the 1149.1 BSV SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>IEEE 1149.1 Standard / 1149.1 BSV SOM</controllingFieldValue>
                <valueName>Customer verified that BSDL is complete and accurate?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Library and Rule Checks / Checking SOM</controllingFieldValue>
                <valueName>Are all Final rules available for this design?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  NWC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  FCC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  PBC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  RAC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Data Integrity Flag</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Opens/Antennas/Loops</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Shorts and Minimum Space</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Electromigration</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Soft Pin</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Placement</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Wire Constraints</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Same_net Adjacency</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Same_net</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: IO Bay Legality Check</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Power Robustness Check</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Floating Gate</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>nbuf::buffer_sensitive_nets run to fix potential power noise problems?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>nbuf::run_netlength_check run with RC=0?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>DVS Noise Screen</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip edit: Redundant Vias</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>BR Resistor Insertion</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Metal Density Requirement</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  AUC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  AUC-TMD</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>ET Coupled Noise Analysis</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>BR Resistor Checking</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>ALSIM_ESD used to verify ESD Robustness?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip Edit Power Bus Continuity</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip Edit IO Bay Legality Check</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip Edit Power Robustness Check</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  RBC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  PUC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  NAC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  ERC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  LLC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip Edit Placement</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>CMOSCHKs:  IOC</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Technology Checks Section / Checking SOM</controllingFieldValue>
                <valueName>Chip Edit Wire Constraints</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Has a Zero Wire Load analysis been completed on the Prelim NL?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Has the ZWL milestone report been reviewed/approved?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all Einstimer console warnings/errors been documented and approved?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was ETIR run on the design with the proper results?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Has assertion checking been completed and results approved?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Einstimer Info Report meets spec?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Einstimer Console Report shows no errors?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Has Flipped BEOL Timing been successfully completed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Did all clock slews meet the cycle time requirement on prelim netlist?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Einstimer Checks/Histogram Report meet specs?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Has the Inductance check been run to verify no noise problems?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Einstimer Console has no errors about cells with voltage/temp outside of limit?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was the estimated IR Drop from the spreadsheet entered into Guide Design Setup?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was a full timing budget for each IO generated including jitter?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Were Einstimer assertions coded according to timing budget?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was TimeDesign used to close Timing?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all timing runs for multiple PLLs been properly run?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all timing runs for cells containing multiple Vts been properly run?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all timing runs for Voltage Islands been properly run?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all test clocks been timed and do they meet the documented spec?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was timing closed on Prelim NL with full chip wired parasitics?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Based on Prelim NL results, can timing requirements be met on Prod NL?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all Early Mode violations been reviewed so that no LM violations exist?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Did the timing analysis performed on the Prelim NL include IO/interface timing?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Do all Source synchronous interfaces on Prelim netilst show positive slks?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Does the customer accept the risk that the schedule will slip based on ZWL?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Einstimer Info/Checks/Histogram reports meet spec?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Einstimer console shows no errors or unexplained warnings?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Were all clock slews limited to 800ps or 25% of the cycle time?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all test clocks in this design been timed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Are all slacks &gt; 0?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Have all slew violations been fixed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Assuming the customer timing assertions are correct, can IBM close timing?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was Variation-Aware Timing used for Timing Analysis on this design?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Timing Env matches env listed in RFQ?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Was the Timing SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Timing Checks Section / Timing SOM</controllingFieldValue>
                <valueName>Was ZWL run against netlist with same structure as PD?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Were parasitics extraced using the Chip edit tool with proper settings?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Was timing window generation completed using Einstimer with proper settings?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Did 3DNoise/ETCoupling successfully complete at chip level using proper inputs?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Did you use theGuide to 3DNoise/ETCoupling analysis?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Did the DVS Noise screen complete with 0 failing nets?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Has the Coupled Capacitance Spice file been created?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>3DNoise/ET Coupling / Timing SOM</controllingFieldValue>
                <valueName>Has the design been analyzed using coupling-aware LCD and CPPR?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>All special processing requirements documented in CDS/DIW/PDS?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Custom image/pkg design completed and approved?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Image/pkg design spec signed off by both the Customer and IBM Dev?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Final rules available for custom items?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Was a Design Review held for any Custom books on this design?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Custom Processing Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Was a Design Review for Custom Image held with IBM Development?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>Has the FWCalc tool shown that the Total LVT cells in this design is below 10%?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>Wire Bond design: latest spreadsheet estimate for Max Total Cust Power less than 2W?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>PSS_PowerEval Console shows no warnings/errors?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>Total Static Power at Customer conditions?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>Total Power at Customer conditions?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>IDDq at Customer conditions exceeds Customer limit?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>IDDq value at Burn In exceeds limit?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>IDDq value at DVS exceeds limit?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>IDDq value at EVS exceeds limit?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Power Analysis / Power SOM</controllingFieldValue>
                <valueName>Was the Power SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Sign Off Module Methodology</controllingFieldValue>
                <valueName>Has the SOM Methodology been run to determine if the RTx Checkpoint has been reached?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>LVS Checking</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>Metal Cheesing Tool</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>Post Fill DRC Checking</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>Metal Density Check</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>Metal Fill Tool</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>Levelscan used to identify Technology Features?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Shapes Generation and Checking Section</controllingFieldValue>
                <valueName>DRC Checking</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Packaging Sign Off Module</controllingFieldValue>
                <valueName>Has the Packaging Sign Off Module been run successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Packaging Sign Off Module</controllingFieldValue>
                <valueName>Lockdown File was generated and delivered to ASIC Img/Pkg Team</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Final Vim Edits Sign Off Module</controllingFieldValue>
                <valueName>Has the Final Vim Edits Module been run successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Book Usage Report Sign Off Module</controllingFieldValue>
                <valueName>Has the Book Usage Report Module been run successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Reliability Data / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Does your netlist include the correct ECID for your metal level stack?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Reliability Data / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>The most recent Thermal/Reliability Analysis performed by the IPRB still applies</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Customer Completed Functional Verification</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Have IBM full-function models been used for simulation?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Have gate level netlists/Smartmodels been used for simulation?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has the SOC Application review been completed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Was the IBM Power Mgmt Arch using CPM core used on this design?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has this design been analyzed to determine the Soft Error Rate?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>RFS/RFQS closed as Final or Win/Final?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Support Position field in DIW been set to Support?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Does the RFS/DIW Quote info reflect technical content of design?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Cu-08 PDT/LMT has approved use of MPU cells?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Core Documentation reviewed and followed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has the errata for any cores been reviewed and understood?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has the design team read and understood all Meth/Lib alerts?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>if an Asynch Clk review is required, was it conducted?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>if an Asynch Clk review was held, were all actions completed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>if an IBM IP Application review is required, was it conducted?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>if an IP Appl review was held, were all actions completed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Have all Tune bits for IBM PLLs been properly configured?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has the Support Position field in DIW been set to Support?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Have all ITAR procedures been properly followed?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Has a qualified set of tune bits been properly programmed for PLLs on design?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Additional Signoff Requirements SOM</controllingFieldValue>
                <valueName>Post Layout Production Netlist has been functionally verified by Customer?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Chip Pkg Pin Out Report SOM</controllingFieldValue>
                <valueName>Was the Chip Pkg Pin Out Report SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Chip Pkg Pin Out Report SOM</controllingFieldValue>
                <valueName>Chip Pkg Pinout report was successfully generated post-PD?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Chip Pkg Pin Out Report SOM</controllingFieldValue>
                <valueName>Chip Pkg Pinout report generated using xref?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / Chip Pkg Pin Out Report SOM</controllingFieldValue>
                <valueName>Chip Pkg Pinout report reviewed and verified by Customer?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / In System MABIST SOM</controllingFieldValue>
                <valueName>MABIST timing runs completed successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / In System MABIST SOM</controllingFieldValue>
                <valueName>MABIST behavior verified using functional simulation?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Design Verification Section / In System MABIST SOM</controllingFieldValue>
                <valueName>Was the In System MABIST SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>Was the Test SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>All req&apos;d test signoff checks run successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if multiple TMDs required, has each netlist successfully passed the Test SOM ?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>There are no connections between VDD and any of the VDDx power supplies</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>Multi-voltage IOs not placed in an IO region with other IO types</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>TSV checks passed according to documented requirements?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>MSV checks passed according to documented requirements?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>BSV checks passed according to documented requirements?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>Does this design contain OPMISR?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>Does this design conform to the Scan Chain design guidelines?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if ASST, was FEP run with ASST support enabled?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if ASST, were multi-cycle paths blocked for ASST mode?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if ASST, were multi-cycle paths listed in assertions and approved by IBM?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if ASST, were proper TSV runs for ASST completed successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if ASST, were proper MSV runs for ASST completed successfully?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>if ASST, has the ASST logic been successfully simulated?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>Has Post Layout fault coverage been communicated to the customer?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>ATPG run successfully on Pre-Layout Production Netlist?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>TSV checks have no S Level errors</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>MSV checks have no S Level errors</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>Audit performed on the Methodology portion of the LUF?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Testability and Test Generation Section / Test SOM</controllingFieldValue>
                <valueName>BSV checks have no E or S Level errors</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Was the Transient Power Distribution SOM run w/default parameters/options?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Has the customer contacted the Noise Team to discuss the designs DECAP strategy?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Has the customer followed the recommendations of the Noise Team?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Has the customer contacted the Noise Team about mitigation of transient noise?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Has the customer or IBM performed a full-chip power supply noise analysis?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Has the customer or IBM performed I/O signal integrity analysis?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Has the customer or IBM performed simultaneously switching I/O noise analysis?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Does this design fully comply with IBMs noise avoidance DECAP Methodology?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Customer analyzed transient noise per the Mitigating Transient Noise AppNote?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Noise criteria requirements met per the Mitigating Transient Noise AppNote?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Customer performed SS I/O noise analysis and I/O Signal Integrity analysis?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Customer finds the I/O simulation results acceptable for the application?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Customer reviewed the guidelines for analog cores?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Did the PLL areas simulated meet the voltage criteria shown?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Did the HSS areas simulated meet the voltage criteria shown?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Did the SCSI PI areas simulated meet the voltage criteria shown?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Did the Memory Arrays meet the voltage criteria shown?</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>Simultaneous Switching Section / Transient Power Distribution SOM</controllingFieldValue>
                <valueName>Did CMOSCHKs RBC show that the PC density is less than 30%?</valueName>
            </valueSettings>
        </valueSet>
    </fields>
    <fields>
        <fullName>Comments__c</fullName>
        <externalId>false</externalId>
        <label>Comments</label>
        <length>32768</length>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>LongTextArea</type>
        <visibleLines>5</visibleLines>
    </fields>
    <fields>
        <fullName>Company__c</fullName>
        <externalId>false</externalId>
        <label>Company</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>TextArea</type>
    </fields>
    <fields>
        <fullName>Date_requesting_the_waiver__c</fullName>
        <externalId>false</externalId>
        <label>Date requesting the waiver</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Date</type>
    </fields>
    <fields>
        <fullName>Design_Execution__c</fullName>
        <externalId>false</externalId>
        <label>Design Execution</label>
        <referenceTo>Design_Execution__c</referenceTo>
        <relationshipLabel>Waivers</relationshipLabel>
        <relationshipName>Waivers</relationshipName>
        <relationshipOrder>0</relationshipOrder>
        <reparentableMasterDetail>false</reparentableMasterDetail>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>MasterDetail</type>
        <writeRequiresMasterRead>false</writeRequiresMasterRead>
    </fields>
    <fields>
        <fullName>Design_System__c</fullName>
        <externalId>false</externalId>
        <label>Design System</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>TextArea</type>
    </fields>
    <fields>
        <fullName>Document_RIT_Type__c</fullName>
        <externalId>false</externalId>
        <label>Document RIT type</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <restricted>true</restricted>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>A R</fullName>
                    <default>false</default>
                    <label>A R</label>
                </value>
                <value>
                    <fullName>A/B R</fullName>
                    <default>false</default>
                    <label>A/B R</label>
                </value>
                <value>
                    <fullName>A/B</fullName>
                    <default>false</default>
                    <label>A/B</label>
                </value>
                <value>
                    <fullName>A</fullName>
                    <default>false</default>
                    <label>A</label>
                </value>
                <value>
                    <fullName>B R</fullName>
                    <default>false</default>
                    <label>B R</label>
                </value>
                <value>
                    <fullName>B</fullName>
                    <default>false</default>
                    <label>B</label>
                </value>
                <value>
                    <fullName>DT R</fullName>
                    <default>false</default>
                    <label>DT R</label>
                </value>
                <value>
                    <fullName>DT</fullName>
                    <default>false</default>
                    <label>DT</label>
                </value>
            </valueSetDefinition>
        </valueSet>
    </fields>
    <fields>
        <fullName>Exact_error_or_warning_statement__c</fullName>
        <externalId>false</externalId>
        <label>Exact error or warning statement</label>
        <length>32768</length>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>LongTextArea</type>
        <visibleLines>3</visibleLines>
    </fields>
    <fields>
        <fullName>Impact_On_Yield_Reliability_Testability__c</fullName>
        <externalId>false</externalId>
        <label>Impact On Yield Reliability Testability</label>
        <length>32768</length>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>LongTextArea</type>
        <visibleLines>3</visibleLines>
    </fields>
    <fields>
        <fullName>Justification__c</fullName>
        <externalId>false</externalId>
        <label>Justification</label>
        <length>32768</length>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>LongTextArea</type>
        <visibleLines>3</visibleLines>
    </fields>
    <fields>
        <fullName>Library_version__c</fullName>
        <externalId>false</externalId>
        <label>Library version</label>
        <length>255</length>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Text</type>
        <unique>false</unique>
    </fields>
    <fields>
        <fullName>Opportunity_Control_Number__c</fullName>
        <externalId>false</externalId>
        <formula>Design_Execution__r.Opportunity__r.Siebel_Opportunity_ID__c</formula>
        <label>Opportunity Control Number</label>
        <required>false</required>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Text</type>
        <unique>false</unique>
    </fields>
    <fields>
        <fullName>Option_Control_Number__c</fullName>
        <externalId>false</externalId>
        <formula>Design_Execution__r.Option__r.Name</formula>
        <label>Option Control Number</label>
        <required>false</required>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Text</type>
        <unique>false</unique>
    </fields>
    <fields>
        <fullName>Part_name__c</fullName>
        <externalId>false</externalId>
        <label>Part name</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>TextArea</type>
    </fields>
    <fields>
        <fullName>Profiles_Permission_Sets__c</fullName>
        <externalId>false</externalId>
        <label>Profiles/Permission Sets</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>DIW CDS Admin</fullName>
                    <default>false</default>
                    <label>DIW CDS Admin</label>
                </value>
                <value>
                    <fullName>DIW Customer Focal Point</fullName>
                    <default>false</default>
                    <label>DIW Customer Focal Point</label>
                </value>
                <value>
                    <fullName>DIW Design Execution Admin</fullName>
                    <default>false</default>
                    <label>DIW Design Execution Admin</label>
                </value>
                <value>
                    <fullName>System Administrator</fullName>
                    <default>false</default>
                    <label>System Administrator</label>
                </value>
            </valueSetDefinition>
        </valueSet>
    </fields>
    <fields>
        <fullName>Section__c</fullName>
        <externalId>false</externalId>
        <label>Section</label>
        <required>true</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <controllingField>Waiver_Type__c</controllingField>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>Sign Off Module Methodology</fullName>
                    <default>false</default>
                    <label>Sign Off Module Methodology</label>
                </value>
                <value>
                    <fullName>Final Shapes Generation and Checking Section</fullName>
                    <default>false</default>
                    <label>Final Shapes Generation and Checking Section</label>
                </value>
                <value>
                    <fullName>Packaging Sign Off Module</fullName>
                    <default>false</default>
                    <label>Packaging Sign Off Module</label>
                </value>
                <value>
                    <fullName>Final Vim Edits Sign Off Module</fullName>
                    <default>false</default>
                    <label>Final Vim Edits Sign Off Module</label>
                </value>
                <value>
                    <fullName>Book Usage Report Sign Off Module</fullName>
                    <default>false</default>
                    <label>Book Usage Report Sign Off Module</label>
                </value>
                <value>
                    <fullName>Reliability Data / Additional Signoff Requirements SOM</fullName>
                    <default>false</default>
                    <label>Reliability Data / Additional Signoff Requirements SOM</label>
                </value>
                <value>
                    <fullName>Design Verification Section / Additional Signoff Requirements SOM</fullName>
                    <default>false</default>
                    <label>Design Verification Section / Additional Signoff Requirements SOM</label>
                </value>
                <value>
                    <fullName>Design Verification Section / Chip Pkg Pin Out Report SOM</fullName>
                    <default>false</default>
                    <label>Design Verification Section / Chip Pkg Pin Out Report SOM</label>
                </value>
                <value>
                    <fullName>Design Verification Section / In System MABIST SOM</fullName>
                    <default>false</default>
                    <label>Design Verification Section / In System MABIST SOM</label>
                </value>
                <value>
                    <fullName>Design Verification Section / Internal Scan SOM</fullName>
                    <default>false</default>
                    <label>Design Verification Section / Internal Scan SOM</label>
                </value>
                <value>
                    <fullName>Design Verification Section / Boolean Equivalence SOM</fullName>
                    <default>false</default>
                    <label>Design Verification Section / Boolean Equivalence SOM</label>
                </value>
                <value>
                    <fullName>Floorplannning and Layout Section / Floorplanning and PD SOM</fullName>
                    <default>false</default>
                    <label>Floorplannning and Layout Section / Floorplanning and PD SOM</label>
                </value>
                <value>
                    <fullName>IEEE 1149.1 Standard / 1149.1 BSV SOM</fullName>
                    <default>false</default>
                    <label>IEEE 1149.1 Standard / 1149.1 BSV SOM</label>
                </value>
                <value>
                    <fullName>Library and Rule Checks / Checking SOM</fullName>
                    <default>false</default>
                    <label>Library and Rule Checks / Checking SOM</label>
                </value>
                <value>
                    <fullName>Technology Checks Section / Checking SOM</fullName>
                    <default>false</default>
                    <label>Technology Checks Section / Checking SOM</label>
                </value>
                <value>
                    <fullName>Timing Checks Section / Timing SOM</fullName>
                    <default>false</default>
                    <label>Timing Checks Section / Timing SOM</label>
                </value>
                <value>
                    <fullName>3DNoise/ET Coupling / Timing SOM</fullName>
                    <default>false</default>
                    <label>3DNoise/ET Coupling / Timing SOM</label>
                </value>
                <value>
                    <fullName>Custom Processing Section / Additional Signoff Requirements SOM</fullName>
                    <default>false</default>
                    <label>Custom Processing Section / Additional Signoff Requirements SOM</label>
                </value>
                <value>
                    <fullName>Power Analysis / Power SOM</fullName>
                    <default>false</default>
                    <label>Power Analysis / Power SOM</label>
                </value>
                <value>
                    <fullName>Testability and Test Generation Section / Test SOM</fullName>
                    <default>false</default>
                    <label>Testability and Test Generation Section / Test SOM</label>
                </value>
                <value>
                    <fullName>Simultaneous Switching Section / Transient Power Distribution SOM</fullName>
                    <default>false</default>
                    <label>Simultaneous Switching Section / Transient Power Distribution SOM</label>
                </value>
                <value>
                    <fullName>Electrical Noise Section / Static IR Drop SOM</fullName>
                    <default>false</default>
                    <label>Electrical Noise Section / Static IR Drop SOM</label>
                </value>
                <value>
                    <fullName>Inactive Waiver</fullName>
                    <default>false</default>
                    <label>Inactive Waiver</label>
                </value>
                <value>
                    <fullName>Design Verification Section / In System Test SOM</fullName>
                    <default>false</default>
                    <label>Design Verification Section / In System Test SOM</label>
                </value>
                <value>
                    <fullName>Library and Rule Checks Section / Checking SOM</fullName>
                    <default>false</default>
                    <label>Library and Rule Checks Section / Checking SOM</label>
                </value>
                <value>
                    <fullName>Chip Data Section / Additional Signoff Requirements SOM</fullName>
                    <default>false</default>
                    <label>Chip Data Section / Additional Signoff Requirements SOM</label>
                </value>
                <value>
                    <fullName>ROMs and Cores Information Section / ROM personalization SOM</fullName>
                    <default>false</default>
                    <label>ROMs and Cores Information Section / ROM personalization SOM</label>
                </value>
            </valueSetDefinition>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Sign Off Module Methodology</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Packaging Sign Off Module</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Final Vim Edits Sign Off Module</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Book Usage Report Sign Off Module</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Reliability Data / Additional Signoff Requirements SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Design Verification Section / Additional Signoff Requirements SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Design Verification Section / Chip Pkg Pin Out Report SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Design Verification Section / In System MABIST SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Design Verification Section / Internal Scan SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Design Verification Section / Boolean Equivalence SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <valueName>Floorplannning and Layout Section / Floorplanning and PD SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>IEEE 1149.1 Standard / 1149.1 BSV SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Library and Rule Checks / Checking SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Technology Checks Section / Checking SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Timing Checks Section / Timing SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>3DNoise/ET Coupling / Timing SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Custom Processing Section / Additional Signoff Requirements SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Power Analysis / Power SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Testability and Test Generation Section / Test SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Simultaneous Switching Section / Transient Power Distribution SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Electrical Noise Section / Static IR Drop SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTL</controllingFieldValue>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Inactive Waiver</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTM</controllingFieldValue>
                <valueName>Final Shapes Generation and Checking Section</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTM</controllingFieldValue>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>ROMs and Cores Information Section / ROM personalization SOM</valueName>
            </valueSettings>
            <valueSettings>
                <controllingFieldValue>RTC</controllingFieldValue>
                <valueName>Chip Data Section / Additional Signoff Requirements SOM</valueName>
            </valueSettings>
        </valueSet>
    </fields>
    <fields>
        <fullName>Self_Waiver__c</fullName>
        <defaultValue>false</defaultValue>
        <externalId>false</externalId>
        <label>Self Waiver</label>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Checkbox</type>
    </fields>
    <fields>
        <fullName>To__c</fullName>
        <externalId>false</externalId>
        <label>To</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>TextArea</type>
    </fields>
    <fields>
        <fullName>Tree__c</fullName>
        <externalId>false</externalId>
        <label>Tree</label>
        <length>255</length>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Text</type>
        <unique>false</unique>
    </fields>
    <fields>
        <fullName>Waiver_Applied_to_with_values_as_below__c</fullName>
        <externalId>false</externalId>
        <label>Waiver applied quality level</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>P Level Only</fullName>
                    <default>false</default>
                    <label>P Level Only</label>
                </value>
                <value>
                    <fullName>All</fullName>
                    <default>true</default>
                    <label>All</label>
                </value>
            </valueSetDefinition>
        </valueSet>
    </fields>
    <fields>
        <fullName>Waiver_SMEs__c</fullName>
        <deleteConstraint>SetNull</deleteConstraint>
        <externalId>false</externalId>
        <inlineHelpText>Waiver SMEs has upto 10SMEs who can approve waiver.Please click on Waiver SME link to update SME for particular Waivers having same(Waiver Type+section+Check being reviewed).</inlineHelpText>
        <label>Waiver SMEs</label>
        <referenceTo>Waiver_SMEs__c</referenceTo>
        <relationshipLabel>Waivers</relationshipLabel>
        <relationshipName>Waivers</relationshipName>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Lookup</type>
    </fields>
    <fields>
        <fullName>Waiver_Type__c</fullName>
        <externalId>false</externalId>
        <inlineHelpText>Waiver for RTL, RTC, RTM</inlineHelpText>
        <label>Waiver Type</label>
        <required>true</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>false</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Picklist</type>
        <valueSet>
            <valueSetDefinition>
                <sorted>false</sorted>
                <value>
                    <fullName>RTL</fullName>
                    <default>false</default>
                    <label>RTL</label>
                </value>
                <value>
                    <fullName>RTC</fullName>
                    <default>false</default>
                    <label>RTC</label>
                </value>
                <value>
                    <fullName>RTM</fullName>
                    <default>false</default>
                    <label>RTM</label>
                </value>
            </valueSetDefinition>
        </valueSet>
    </fields>
    <fields>
        <fullName>Waiver_need_date__c</fullName>
        <externalId>false</externalId>
        <label>Waiver need date</label>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Date</type>
    </fields>
    <fields>
        <fullName>WaiversExternalId__c</fullName>
        <externalId>true</externalId>
        <label>WaiversExternalId</label>
        <length>255</length>
        <required>false</required>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <trackTrending>false</trackTrending>
        <type>Text</type>
        <unique>false</unique>
    </fields>
    <label>Waivers</label>
    <listViews>
        <fullName>All</fullName>
        <columns>NAME</columns>
        <columns>Part_name__c</columns>
        <columns>Design_Execution__c</columns>
        <columns>Option_Control_Number__c</columns>
        <columns>CREATED_DATE</columns>
        <columns>Document_RIT_Type__c</columns>
        <columns>UPDATEDBY_USER</columns>
        <columns>CREATEDBY_USER</columns>
        <columns>Approval_Status__c</columns>
        <columns>Waiver_Type__c</columns>
        <columns>Section__c</columns>
        <columns>Check_being_reviewed__c</columns>
        <columns>To__c</columns>
        <columns>Waiver_need_date__c</columns>
        <filterScope>Everything</filterScope>
        <label>All</label>
        <language>en_US</language>
    </listViews>
    <listViews>
        <fullName>All1</fullName>
        <filterScope>Everything</filterScope>
        <label>All</label>
    </listViews>
    <listViews>
        <fullName>Waivers_Waiting_Approval</fullName>
        <columns>NAME</columns>
        <columns>Approval_Status__c</columns>
        <columns>Company__c</columns>
        <columns>Date_requesting_the_waiver__c</columns>
        <columns>Check_being_reviewed__c</columns>
        <columns>Design_Execution__c</columns>
        <columns>Design_System__c</columns>
        <columns>Option_Control_Number__c</columns>
        <columns>Part_name__c</columns>
        <columns>Waiver_need_date__c</columns>
        <columns>CREATEDBY_USER</columns>
        <columns>Waiver_Type__c</columns>
        <filterScope>Everything</filterScope>
        <filters>
            <field>Company__c</field>
            <operation>equals</operation>
            <value>DIW Training</value>
        </filters>
        <filters>
            <field>Approval_Status__c</field>
            <operation>equals</operation>
            <value>Rejected,Cancel,Review</value>
        </filters>
        <label>Waivers Waiting Approval</label>
        <language>en_US</language>
    </listViews>
    <nameField>
        <displayFormat>W-{0000}</displayFormat>
        <label>Waivers Name</label>
        <trackFeedHistory>false</trackFeedHistory>
        <trackHistory>true</trackHistory>
        <type>AutoNumber</type>
    </nameField>
    <pluralLabel>Waivers</pluralLabel>
    <searchLayouts>
        <customTabListAdditionalFields>Approval_Status__c</customTabListAdditionalFields>
        <customTabListAdditionalFields>Design_Execution__c</customTabListAdditionalFields>
        <customTabListAdditionalFields>Option_Control_Number__c</customTabListAdditionalFields>
        <customTabListAdditionalFields>CREATEDBY_USER</customTabListAdditionalFields>
        <customTabListAdditionalFields>Part_name__c</customTabListAdditionalFields>
        <customTabListAdditionalFields>Comments__c</customTabListAdditionalFields>
        <lookupDialogsAdditionalFields>Approval_Status__c</lookupDialogsAdditionalFields>
        <lookupDialogsAdditionalFields>Design_Execution__c</lookupDialogsAdditionalFields>
        <lookupDialogsAdditionalFields>Design_System__c</lookupDialogsAdditionalFields>
        <lookupDialogsAdditionalFields>Opportunity_Control_Number__c</lookupDialogsAdditionalFields>
        <lookupDialogsAdditionalFields>Option_Control_Number__c</lookupDialogsAdditionalFields>
        <lookupDialogsAdditionalFields>CREATEDBY_USER</lookupDialogsAdditionalFields>
        <searchResultsAdditionalFields>Approval_Status__c</searchResultsAdditionalFields>
        <searchResultsAdditionalFields>Design_Execution__c</searchResultsAdditionalFields>
        <searchResultsAdditionalFields>Option_Control_Number__c</searchResultsAdditionalFields>
        <searchResultsAdditionalFields>Part_name__c</searchResultsAdditionalFields>
        <searchResultsAdditionalFields>CREATED_DATE</searchResultsAdditionalFields>
        <searchResultsAdditionalFields>Comments__c</searchResultsAdditionalFields>
    </searchLayouts>
    <sharingModel>ControlledByParent</sharingModel>
    <visibility>Public</visibility>
</CustomObject>
