<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 17 20:09:04 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2638</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2643</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1217</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">38.048(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-6106.597</td>
<td>1217</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.282</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_503_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.281</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_599_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.881</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.258</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_447_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.258</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_479_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.253</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_415_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.246</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_220_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.246</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_572_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.241</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_118_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.241</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_534_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.239</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_60_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.239</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_412_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.236</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_316_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.224</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_278_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.219</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_435_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.218</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_502_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.190</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_94_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.790</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.190</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_478_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.790</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.188</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_350_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.188</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_446_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.188</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_606_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.184</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.184</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_382_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.181</td>
<td>T1/current_byte_6_s6/Q</td>
<td>T1/U/bit_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.781</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.167</td>
<td>i_u_4_s0/Q</td>
<td>du_arr_405_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.767</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.141</td>
<td>i_u_4_s0/Q</td>
<td>u_arr_264_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.741</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>T1/U/clock_counter_7_s3/Q</td>
<td>T1/U/clock_counter_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>T1/current_byte_8_s0/Q</td>
<td>T1/current_byte_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>iter_0_s0/Q</td>
<td>iter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>i_u_7_s0/Q</td>
<td>i_u_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>T1/U/clock_counter_1_s3/Q</td>
<td>T1/U/clock_counter_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>T1/U/clock_counter_2_s3/Q</td>
<td>T1/U/clock_counter_2_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>T1/U/clock_counter_3_s3/Q</td>
<td>T1/U/clock_counter_3_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>T1/U/clock_counter_6_s3/Q</td>
<td>T1/U/clock_counter_6_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>T1/current_byte_7_s0/Q</td>
<td>T1/current_byte_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>T1/current_byte_10_s0/Q</td>
<td>T1/current_byte_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>T1/current_byte_15_s0/Q</td>
<td>T1/current_byte_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>T1/current_byte_26_s0/Q</td>
<td>T1/current_byte_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>T1/current_byte_28_s0/Q</td>
<td>T1/current_byte_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>T1/current_byte_29_s0/Q</td>
<td>T1/current_byte_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>T1/current_byte_30_s0/Q</td>
<td>T1/current_byte_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>i_u_5_s0/Q</td>
<td>i_u_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>T1/U/clock_counter_5_s3/Q</td>
<td>T1/U/clock_counter_5_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>T1/U/counter_2_s1/Q</td>
<td>T1/U/counter_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>T1/U/counter_5_s1/Q</td>
<td>T1/U/counter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>T1/current_byte_6_s6/Q</td>
<td>T1/current_byte_6_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>T1/current_byte_17_s0/Q</td>
<td>T1/current_byte_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>T1/current_byte_19_s0/Q</td>
<td>T1/current_byte_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>T1/current_byte_22_s0/Q</td>
<td>T1/current_byte_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>T1/transmit_byte_s1/Q</td>
<td>T1/transmit_byte_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>T1/current_byte_11_s0/Q</td>
<td>T1/current_byte_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_638_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_636_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_632_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_624_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_608_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_576_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_512_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_360_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_104_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>du_arr_200_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_503_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/SUM</td>
</tr>
<tr>
<td>28.214</td>
<td>3.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">du_arr_503_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>du_arr_503_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>du_arr_503_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.327, 43.764%; route: 14.097, 54.465%; tC2Q: 0.458, 1.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_599_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/SUM</td>
</tr>
<tr>
<td>28.213</td>
<td>3.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">du_arr_599_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>du_arr_599_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>du_arr_599_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.327, 43.765%; route: 14.096, 54.464%; tC2Q: 0.458, 1.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_447_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>24.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/COUT</td>
</tr>
<tr>
<td>24.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][B]</td>
<td>W1/n304_s0/CIN</td>
</tr>
<tr>
<td>25.258</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][B]</td>
<td style=" background: #97FFFF;">W1/n304_s0/SUM</td>
</tr>
<tr>
<td>28.190</td>
<td>2.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">du_arr_447_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>du_arr_447_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>du_arr_447_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.783, 45.569%; route: 13.616, 52.659%; tC2Q: 0.458, 1.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_479_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>24.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/COUT</td>
</tr>
<tr>
<td>24.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][B]</td>
<td>W1/n304_s0/CIN</td>
</tr>
<tr>
<td>25.258</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][B]</td>
<td style=" background: #97FFFF;">W1/n304_s0/SUM</td>
</tr>
<tr>
<td>28.190</td>
<td>2.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">du_arr_479_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>du_arr_479_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>du_arr_479_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.783, 45.569%; route: 13.616, 52.659%; tC2Q: 0.458, 1.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_415_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>24.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/COUT</td>
</tr>
<tr>
<td>24.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][B]</td>
<td>W1/n304_s0/CIN</td>
</tr>
<tr>
<td>25.258</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][B]</td>
<td style=" background: #97FFFF;">W1/n304_s0/SUM</td>
</tr>
<tr>
<td>28.185</td>
<td>2.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">du_arr_415_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>du_arr_415_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>du_arr_415_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.783, 45.577%; route: 13.612, 52.650%; tC2Q: 0.458, 1.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_220_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>25.087</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/SUM</td>
</tr>
<tr>
<td>28.178</td>
<td>3.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">du_arr_220_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>du_arr_220_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>du_arr_220_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.612, 44.928%; route: 13.775, 53.298%; tC2Q: 0.458, 1.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_572_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>25.087</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/SUM</td>
</tr>
<tr>
<td>28.178</td>
<td>3.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">du_arr_572_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>du_arr_572_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>du_arr_572_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.612, 44.928%; route: 13.775, 53.298%; tC2Q: 0.458, 1.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_118_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.745</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/SUM</td>
</tr>
<tr>
<td>28.173</td>
<td>3.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">du_arr_118_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>du_arr_118_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>du_arr_118_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.270, 43.613%; route: 14.112, 54.613%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_534_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.745</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/SUM</td>
</tr>
<tr>
<td>28.173</td>
<td>3.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">du_arr_534_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>du_arr_534_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>du_arr_534_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.270, 43.613%; route: 14.112, 54.613%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>25.087</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/SUM</td>
</tr>
<tr>
<td>28.171</td>
<td>3.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">du_arr_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>du_arr_60_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>du_arr_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.612, 44.940%; route: 13.769, 53.287%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_412_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>25.087</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/SUM</td>
</tr>
<tr>
<td>28.171</td>
<td>3.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">du_arr_412_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>du_arr_412_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>du_arr_412_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.612, 44.940%; route: 13.769, 53.287%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_316_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>25.087</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/SUM</td>
</tr>
<tr>
<td>28.168</td>
<td>3.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">du_arr_316_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>du_arr_316_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>du_arr_316_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.612, 44.945%; route: 13.765, 53.281%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_278_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.745</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/SUM</td>
</tr>
<tr>
<td>28.156</td>
<td>3.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">du_arr_278_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>du_arr_278_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>du_arr_278_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.270, 43.642%; route: 14.096, 54.584%; tC2Q: 0.458, 1.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_435_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/SUM</td>
</tr>
<tr>
<td>28.151</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">du_arr_435_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>du_arr_435_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>du_arr_435_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.099, 42.987%; route: 14.262, 55.238%; tC2Q: 0.458, 1.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_502_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.745</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/SUM</td>
</tr>
<tr>
<td>28.150</td>
<td>3.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td style=" font-weight:bold;">du_arr_502_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>du_arr_502_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>du_arr_502_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.270, 43.651%; route: 14.090, 54.574%; tC2Q: 0.458, 1.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_94_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.122</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">du_arr_94_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>du_arr_94_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>du_arr_94_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.468%; route: 13.605, 52.755%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_478_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.122</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">du_arr_478_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>du_arr_478_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>du_arr_478_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.468%; route: 13.605, 52.755%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_350_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.120</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">du_arr_350_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>du_arr_350_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>du_arr_350_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.471%; route: 13.604, 52.752%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_446_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.120</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" font-weight:bold;">du_arr_446_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>du_arr_446_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>du_arr_446_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.471%; route: 13.604, 52.752%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_606_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.120</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">du_arr_606_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>du_arr_606_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>du_arr_606_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.471%; route: 13.604, 52.752%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.115</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">du_arr_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>du_arr_30_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>du_arr_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.479%; route: 13.599, 52.744%; tC2Q: 0.458, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_382_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/COUT</td>
</tr>
<tr>
<td>24.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][A]</td>
<td>W1/n313_s/CIN</td>
</tr>
<tr>
<td>24.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">W1/n313_s/COUT</td>
</tr>
<tr>
<td>24.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[2][B]</td>
<td>W1/n312_s/CIN</td>
</tr>
<tr>
<td>24.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">W1/n312_s/COUT</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>W1/n311_s/CIN</td>
</tr>
<tr>
<td>24.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">W1/n311_s/COUT</td>
</tr>
<tr>
<td>24.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[0][B]</td>
<td>W1/n310_s/CIN</td>
</tr>
<tr>
<td>24.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" background: #97FFFF;">W1/n310_s/COUT</td>
</tr>
<tr>
<td>24.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>W1/n309_s/CIN</td>
</tr>
<tr>
<td>24.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">W1/n309_s/COUT</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td>W1/n308_s0/CIN</td>
</tr>
<tr>
<td>24.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">W1/n308_s0/COUT</td>
</tr>
<tr>
<td>24.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][A]</td>
<td>W1/n307_s0/CIN</td>
</tr>
<tr>
<td>24.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">W1/n307_s0/COUT</td>
</tr>
<tr>
<td>24.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C18[2][B]</td>
<td>W1/n306_s0/CIN</td>
</tr>
<tr>
<td>24.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">W1/n306_s0/COUT</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>W1/n305_s0/CIN</td>
</tr>
<tr>
<td>25.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">W1/n305_s0/SUM</td>
</tr>
<tr>
<td>28.115</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">du_arr_382_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>du_arr_382_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>du_arr_382_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.726, 45.479%; route: 13.599, 52.744%; tC2Q: 0.458, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_6_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>T1/current_byte_6_s6/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R5C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_6_s6/Q</td>
</tr>
<tr>
<td>5.607</td>
<td>2.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][A]</td>
<td>T1/U/n7_s250/I1</td>
</tr>
<tr>
<td>6.429</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R22C40[3][A]</td>
<td style=" background: #97FFFF;">T1/U/n7_s250/F</td>
</tr>
<tr>
<td>9.561</td>
<td>3.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>T1/U/n7_s454/I3</td>
</tr>
<tr>
<td>10.660</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" background: #97FFFF;">T1/U/n7_s454/F</td>
</tr>
<tr>
<td>14.061</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>T1/U/n7_s205/I2</td>
</tr>
<tr>
<td>15.160</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">T1/U/n7_s205/F</td>
</tr>
<tr>
<td>15.165</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>T1/U/n7_s64/I3</td>
</tr>
<tr>
<td>16.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n7_s64/F</td>
</tr>
<tr>
<td>18.032</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>T1/U/n7_s19/I2</td>
</tr>
<tr>
<td>18.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">T1/U/n7_s19/F</td>
</tr>
<tr>
<td>19.148</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>T1/U/n7_s6/I3</td>
</tr>
<tr>
<td>20.180</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">T1/U/n7_s6/F</td>
</tr>
<tr>
<td>20.186</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>T1/U/n7_s2/I0</td>
</tr>
<tr>
<td>21.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n7_s2/F</td>
</tr>
<tr>
<td>21.665</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>T1/U/n7_s1/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">T1/U/n7_s1/F</td>
</tr>
<tr>
<td>28.113</td>
<td>5.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">T1/U/bit_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>T1/U/bit_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>T1/U/bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.937, 30.787%; route: 17.385, 67.435%; tC2Q: 0.458, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_405_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>n9588_s2/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">n9588_s2/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>uL_30_s26/I3</td>
</tr>
<tr>
<td>6.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">uL_30_s26/F</td>
</tr>
<tr>
<td>9.170</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>uL_9_s33/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">uL_9_s33/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>uL_9_s29/I2</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">uL_9_s29/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>uL_9_s24/I3</td>
</tr>
<tr>
<td>12.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">uL_9_s24/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>uL_9_s21/I2</td>
</tr>
<tr>
<td>13.920</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">uL_9_s21/F</td>
</tr>
<tr>
<td>16.501</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][A]</td>
<td>W1/n27_s/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">W1/n27_s/COUT</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td>W1/n26_s/CIN</td>
</tr>
<tr>
<td>17.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">W1/n26_s/COUT</td>
</tr>
<tr>
<td>17.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][A]</td>
<td>W1/n25_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">W1/n25_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>W1/tmp1_5_s/I0</td>
</tr>
<tr>
<td>20.430</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_5_s/COUT</td>
</tr>
<tr>
<td>20.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>W1/tmp1_6_s/CIN</td>
</tr>
<tr>
<td>20.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_6_s/COUT</td>
</tr>
<tr>
<td>20.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>W1/tmp1_7_s/CIN</td>
</tr>
<tr>
<td>20.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_7_s/COUT</td>
</tr>
<tr>
<td>20.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>W1/tmp1_8_s/CIN</td>
</tr>
<tr>
<td>20.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_8_s/COUT</td>
</tr>
<tr>
<td>20.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>W1/tmp1_9_s/CIN</td>
</tr>
<tr>
<td>20.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_9_s/COUT</td>
</tr>
<tr>
<td>20.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>W1/tmp1_10_s/CIN</td>
</tr>
<tr>
<td>20.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_10_s/COUT</td>
</tr>
<tr>
<td>20.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>W1/tmp1_11_s/CIN</td>
</tr>
<tr>
<td>20.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_11_s/COUT</td>
</tr>
<tr>
<td>20.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>W1/tmp1_12_s/CIN</td>
</tr>
<tr>
<td>20.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_12_s/COUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>W1/tmp1_13_s/CIN</td>
</tr>
<tr>
<td>21.392</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_13_s/SUM</td>
</tr>
<tr>
<td>23.176</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[0][B]</td>
<td>W1/n322_s/I1</td>
</tr>
<tr>
<td>23.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">W1/n322_s/COUT</td>
</tr>
<tr>
<td>23.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>W1/n321_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">W1/n321_s/COUT</td>
</tr>
<tr>
<td>23.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[1][B]</td>
<td>W1/n320_s/CIN</td>
</tr>
<tr>
<td>23.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">W1/n320_s/COUT</td>
</tr>
<tr>
<td>23.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][A]</td>
<td>W1/n319_s/CIN</td>
</tr>
<tr>
<td>23.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">W1/n319_s/COUT</td>
</tr>
<tr>
<td>23.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C16[2][B]</td>
<td>W1/n318_s/CIN</td>
</tr>
<tr>
<td>23.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">W1/n318_s/COUT</td>
</tr>
<tr>
<td>23.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>W1/n317_s/CIN</td>
</tr>
<tr>
<td>24.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">W1/n317_s/COUT</td>
</tr>
<tr>
<td>24.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[0][B]</td>
<td>W1/n316_s/CIN</td>
</tr>
<tr>
<td>24.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">W1/n316_s/COUT</td>
</tr>
<tr>
<td>24.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>W1/n315_s/CIN</td>
</tr>
<tr>
<td>24.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">W1/n315_s/COUT</td>
</tr>
<tr>
<td>24.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C17[1][B]</td>
<td>W1/n314_s/CIN</td>
</tr>
<tr>
<td>24.688</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">W1/n314_s/SUM</td>
</tr>
<tr>
<td>28.099</td>
<td>3.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" font-weight:bold;">du_arr_405_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>du_arr_405_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>du_arr_405_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.213, 43.517%; route: 14.096, 54.704%; tC2Q: 0.458, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_arr_264_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>i_u_4_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">i_u_4_s0/Q</td>
</tr>
<tr>
<td>4.760</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>n9940_s2/I1</td>
</tr>
<tr>
<td>5.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">n9940_s2/F</td>
</tr>
<tr>
<td>6.221</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td>n10004_s1/I3</td>
</tr>
<tr>
<td>7.320</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R20C25[3][A]</td>
<td style=" background: #97FFFF;">n10004_s1/F</td>
</tr>
<tr>
<td>10.181</td>
<td>2.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>u_4_s32/I3</td>
</tr>
<tr>
<td>11.213</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">u_4_s32/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>u_4_s29/I2</td>
</tr>
<tr>
<td>12.575</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">u_4_s29/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_4_s25/I3</td>
</tr>
<tr>
<td>14.020</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_4_s25/F</td>
</tr>
<tr>
<td>14.439</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>u_4_s21/I3</td>
</tr>
<tr>
<td>15.538</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C35[1][B]</td>
<td style=" background: #97FFFF;">u_4_s21/F</td>
</tr>
<tr>
<td>18.136</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[2][B]</td>
<td>W1/n492_s/I0</td>
</tr>
<tr>
<td>19.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td style=" background: #97FFFF;">W1/n492_s/COUT</td>
</tr>
<tr>
<td>19.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][A]</td>
<td>W1/n491_s/CIN</td>
</tr>
<tr>
<td>19.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">W1/n491_s/COUT</td>
</tr>
<tr>
<td>19.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>W1/n490_s/CIN</td>
</tr>
<tr>
<td>19.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">W1/n490_s/COUT</td>
</tr>
<tr>
<td>19.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>W1/n489_s/CIN</td>
</tr>
<tr>
<td>19.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">W1/n489_s/COUT</td>
</tr>
<tr>
<td>19.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][B]</td>
<td>W1/n488_s/CIN</td>
</tr>
<tr>
<td>19.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][B]</td>
<td style=" background: #97FFFF;">W1/n488_s/COUT</td>
</tr>
<tr>
<td>19.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[2][A]</td>
<td>W1/n487_s/CIN</td>
</tr>
<tr>
<td>19.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td style=" background: #97FFFF;">W1/n487_s/COUT</td>
</tr>
<tr>
<td>19.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[2][B]</td>
<td>W1/n486_s/CIN</td>
</tr>
<tr>
<td>19.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][B]</td>
<td style=" background: #97FFFF;">W1/n486_s/COUT</td>
</tr>
<tr>
<td>19.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][A]</td>
<td>W1/n485_s/CIN</td>
</tr>
<tr>
<td>19.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td style=" background: #97FFFF;">W1/n485_s/COUT</td>
</tr>
<tr>
<td>19.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>W1/n484_s/CIN</td>
</tr>
<tr>
<td>19.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">W1/n484_s/COUT</td>
</tr>
<tr>
<td>19.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>W1/n483_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">W1/n483_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>W1/n482_s/CIN</td>
</tr>
<tr>
<td>19.751</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">W1/n482_s/COUT</td>
</tr>
<tr>
<td>19.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>W1/n481_s/CIN</td>
</tr>
<tr>
<td>19.808</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">W1/n481_s/COUT</td>
</tr>
<tr>
<td>19.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>W1/n480_s/CIN</td>
</tr>
<tr>
<td>19.865</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">W1/n480_s/COUT</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>W1/n479_s/CIN</td>
</tr>
<tr>
<td>19.922</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">W1/n479_s/COUT</td>
</tr>
<tr>
<td>19.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>W1/n478_s/CIN</td>
</tr>
<tr>
<td>19.979</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">W1/n478_s/COUT</td>
</tr>
<tr>
<td>19.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>W1/n477_s/CIN</td>
</tr>
<tr>
<td>20.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">W1/n477_s/COUT</td>
</tr>
<tr>
<td>20.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>W1/n476_s/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">W1/n476_s/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>W1/n475_s/CIN</td>
</tr>
<tr>
<td>20.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">W1/n475_s/COUT</td>
</tr>
<tr>
<td>20.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>W1/n474_s/CIN</td>
</tr>
<tr>
<td>20.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">W1/n474_s/COUT</td>
</tr>
<tr>
<td>20.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>W1/n473_s/CIN</td>
</tr>
<tr>
<td>20.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">W1/n473_s/COUT</td>
</tr>
<tr>
<td>20.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>W1/n472_s/CIN</td>
</tr>
<tr>
<td>20.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">W1/n472_s/COUT</td>
</tr>
<tr>
<td>20.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>W1/n471_s/CIN</td>
</tr>
<tr>
<td>20.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">W1/n471_s/COUT</td>
</tr>
<tr>
<td>20.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>W1/n470_s/CIN</td>
</tr>
<tr>
<td>20.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">W1/n470_s/COUT</td>
</tr>
<tr>
<td>20.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>W1/n469_s/CIN</td>
</tr>
<tr>
<td>20.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">W1/n469_s/COUT</td>
</tr>
<tr>
<td>20.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>W1/n468_s/CIN</td>
</tr>
<tr>
<td>20.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">W1/n468_s/COUT</td>
</tr>
<tr>
<td>20.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>W1/n467_s/CIN</td>
</tr>
<tr>
<td>20.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">W1/n467_s/COUT</td>
</tr>
<tr>
<td>20.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>W1/n466_s/CIN</td>
</tr>
<tr>
<td>20.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">W1/n466_s/COUT</td>
</tr>
<tr>
<td>20.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>W1/n465_s/CIN</td>
</tr>
<tr>
<td>20.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">W1/n465_s/COUT</td>
</tr>
<tr>
<td>23.386</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>W1/tmp2_32_s1/B[32]</td>
</tr>
<tr>
<td>23.668</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp2_32_s1/DOUT[19]</td>
</tr>
<tr>
<td>28.073</td>
<td>4.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">u_arr_264_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>u_arr_264_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>u_arr_264_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.775, 34.087%; route: 16.509, 64.132%; tC2Q: 0.458, 1.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/clock_counter_7_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_7_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/n111_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n111_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/clock_counter_7_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/clock_counter_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>T1/current_byte_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C37[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>T1/n34_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td style=" background: #97FFFF;">T1/n34_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>T1/current_byte_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>T1/current_byte_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>iter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td>iter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C13[0][A]</td>
<td style=" font-weight:bold;">iter_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td>n6619_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td style=" background: #97FFFF;">n6619_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td style=" font-weight:bold;">iter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td>iter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[0][A]</td>
<td>iter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_u_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>i_u_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">i_u_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>n5301_s2/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">n5301_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">i_u_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>i_u_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>i_u_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/clock_counter_1_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_1_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/n117_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n117_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/clock_counter_1_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/clock_counter_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>T1/U/clock_counter_2_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_2_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>T1/U/n116_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n116_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>T1/U/clock_counter_2_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>T1/U/clock_counter_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/clock_counter_3_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_3_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/n115_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n115_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/clock_counter_3_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/clock_counter_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>T1/U/clock_counter_6_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_6_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>T1/U/n112_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n112_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>T1/U/clock_counter_6_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>T1/U/clock_counter_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>T1/current_byte_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C38[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_7_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>T1/n35_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td style=" background: #97FFFF;">T1/n35_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>T1/current_byte_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>T1/current_byte_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>T1/current_byte_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_10_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>T1/n32_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">T1/n32_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>T1/current_byte_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>T1/current_byte_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>T1/current_byte_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_15_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>T1/n27_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" background: #97FFFF;">T1/n27_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>T1/current_byte_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>T1/current_byte_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>T1/current_byte_26_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_26_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>T1/n16_s5/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">T1/n16_s5/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>T1/current_byte_26_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>T1/current_byte_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>T1/current_byte_28_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C40[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_28_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>T1/n14_s3/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">T1/n14_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>T1/current_byte_28_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>T1/current_byte_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>T1/current_byte_29_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_29_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>T1/n13_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">T1/n13_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>T1/current_byte_29_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>T1/current_byte_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>T1/current_byte_30_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C41[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_30_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>T1/n12_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">T1/n12_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>T1/current_byte_30_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>T1/current_byte_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_u_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>i_u_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">i_u_5_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>n5303_s5/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">n5303_s5/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">i_u_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>i_u_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>i_u_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/clock_counter_5_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_5_s3/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/n113_s4/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n113_s4/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/clock_counter_5_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/clock_counter_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>T1/U/counter_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">T1/U/counter_2_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>T1/U/n69_s1/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n69_s1/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">T1/U/counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>T1/U/counter_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>T1/U/counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td>T1/U/counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C44[1][A]</td>
<td style=" font-weight:bold;">T1/U/counter_5_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td>T1/U/n66_s1/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n66_s1/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td style=" font-weight:bold;">T1/U/counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td>T1/U/counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[1][A]</td>
<td>T1/U/counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_6_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>T1/current_byte_6_s6/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>53</td>
<td>R5C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_6_s6/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>T1/current_byte_6_s10/I3</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">T1/current_byte_6_s10/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_6_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>T1/current_byte_6_s6/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>T1/current_byte_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>T1/current_byte_17_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_17_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>T1/n25_s3/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" background: #97FFFF;">T1/n25_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>T1/current_byte_17_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>T1/current_byte_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>T1/current_byte_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C41[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_19_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>T1/n23_s3/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td style=" background: #97FFFF;">T1/n23_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>T1/current_byte_19_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>T1/current_byte_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>T1/current_byte_22_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_22_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>T1/n20_s3/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">T1/n20_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>T1/current_byte_22_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>T1/current_byte_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/transmit_byte_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/transmit_byte_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>T1/transmit_byte_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">T1/transmit_byte_s1/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>T1/n180_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" background: #97FFFF;">T1/n180_s0/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">T1/transmit_byte_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>T1/transmit_byte_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>T1/transmit_byte_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>T1/current_byte_11_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_11_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>T1/n31_s3/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td style=" background: #97FFFF;">T1/n31_s3/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>T1/current_byte_11_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>T1/current_byte_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_638_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_638_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_638_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_636_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_636_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_636_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_632_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_632_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_632_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_624_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_624_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_624_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_608_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_608_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_608_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_576_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_576_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_576_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_512_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_512_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_512_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_360_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_360_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_360_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_104_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_104_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_104_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>du_arr_200_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>du_arr_200_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>du_arr_200_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1321</td>
<td>clk_d</td>
<td>-6.282</td>
<td>0.262</td>
</tr>
<tr>
<td>151</td>
<td>current_byte[2]</td>
<td>-5.362</td>
<td>4.461</td>
</tr>
<tr>
<td>129</td>
<td>n9748_4</td>
<td>-5.769</td>
<td>3.867</td>
</tr>
<tr>
<td>129</td>
<td>n9876_4</td>
<td>-6.223</td>
<td>4.324</td>
</tr>
<tr>
<td>129</td>
<td>n9972_4</td>
<td>-5.857</td>
<td>4.185</td>
</tr>
<tr>
<td>129</td>
<td>n10004_4</td>
<td>-6.141</td>
<td>4.011</td>
</tr>
<tr>
<td>129</td>
<td>n9908_4</td>
<td>-4.898</td>
<td>4.307</td>
</tr>
<tr>
<td>129</td>
<td>n9780_4</td>
<td>-4.892</td>
<td>4.137</td>
</tr>
<tr>
<td>129</td>
<td>n9812_4</td>
<td>-6.054</td>
<td>3.707</td>
</tr>
<tr>
<td>129</td>
<td>n9844_4</td>
<td>-6.023</td>
<td>4.166</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C25</td>
<td>95.83%</td>
</tr>
<tr>
<td>R20C26</td>
<td>93.06%</td>
</tr>
<tr>
<td>R20C27</td>
<td>93.06%</td>
</tr>
<tr>
<td>R14C32</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C23</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C25</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C28</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
