============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Wed Sep  5 18:52:21 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project demo.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/../../src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/mcu.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/pll.v
CMD-004 : start command "import_device ef2_4.db -package EF2M45LG48B"
CMD-005 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.172767s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (101.1%)

CMD-006 : used memory is 138 MB, reserved memory is 97 MB, peak memory is 138 MB
CMD-004 : start command "import_db demo_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.511.
RUN-001 : Import timing constraints
CMD-004 : start command "import_db G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.511.
RUN-001 : Import timing constraints
CMD-004 : start command "bitgen -bit ../../ADC_Demo/TD/project/demo/demo.bit -version 0X00 -128 G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 32
BIT-701 : Init pips completely, net num: 75, pip num: 447
BIT-701 : Generate bitstream completely, there are 131 valid insts, and 1132 bits set as '1'.
BIT-721 ERROR: Cannot open bit file ../../ADC_Demo/TD/project/demo/demo.bit
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/mcu.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/pll.v
CMD-004 : start command "elaborate -top top"
VLG-939 WARNING: port gpio_h2_out remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(35)
VLG-004 : elaborate module top in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(2)
VLG-004 : elaborate module pll in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=12,CLKC0_DIV=5,CLKC1_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=20,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/mcu.v(48)
VLG-004 : elaborate module mcu in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/al_ip/mcu.v(48)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(16)
VIN-1013 WARNING: input port gpio_h2_in is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(35)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(35) / pin "gpio_h2_in"
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(35) / pin "gpio_h3_in"
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(35)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(35)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(46)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/src/top.v(47)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 65/7 useful/useless nets, 35/1 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 10 better
OPT-300 : Optimize round 2
RTL-100 : 64/1 useful/useless nets, 34/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file ../../ADC_Demo/TD/project/demo/demo_rtl.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               2

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 20 -waveform 0 10 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 20000, rise: 0, fall 10000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P22;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P21;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P24;  "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P19;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P18;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P16;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P15;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 7 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 69/0 useful/useless nets, 40/0 useful/useless insts
RTL-100 : Optimize round 1, 2 better
RTL-100 : Optimize round 2
RTL-100 : 69/0 useful/useless nets, 40/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 142/48 useful/useless nets, 65/24 useful/useless insts
CMD-004 : start command "map"
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 237, tnet num: 98, tinst num: 63, tnode num: 474, tedge num: 507.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 56 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 98 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 93/0 useful/useless nets, 64/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 24 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 0 adder to BLE ...
PAK-BLE-302 : Packed 0 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 2 LUT to BLE ...
PAK-BLE-302 : Packed 2 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 24 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (24 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 24 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 24/44 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../ADC_Demo/TD/project/demo/demo_gate.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Utilization Statistics
#lut                    2   out of   4480    0.04%
#reg                   24   out of   4480    0.54%
#le                    26
  #lut only             2   out of     26    7.69%
  #reg only            24   out of     26   92.31%
  #lut&reg              0   out of     26    0.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db ../../ADC_Demo/TD/project/demo/demo_gate.db"
USR-001 ERROR: Cannot open file ../../ADC_Demo/TD/project/demo/demo_gate.db
GUI-001 : export gate_db failed
CMD-004 : start command "start_timer"
RUN-001 : There are total 32 instances
RUN-001 : 10 mslices, 9 lslices, 7 pads, 0 brams, 0 dsps
RUN-001 : There are total 75 nets
RUN-001 : 69 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 170, tnet num: 73, tinst num: 29, tnode num: 222, tedge num: 284.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 30 instances, 19 slices, 1 macros(7 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 73 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.001892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 11157.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.994911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 5952.1, overlap = 0
PLC-004 : Step(2): len = 4648.3, overlap = 0
PLC-004 : Step(3): len = 3036.8, overlap = 0
PLC-004 : Step(4): len = 2549.5, overlap = 0
PLC-004 : Step(5): len = 2547.3, overlap = 0
PLC-004 : Step(6): len = 2464.1, overlap = 0
PLC-004 : Step(7): len = 2612.6, overlap = 0
PLC-004 : Step(8): len = 2703.2, overlap = 0
PLC-004 : Step(9): len = 2434.7, overlap = 0
PLC-004 : Step(10): len = 2510.8, overlap = 0
PLC-004 : Step(11): len = 2079.8, overlap = 0
PLC-004 : Step(12): len = 2033.6, overlap = 0
PLC-004 : Step(13): len = 2022.7, overlap = 0
PLC-004 : Step(14): len = 1997.1, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(15): len = 1929.8, overlap = 0
PLC-004 : Step(16): len = 1934, overlap = 0
PLC-004 : Step(17): len = 1934, overlap = 0
PLC-004 : Step(18): len = 1927.7, overlap = 0
PLC-004 : Step(19): len = 1945.4, overlap = 0
PLC-004 : Step(20): len = 1973.7, overlap = 0
PLC-004 : Step(21): len = 1999.9, overlap = 0
PLC-004 : Step(22): len = 1991.1, overlap = 0
PLC-004 : Step(23): len = 1989.5, overlap = 0
PLC-004 : Step(24): len = 1877.7, overlap = 0
PLC-004 : Step(25): len = 1865.7, overlap = 0
PLC-004 : Step(26): len = 1864, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.00683
PLC-004 : Step(27): len = 1868.8, overlap = 0
PLC-004 : Step(28): len = 1868.8, overlap = 0
PLC-001 : :::2::: Try harder cell spreading with beta_ = 8.01366
PLC-004 : Step(29): len = 1871, overlap = 0
PLC-004 : Step(30): len = 1871, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.35453e-05
PLC-004 : Step(31): len = 1862.6, overlap = 1.75
PLC-004 : Step(32): len = 1883.3, overlap = 1.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 8.70906e-05
PLC-004 : Step(33): len = 1893.4, overlap = 1
PLC-004 : Step(34): len = 1893.4, overlap = 1
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000174181
PLC-004 : Step(35): len = 1919.6, overlap = 1.25
PLC-004 : Step(36): len = 1919.6, overlap = 1.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000348362
PLC-004 : Step(37): len = 1931.2, overlap = 1
PLC-004 : Step(38): len = 1931.2, overlap = 1
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000696725
PLC-004 : Step(39): len = 1948.1, overlap = 0.75
PLC-004 : Step(40): len = 1948.1, overlap = 0.75
PLC-004 : Step(41): len = 1946.5, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(42): len = 1867.8, overlap = 2
PLC-004 : Step(43): len = 1869, overlap = 2
PLC-004 : Step(44): len = 1868.4, overlap = 2
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.35005e-05
PLC-004 : Step(45): len = 1870.9, overlap = 2
PLC-004 : Step(46): len = 1870.9, overlap = 2
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 2108.6, Over = 0
PLC-001 : Final: Len = 2108.6, Over = 0
PLC-001 : Improving timing with driver duplication.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.002095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 32 instances
RUN-001 : 10 mslices, 9 lslices, 7 pads, 0 brams, 0 dsps
RUN-001 : There are total 75 nets
RUN-001 : 69 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 2096, over cnt = 4(0%), over = 4, worst = 1
RTE-302 : len = 2104, over cnt = 3(0%), over = 3, worst = 1
RTE-302 : len = 2104, over cnt = 3(0%), over = 3, worst = 1
RTE-302 : len = 2152, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 73 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.011959s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.4%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 64% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 73% nets. 
RTE-301 : Routed 73% nets. 
RTE-301 : Routed 73% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 :  0.036719s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (127.5%)

RTE-302 : len = 4256, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.005397s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 4256, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.002257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 4272, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 4272
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.045718s wall, 0.998406s user + 0.046800s system = 1.045207s CPU (100.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.105072s wall, 1.060807s user + 0.062400s system = 1.123207s CPU (101.6%)

CMD-006 : used memory is 190 MB, reserved memory is 141 MB, peak memory is 267 MB
CMD-004 : start command "report_area -io_info -file ../../ADC_Demo/TD/project/demo/demo_phy.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Utilization Statistics
#lut                    2   out of   4480    0.04%
#reg                   24   out of   4480    0.54%
#le                    26
  #lut only             2   out of     26    7.69%
  #reg only            24   out of     26   92.31%
  #lut&reg              0   out of     26    0.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db ../../ADC_Demo/TD/project/demo/demo_pr.db"
USR-001 ERROR: Cannot open file ../../ADC_Demo/TD/project/demo/demo_pr.db
GUI-001 : export pr_db failed
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 170, tnet num: 73, tinst num: 29, tnode num: 222, tedge num: 284.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file ../../ADC_Demo/TD/project/demo/demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 73 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-621 ERROR: Cannot open timing report file ../../ADC_Demo/TD/project/demo/demo_phy.timing
CMD-004 : start command "bitgen -bit ../../ADC_Demo/TD/project/demo/demo.bit -version 0X00 -128 G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 32
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 75, pip num: 442
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 131 valid insts, and 1122 bits set as '1'.
BIT-721 ERROR: Cannot open bit file ../../ADC_Demo/TD/project/demo/demo.bit
CMD-004 : start command "clean_project G:/ELF2_SOC_Shanghai/trunk/Demo/ADC_Demo/TD/project/demo/demo.al"
