// Seed: 2463129497
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output wand id_3,
    input wire id_4,
    output supply0 id_5,
    output wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wire id_10,
    output uwire id_11,
    input tri id_12,
    input supply0 id_13,
    output tri0 id_14,
    input tri id_15,
    input wire id_16,
    output uwire id_17,
    output wire id_18,
    output wire id_19,
    input wor id_20,
    input wor id_21,
    output wire id_22,
    input tri id_23,
    input uwire id_24,
    input wor id_25,
    output wire id_26,
    output tri0 id_27,
    input wand id_28,
    input uwire id_29,
    output uwire id_30,
    input wor id_31,
    input wire id_32,
    input wire id_33,
    input wand id_34,
    output supply0 id_35,
    input wire id_36,
    output wor id_37,
    input supply0 id_38,
    input tri1 id_39,
    input tri1 id_40
);
  wire id_42;
endmodule
module module_1 (
    output wand  id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output wor   id_5
    , id_9,
    input  tri0  id_6,
    output tri0  id_7
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_6,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_6,
      id_1,
      id_6,
      id_2,
      id_0,
      id_1,
      id_5,
      id_2,
      id_2,
      id_7,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_4,
      id_5,
      id_2,
      id_3,
      id_6,
      id_4,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_4
  );
  wire id_10;
  ;
  wire id_11;
  assign id_7 = -1;
  assign id_5 = 1;
endmodule
