/* 
   Top CDT CDT Design
   C. Lin
*/

module veto_err_decoder
///
(
// input 
   clk               , // system clock
   in_live           ,
   got_dc_err        ,
   dc_err_bus        ,
     
// output
   is_dc_err     
   
);

input  wire         clk;
input  wire         in_live;
input  wire         got_dc_err;
input  wire [231:0] dc_err_bus;

output reg          is_dc_err;

reg                 dc_done;       

always @(posedge clk)
begin

   if( in_live == 1'b0 )
      begin   
         is_dc_err = 1'b0;
         
         dc_done = 1'b0;
      end

   if( got_dc_err == 1'b1 && dc_done == 1'b0 )
      begin
         if( dc_err_bus == 0 )
            is_dc_err = 1'b0;
         else
            is_dc_err = 1'b1;
         
         dc_done = 1'b1;
      end
   
end

endmodule