\hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825}{}\doxysection{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0\+\_\+arch Architecture Reference}
\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825}\index{design\_with\_logic\_probe\_WDC65C02\_Interface\_0\_0\_arch@{design\_with\_logic\_probe\_WDC65C02\_Interface\_0\_0\_arch}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0\+\_\+arch}}\newline
\doxysubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a81fce0b3dda45315680673363d7d0d73}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a81fce0b3dda45315680673363d7d0d73}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a81fce0b3dda45315680673363d7d0d73}{WDC65\+C02\+\_\+\+Interface}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a1a15755bdd98a28b3b8fa0b4c581cb22}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a1a15755bdd98a28b3b8fa0b4c581cb22}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a1a15755bdd98a28b3b8fa0b4c581cb22}{Downgrade\+IPIdentified\+Warnings}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_afa1c200c6dca16e6bad8427cf90cab30}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_afa1c200c6dca16e6bad8427cf90cab30}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_afa1c200c6dca16e6bad8427cf90cab30}{Downgrade\+IPIdentified\+Warnings}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} yes "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a10fa111e43e6f41d4776b45877cd934a}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a10fa111e43e6f41d4776b45877cd934a}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a10fa111e43e6f41d4776b45877cd934a}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a97f5e984755817912f4c108d47ed6f94}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a97f5e984755817912f4c108d47ed6f94}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a97f5e984755817912f4c108d47ed6f94}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a274fa7158fd67e9bb49b758c92d92c60}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a274fa7158fd67e9bb49b758c92d92c60}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a274fa7158fd67e9bb49b758c92d92c60}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME CLOCK ,  ASSOCIATED\_RESET RESET ,  FREQ\_HZ 100000000 ,  FREQ\_TOLERANCE\_HZ 0 ,  PHASE 0.0 ,  CLK\_DOMAIN design\_with\_logic\_probe\_CLOCK ,  INSERT\_VIP 0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_adae4053f430457558a4de412004a3f84}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_adae4053f430457558a4de412004a3f84}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_adae4053f430457558a4de412004a3f84}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : clock : 1.0 CLOCK CLK "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a7b56adf2f0385e19b4ccc9cadecf34ed}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a7b56adf2f0385e19b4ccc9cadecf34ed}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a7b56adf2f0385e19b4ccc9cadecf34ed}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME RESET ,  POLARITY ACTIVE\_LOW ,  INSERT\_VIP 0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_af35c1dc741ed1fb38bf2c01b67fd1d53}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_af35c1dc741ed1fb38bf2c01b67fd1d53}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_af35c1dc741ed1fb38bf2c01b67fd1d53}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : reset : 1.0 RESET RST "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ad3fc8133de7437afaacbd57fbdddc8b4}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ad3fc8133de7437afaacbd57fbdddc8b4}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ad3fc8133de7437afaacbd57fbdddc8b4}{X\+\_\+\+CORE\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a60647f7c368b87da3114b4691b4af0a3}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a60647f7c368b87da3114b4691b4af0a3}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a60647f7c368b87da3114b4691b4af0a3}{X\+\_\+\+CORE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} WDC65C02\_Interface , Vivado 2023.2 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a8e82cc7fcc639897e7bd64b24b7a7303}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a8e82cc7fcc639897e7bd64b24b7a7303}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a8e82cc7fcc639897e7bd64b24b7a7303}{CHECK\+\_\+\+LICENSE\+\_\+\+TYPE}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ac0308d607548fef458e84f250061523e}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ac0308d607548fef458e84f250061523e}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ac0308d607548fef458e84f250061523e}{CHECK\+\_\+\+LICENSE\+\_\+\+TYPE}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} design\_with\_logic\_probe\_WDC65C02\_Interface\_0\_0 , WDC65C02\_Interface , \{\} "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a2eedd43888bf270798c80be50385eee2}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a2eedd43888bf270798c80be50385eee2}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a2eedd43888bf270798c80be50385eee2}{CORE\+\_\+\+GENERATION\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_aaf91261477a4c0ad711af6c02122fa49}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_aaf91261477a4c0ad711af6c02122fa49}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_aaf91261477a4c0ad711af6c02122fa49}{CORE\+\_\+\+GENERATION\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} design\_with\_logic\_probe\_WDC65C02\_Interface\_0\_0 , WDC65C02\_Interface , \{x\_ipProduct = Vivado 2023.2 , x\_ipVendor = xilinx.com , x\_ipLibrary = module\_ref , x\_ipName = WDC65C02\_Interface , x\_ipVersion = 1.0 , x\_ipCoreRevision = 1 , x\_ipLanguage = VHDL , x\_ipSimLanguage = MIXED\} "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a6e1131c2396c8ddf4c65ec2556ecf2f0}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a6e1131c2396c8ddf4c65ec2556ecf2f0}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a6e1131c2396c8ddf4c65ec2556ecf2f0}{IP\+\_\+\+DEFINITION\+\_\+\+SOURCE}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a7c3024d96ac4b55be87c8344553a9728}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a7c3024d96ac4b55be87c8344553a9728}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_a7c3024d96ac4b55be87c8344553a9728}{IP\+\_\+\+DEFINITION\+\_\+\+SOURCE}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} module\_ref "{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ae060ce5868d35ef17bcb6e832da03be9}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ae060ce5868d35ef17bcb6e832da03be9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ae060ce5868d35ef17bcb6e832da03be9}{u0}}  {\bfseries WDC65\+C02\+\_\+\+Interface}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ae060ce5868d35ef17bcb6e832da03be9}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ae060ce5868d35ef17bcb6e832da03be9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825_ae060ce5868d35ef17bcb6e832da03be9}{u0}}  {\bfseries WDC65\+C02\+\_\+\+Interface}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0.\+vhd\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0/synth/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0.\+vhd\end{DoxyCompactItemize}
