Coverage Report by instance with details

=================================================================================
=== Instance: /SPI_slave_package
=== Design Unit: work.SPI_slave_package
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         10        na        na        na
            Covergroup Bins        653       653         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_package/SPI_class/SPI_Wrapper        100.00%        100          -    Covered              
    covered/total bins:                                   653        653          -                      
    missing/total bins:                                     0        653          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Address                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Send_Address_Data                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Recieving_Data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data_out                               100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Sending_Address                             100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Sending_Data                                100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Receiving                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_package::SPI_class::SPI_Wrapper  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   653        653          -                      
    missing/total bins:                                     0        653          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin reset_asserted                               1302          1          -    Covered              
        bin reset_disable                               77927          1          -    Covered              
    Coverpoint Address                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    1224          1          -    Covered              
        bin auto[4:7]                                    1224          1          -    Covered              
        bin auto[8:11]                                   1278          1          -    Covered              
        bin auto[12:15]                                  1215          1          -    Covered              
        bin auto[16:19]                                  1224          1          -    Covered              
        bin auto[20:23]                                  1224          1          -    Covered              
        bin auto[24:27]                                  1224          1          -    Covered              
        bin auto[28:31]                                  1278          1          -    Covered              
        bin auto[32:35]                                  1224          1          -    Covered              
        bin auto[36:39]                                  1224          1          -    Covered              
        bin auto[40:43]                                  1278          1          -    Covered              
        bin auto[44:47]                                  1215          1          -    Covered              
        bin auto[48:51]                                  1278          1          -    Covered              
        bin auto[52:55]                                  1224          1          -    Covered              
        bin auto[56:59]                                  1303          1          -    Covered              
        bin auto[60:63]                                  1215          1          -    Covered              
        bin auto[64:67]                                   918          1          -    Covered              
        bin auto[68:71]                                  1215          1          -    Covered              
        bin auto[72:75]                                  1215          1          -    Covered              
        bin auto[76:79]                                  1386          1          -    Covered              
        bin auto[80:83]                                  1278          1          -    Covered              
        bin auto[84:87]                                  1224          1          -    Covered              
        bin auto[88:91]                                  1224          1          -    Covered              
        bin auto[92:95]                                  1215          1          -    Covered              
        bin auto[96:99]                                  1224          1          -    Covered              
        bin auto[100:103]                                1224          1          -    Covered              
        bin auto[104:107]                                1224          1          -    Covered              
        bin auto[108:111]                                1224          1          -    Covered              
        bin auto[112:115]                                1215          1          -    Covered              
        bin auto[116:119]                                1278          1          -    Covered              
        bin auto[120:123]                                1224          1          -    Covered              
        bin auto[124:127]                                1215          1          -    Covered              
        bin auto[128:131]                                1206          1          -    Covered              
        bin auto[132:135]                                1224          1          -    Covered              
        bin auto[136:139]                                1224          1          -    Covered              
        bin auto[140:143]                                1332          1          -    Covered              
        bin auto[144:147]                                1215          1          -    Covered              
        bin auto[148:151]                                1278          1          -    Covered              
        bin auto[152:155]                                1278          1          -    Covered              
        bin auto[156:159]                                1224          1          -    Covered              
        bin auto[160:163]                                1224          1          -    Covered              
        bin auto[164:167]                                1278          1          -    Covered              
        bin auto[168:171]                                1278          1          -    Covered              
        bin auto[172:175]                                1215          1          -    Covered              
        bin auto[176:179]                                1224          1          -    Covered              
        bin auto[180:183]                                1224          1          -    Covered              
        bin auto[184:187]                                1224          1          -    Covered              
        bin auto[188:191]                                1278          1          -    Covered              
        bin auto[192:195]                                1224          1          -    Covered              
        bin auto[196:199]                                1278          1          -    Covered              
        bin auto[200:203]                                1332          1          -    Covered              
        bin auto[204:207]                                1278          1          -    Covered              
        bin auto[208:211]                                1224          1          -    Covered              
        bin auto[212:215]                                1224          1          -    Covered              
        bin auto[216:219]                                1260          1          -    Covered              
        bin auto[220:223]                                1215          1          -    Covered              
        bin auto[224:227]                                1269          1          -    Covered              
        bin auto[228:231]                                1224          1          -    Covered              
        bin auto[232:235]                                1215          1          -    Covered              
        bin auto[236:239]                                1269          1          -    Covered              
        bin auto[240:243]                                1215          1          -    Covered              
        bin auto[244:247]                                1269          1          -    Covered              
        bin auto[248:251]                                1224          1          -    Covered              
        bin auto[252:255]                                1224          1          -    Covered              
    Coverpoint Data                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    1215          1          -    Covered              
        bin auto[4:7]                                    1269          1          -    Covered              
        bin auto[8:11]                                   1278          1          -    Covered              
        bin auto[12:15]                                  1224          1          -    Covered              
        bin auto[16:19]                                  1215          1          -    Covered              
        bin auto[20:23]                                  1224          1          -    Covered              
        bin auto[24:27]                                  1269          1          -    Covered              
        bin auto[28:31]                                  1224          1          -    Covered              
        bin auto[32:35]                                   918          1          -    Covered              
        bin auto[36:39]                                  1224          1          -    Covered              
        bin auto[40:43]                                  1215          1          -    Covered              
        bin auto[44:47]                                  1278          1          -    Covered              
        bin auto[48:51]                                  1224          1          -    Covered              
        bin auto[52:55]                                  1278          1          -    Covered              
        bin auto[56:59]                                  1269          1          -    Covered              
        bin auto[60:63]                                  1260          1          -    Covered              
        bin auto[64:67]                                  1278          1          -    Covered              
        bin auto[68:71]                                  1224          1          -    Covered              
        bin auto[72:75]                                  1228          1          -    Covered              
        bin auto[76:79]                                  1224          1          -    Covered              
        bin auto[80:83]                                  1269          1          -    Covered              
        bin auto[84:87]                                  1224          1          -    Covered              
        bin auto[88:91]                                  1224          1          -    Covered              
        bin auto[92:95]                                  1224          1          -    Covered              
        bin auto[96:99]                                  1278          1          -    Covered              
        bin auto[100:103]                                1215          1          -    Covered              
        bin auto[104:107]                                1265          1          -    Covered              
        bin auto[108:111]                                1224          1          -    Covered              
        bin auto[112:115]                                1224          1          -    Covered              
        bin auto[116:119]                                1224          1          -    Covered              
        bin auto[120:123]                                1269          1          -    Covered              
        bin auto[124:127]                                1224          1          -    Covered              
        bin auto[128:131]                                1224          1          -    Covered              
        bin auto[132:135]                                1224          1          -    Covered              
        bin auto[136:139]                                1224          1          -    Covered              
        bin auto[140:143]                                1215          1          -    Covered              
        bin auto[144:147]                                1224          1          -    Covered              
        bin auto[148:151]                                1215          1          -    Covered              
        bin auto[152:155]                                1269          1          -    Covered              
        bin auto[156:159]                                1224          1          -    Covered              
        bin auto[160:163]                                1278          1          -    Covered              
        bin auto[164:167]                                1278          1          -    Covered              
        bin auto[168:171]                                1332          1          -    Covered              
        bin auto[172:175]                                1211          1          -    Covered              
        bin auto[176:179]                                1215          1          -    Covered              
        bin auto[180:183]                                1224          1          -    Covered              
        bin auto[184:187]                                1278          1          -    Covered              
        bin auto[188:191]                                1215          1          -    Covered              
        bin auto[192:195]                                1224          1          -    Covered              
        bin auto[196:199]                                1240          1          -    Covered              
        bin auto[200:203]                                1224          1          -    Covered              
        bin auto[204:207]                                1332          1          -    Covered              
        bin auto[208:211]                                1278          1          -    Covered              
        bin auto[212:215]                                1215          1          -    Covered              
        bin auto[216:219]                                1224          1          -    Covered              
        bin auto[220:223]                                1224          1          -    Covered              
        bin auto[224:227]                                1224          1          -    Covered              
        bin auto[228:231]                                1224          1          -    Covered              
        bin auto[232:235]                                1215          1          -    Covered              
        bin auto[236:239]                                1224          1          -    Covered              
        bin auto[240:243]                                1278          1          -    Covered              
        bin auto[244:247]                                1278          1          -    Covered              
        bin auto[248:251]                                1224          1          -    Covered              
        bin auto[252:255]                                1332          1          -    Covered              
    Coverpoint Opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_complete                             1305          1          -    Covered              
        bin invalid_0                                       1          1          -    Covered              
        bin invalid_2                                     705          1          -    Covered              
        bin invalid_3                                     295          1          -    Covered              
        bin repeat_writing                                600          1          -    Covered              
        bin repeat_reading                                295          1          -    Covered              
        bin reading_complete                             1000          1          -    Covered              
    Coverpoint Send_Address_Data                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_add                                 16835          1          -    Covered              
        bin writing_add                                 23403          1          -    Covered              
        bin writing_data                                16965          1          -    Covered              
    Coverpoint Recieving_Data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_data                                22026          1          -    Covered              
    Coverpoint Data_out                               100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                     958          1          -    Covered              
        bin auto[4:7]                                     954          1          -    Covered              
        bin auto[8:11]                                    998          1          -    Covered              
        bin auto[12:15]                                  1020          1          -    Covered              
        bin auto[16:19]                                   943          1          -    Covered              
        bin auto[20:23]                                   991          1          -    Covered              
        bin auto[24:27]                                   972          1          -    Covered              
        bin auto[28:31]                                   997          1          -    Covered              
        bin auto[32:35]                                   790          1          -    Covered              
        bin auto[36:39]                                   995          1          -    Covered              
        bin auto[40:43]                                   949          1          -    Covered              
        bin auto[44:47]                                  1004          1          -    Covered              
        bin auto[48:51]                                  1004          1          -    Covered              
        bin auto[52:55]                                  1003          1          -    Covered              
        bin auto[56:59]                                   926          1          -    Covered              
        bin auto[60:63]                                   899          1          -    Covered              
        bin auto[64:67]                                  1002          1          -    Covered              
        bin auto[68:71]                                   992          1          -    Covered              
        bin auto[72:75]                                   958          1          -    Covered              
        bin auto[76:79]                                   974          1          -    Covered              
        bin auto[80:83]                                   934          1          -    Covered              
        bin auto[84:87]                                  1019          1          -    Covered              
        bin auto[88:91]                                  1038          1          -    Covered              
        bin auto[92:95]                                  1001          1          -    Covered              
        bin auto[96:99]                                  1020          1          -    Covered              
        bin auto[100:103]                                 947          1          -    Covered              
        bin auto[104:107]                                 964          1          -    Covered              
        bin auto[108:111]                                1020          1          -    Covered              
        bin auto[112:115]                                 990          1          -    Covered              
        bin auto[116:119]                                1005          1          -    Covered              
        bin auto[120:123]                                 962          1          -    Covered              
        bin auto[124:127]                                1006          1          -    Covered              
        bin auto[128:131]                                1009          1          -    Covered              
        bin auto[132:135]                                1009          1          -    Covered              
        bin auto[136:139]                                 991          1          -    Covered              
        bin auto[140:143]                                 949          1          -    Covered              
        bin auto[144:147]                                1007          1          -    Covered              
        bin auto[148:151]                                 962          1          -    Covered              
        bin auto[152:155]                                 925          1          -    Covered              
        bin auto[156:159]                                 993          1          -    Covered              
        bin auto[160:163]                                 984          1          -    Covered              
        bin auto[164:167]                                 992          1          -    Covered              
        bin auto[168:171]                                1004          1          -    Covered              
        bin auto[172:175]                                1048          1          -    Covered              
        bin auto[176:179]                                 963          1          -    Covered              
        bin auto[180:183]                                1008          1          -    Covered              
        bin auto[184:187]                                1014          1          -    Covered              
        bin auto[188:191]                                 959          1          -    Covered              
        bin auto[192:195]                               17203          1          -    Covered              
        bin auto[196:199]                                 948          1          -    Covered              
        bin auto[200:203]                                1011          1          -    Covered              
        bin auto[204:207]                                 999          1          -    Covered              
        bin auto[208:211]                                 987          1          -    Covered              
        bin auto[212:215]                                 964          1          -    Covered              
        bin auto[216:219]                                 988          1          -    Covered              
        bin auto[220:223]                                1027          1          -    Covered              
        bin auto[224:227]                                 999          1          -    Covered              
        bin auto[228:231]                                1008          1          -    Covered              
        bin auto[232:235]                                 961          1          -    Covered              
        bin auto[236:239]                                 995          1          -    Covered              
        bin auto[240:243]                                1017          1          -    Covered              
        bin auto[244:247]                                1006          1          -    Covered              
        bin auto[248:251]                                1006          1          -    Covered              
        bin auto[252:255]                                 995          1          -    Covered              
    Cross Sending_Address                             100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_data,auto[252:255]>              247          1          -    Covered              
            bin <writing_data,auto[248:251]>              247          1          -    Covered              
            bin <writing_data,auto[244:247]>              286          1          -    Covered              
            bin <writing_data,auto[240:243]>              260          1          -    Covered              
            bin <writing_data,auto[236:239]>              299          1          -    Covered              
            bin <writing_data,auto[232:235]>              260          1          -    Covered              
            bin <writing_data,auto[228:231]>              260          1          -    Covered              
            bin <writing_data,auto[224:227]>              299          1          -    Covered              
            bin <writing_data,auto[220:223]>              273          1          -    Covered              
            bin <writing_data,auto[216:219]>              312          1          -    Covered              
            bin <writing_data,auto[212:215]>              234          1          -    Covered              
            bin <writing_data,auto[208:211]>              234          1          -    Covered              
            bin <writing_data,auto[204:207]>              286          1          -    Covered              
            bin <writing_data,auto[200:203]>              299          1          -    Covered              
            bin <writing_data,auto[196:199]>              273          1          -    Covered              
            bin <writing_data,auto[192:195]>              260          1          -    Covered              
            bin <writing_data,auto[188:191]>              260          1          -    Covered              
            bin <writing_data,auto[184:187]>              234          1          -    Covered              
            bin <writing_data,auto[180:183]>              247          1          -    Covered              
            bin <writing_data,auto[176:179]>              247          1          -    Covered              
            bin <writing_data,auto[172:175]>              273          1          -    Covered              
            bin <writing_data,auto[168:171]>              286          1          -    Covered              
            bin <writing_data,auto[164:167]>              286          1          -    Covered              
            bin <writing_data,auto[160:163]>              260          1          -    Covered              
            bin <writing_data,auto[156:159]>              260          1          -    Covered              
            bin <writing_data,auto[152:155]>              286          1          -    Covered              
            bin <writing_data,auto[148:151]>              273          1          -    Covered              
            bin <writing_data,auto[144:147]>              260          1          -    Covered              
            bin <writing_data,auto[140:143]>              286          1          -    Covered              
            bin <writing_data,auto[136:139]>              260          1          -    Covered              
            bin <writing_data,auto[132:135]>              247          1          -    Covered              
            bin <writing_data,auto[128:131]>              286          1          -    Covered              
            bin <writing_data,auto[124:127]>              273          1          -    Covered              
            bin <writing_data,auto[120:123]>              234          1          -    Covered              
            bin <writing_data,auto[116:119]>              273          1          -    Covered              
            bin <writing_data,auto[112:115]>              260          1          -    Covered              
            bin <writing_data,auto[108:111]>              260          1          -    Covered              
            bin <writing_data,auto[104:107]>              260          1          -    Covered              
            bin <writing_data,auto[100:103]>              260          1          -    Covered              
            bin <writing_data,auto[96:99]>                247          1          -    Covered              
            bin <writing_data,auto[92:95]>                273          1          -    Covered              
            bin <writing_data,auto[88:91]>                260          1          -    Covered              
            bin <writing_data,auto[84:87]>                247          1          -    Covered              
            bin <writing_data,auto[80:83]>                273          1          -    Covered              
            bin <writing_data,auto[76:79]>                338          1          -    Covered              
            bin <writing_data,auto[72:75]>                247          1          -    Covered              
            bin <writing_data,auto[68:71]>                273          1          -    Covered              
            bin <writing_data,auto[64:67]>                182          1          -    Covered              
            bin <writing_data,auto[60:63]>                273          1          -    Covered              
            bin <writing_data,auto[56:59]>                273          1          -    Covered              
            bin <writing_data,auto[52:55]>                260          1          -    Covered              
            bin <writing_data,auto[48:51]>                286          1          -    Covered              
            bin <writing_data,auto[44:47]>                273          1          -    Covered              
            bin <writing_data,auto[40:43]>                286          1          -    Covered              
            bin <writing_data,auto[36:39]>                260          1          -    Covered              
            bin <writing_data,auto[32:35]>                247          1          -    Covered              
            bin <writing_data,auto[28:31]>                286          1          -    Covered              
            bin <writing_data,auto[24:27]>                247          1          -    Covered              
            bin <writing_data,auto[20:23]>                247          1          -    Covered              
            bin <writing_data,auto[16:19]>                260          1          -    Covered              
            bin <writing_data,auto[12:15]>                260          1          -    Covered              
            bin <writing_data,auto[8:11]>                 260          1          -    Covered              
            bin <writing_data,auto[4:7]>                  260          1          -    Covered              
            bin <writing_data,auto[0:3]>                  247          1          -    Covered              
            bin <writing_add,auto[252:255]>               352          1          -    Covered              
            bin <writing_add,auto[248:251]>               352          1          -    Covered              
            bin <writing_add,auto[244:247]>               393          1          -    Covered              
            bin <writing_add,auto[240:243]>               365          1          -    Covered              
            bin <writing_add,auto[236:239]>               393          1          -    Covered              
            bin <writing_add,auto[232:235]>               365          1          -    Covered              
            bin <writing_add,auto[228:231]>               352          1          -    Covered              
            bin <writing_add,auto[224:227]>               393          1          -    Covered              
            bin <writing_add,auto[220:223]>               365          1          -    Covered              
            bin <writing_add,auto[216:219]>               406          1          -    Covered              
            bin <writing_add,auto[212:215]>               352          1          -    Covered              
            bin <writing_add,auto[208:211]>               352          1          -    Covered              
            bin <writing_add,auto[204:207]>               380          1          -    Covered              
            bin <writing_add,auto[200:203]>               408          1          -    Covered              
            bin <writing_add,auto[196:199]>               380          1          -    Covered              
            bin <writing_add,auto[192:195]>               352          1          -    Covered              
            bin <writing_add,auto[188:191]>               380          1          -    Covered              
            bin <writing_add,auto[184:187]>               352          1          -    Covered              
            bin <writing_add,auto[180:183]>               352          1          -    Covered              
            bin <writing_add,auto[176:179]>               352          1          -    Covered              
            bin <writing_add,auto[172:175]>               365          1          -    Covered              
            bin <writing_add,auto[168:171]>               380          1          -    Covered              
            bin <writing_add,auto[164:167]>               380          1          -    Covered              
            bin <writing_add,auto[160:163]>               352          1          -    Covered              
            bin <writing_add,auto[156:159]>               352          1          -    Covered              
            bin <writing_add,auto[152:155]>               380          1          -    Covered              
            bin <writing_add,auto[148:151]>               380          1          -    Covered              
            bin <writing_add,auto[144:147]>               365          1          -    Covered              
            bin <writing_add,auto[140:143]>               408          1          -    Covered              
            bin <writing_add,auto[136:139]>               352          1          -    Covered              
            bin <writing_add,auto[132:135]>               352          1          -    Covered              
            bin <writing_add,auto[128:131]>               378          1          -    Covered              
            bin <writing_add,auto[124:127]>               365          1          -    Covered              
            bin <writing_add,auto[120:123]>               352          1          -    Covered              
            bin <writing_add,auto[116:119]>               380          1          -    Covered              
            bin <writing_add,auto[112:115]>               365          1          -    Covered              
            bin <writing_add,auto[108:111]>               352          1          -    Covered              
            bin <writing_add,auto[104:107]>               352          1          -    Covered              
            bin <writing_add,auto[100:103]>               352          1          -    Covered              
            bin <writing_add,auto[96:99]>                 352          1          -    Covered              
            bin <writing_add,auto[92:95]>                 365          1          -    Covered              
            bin <writing_add,auto[88:91]>                 352          1          -    Covered              
            bin <writing_add,auto[84:87]>                 352          1          -    Covered              
            bin <writing_add,auto[80:83]>                 380          1          -    Covered              
            bin <writing_add,auto[76:79]>                 436          1          -    Covered              
            bin <writing_add,auto[72:75]>                 365          1          -    Covered              
            bin <writing_add,auto[68:71]>                 365          1          -    Covered              
            bin <writing_add,auto[64:67]>                 264          1          -    Covered              
            bin <writing_add,auto[60:63]>                 365          1          -    Covered              
            bin <writing_add,auto[56:59]>                 379          1          -    Covered              
            bin <writing_add,auto[52:55]>                 352          1          -    Covered              
            bin <writing_add,auto[48:51]>                 380          1          -    Covered              
            bin <writing_add,auto[44:47]>                 365          1          -    Covered              
            bin <writing_add,auto[40:43]>                 380          1          -    Covered              
            bin <writing_add,auto[36:39]>                 352          1          -    Covered              
            bin <writing_add,auto[32:35]>                 352          1          -    Covered              
            bin <writing_add,auto[28:31]>                 380          1          -    Covered              
            bin <writing_add,auto[24:27]>                 352          1          -    Covered              
            bin <writing_add,auto[20:23]>                 352          1          -    Covered              
            bin <writing_add,auto[16:19]>                 352          1          -    Covered              
            bin <writing_add,auto[12:15]>                 365          1          -    Covered              
            bin <writing_add,auto[8:11]>                  380          1          -    Covered              
            bin <writing_add,auto[4:7]>                   352          1          -    Covered              
            bin <writing_add,auto[0:3]>                   352          1          -    Covered              
            bin <reading_add,auto[252:255]>               273          1          -    Covered              
            bin <reading_add,auto[248:251]>               273          1          -    Covered              
            bin <reading_add,auto[244:247]>               260          1          -    Covered              
            bin <reading_add,auto[240:243]>               260          1          -    Covered              
            bin <reading_add,auto[236:239]>               247          1          -    Covered              
            bin <reading_add,auto[232:235]>               260          1          -    Covered              
            bin <reading_add,auto[228:231]>               260          1          -    Covered              
            bin <reading_add,auto[224:227]>               247          1          -    Covered              
            bin <reading_add,auto[220:223]>               247          1          -    Covered              
            bin <reading_add,auto[216:219]>               234          1          -    Covered              
            bin <reading_add,auto[212:215]>               286          1          -    Covered              
            bin <reading_add,auto[208:211]>               286          1          -    Covered              
            bin <reading_add,auto[204:207]>               260          1          -    Covered              
            bin <reading_add,auto[200:203]>               273          1          -    Covered              
            bin <reading_add,auto[196:199]>               273          1          -    Covered              
            bin <reading_add,auto[192:195]>               260          1          -    Covered              
            bin <reading_add,auto[188:191]>               286          1          -    Covered              
            bin <reading_add,auto[184:187]>               286          1          -    Covered              
            bin <reading_add,auto[180:183]>               273          1          -    Covered              
            bin <reading_add,auto[176:179]>               273          1          -    Covered              
            bin <reading_add,auto[172:175]>               247          1          -    Covered              
            bin <reading_add,auto[168:171]>               260          1          -    Covered              
            bin <reading_add,auto[164:167]>               260          1          -    Covered              
            bin <reading_add,auto[160:163]>               260          1          -    Covered              
            bin <reading_add,auto[156:159]>               260          1          -    Covered              
            bin <reading_add,auto[152:155]>               260          1          -    Covered              
            bin <reading_add,auto[148:151]>               273          1          -    Covered              
            bin <reading_add,auto[144:147]>               260          1          -    Covered              
            bin <reading_add,auto[140:143]>               286          1          -    Covered              
            bin <reading_add,auto[136:139]>               260          1          -    Covered              
            bin <reading_add,auto[132:135]>               273          1          -    Covered              
            bin <reading_add,auto[128:131]>               234          1          -    Covered              
            bin <reading_add,auto[124:127]>               247          1          -    Covered              
            bin <reading_add,auto[120:123]>               286          1          -    Covered              
            bin <reading_add,auto[116:119]>               273          1          -    Covered              
            bin <reading_add,auto[112:115]>               260          1          -    Covered              
            bin <reading_add,auto[108:111]>               260          1          -    Covered              
            bin <reading_add,auto[104:107]>               260          1          -    Covered              
            bin <reading_add,auto[100:103]>               260          1          -    Covered              
            bin <reading_add,auto[96:99]>                 273          1          -    Covered              
            bin <reading_add,auto[92:95]>                 247          1          -    Covered              
            bin <reading_add,auto[88:91]>                 260          1          -    Covered              
            bin <reading_add,auto[84:87]>                 273          1          -    Covered              
            bin <reading_add,auto[80:83]>                 273          1          -    Covered              
            bin <reading_add,auto[76:79]>                 260          1          -    Covered              
            bin <reading_add,auto[72:75]>                 273          1          -    Covered              
            bin <reading_add,auto[68:71]>                 247          1          -    Covered              
            bin <reading_add,auto[64:67]>                 208          1          -    Covered              
            bin <reading_add,auto[60:63]>                 247          1          -    Covered              
            bin <reading_add,auto[56:59]>                 273          1          -    Covered              
            bin <reading_add,auto[52:55]>                 260          1          -    Covered              
            bin <reading_add,auto[48:51]>                 260          1          -    Covered              
            bin <reading_add,auto[44:47]>                 247          1          -    Covered              
            bin <reading_add,auto[40:43]>                 260          1          -    Covered              
            bin <reading_add,auto[36:39]>                 260          1          -    Covered              
            bin <reading_add,auto[32:35]>                 273          1          -    Covered              
            bin <reading_add,auto[28:31]>                 260          1          -    Covered              
            bin <reading_add,auto[24:27]>                 273          1          -    Covered              
            bin <reading_add,auto[20:23]>                 273          1          -    Covered              
            bin <reading_add,auto[16:19]>                 260          1          -    Covered              
            bin <reading_add,auto[12:15]>                 260          1          -    Covered              
            bin <reading_add,auto[8:11]>                  286          1          -    Covered              
            bin <reading_add,auto[4:7]>                   260          1          -    Covered              
            bin <reading_add,auto[0:3]>                   273          1          -    Covered              
    Cross Sending_Data                                100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_data,auto[252:255]>              299          1          -    Covered              
            bin <writing_data,auto[248:251]>              247          1          -    Covered              
            bin <writing_data,auto[244:247]>              286          1          -    Covered              
            bin <writing_data,auto[240:243]>              273          1          -    Covered              
            bin <writing_data,auto[236:239]>              247          1          -    Covered              
            bin <writing_data,auto[232:235]>              273          1          -    Covered              
            bin <writing_data,auto[228:231]>              234          1          -    Covered              
            bin <writing_data,auto[224:227]>              247          1          -    Covered              
            bin <writing_data,auto[220:223]>              260          1          -    Covered              
            bin <writing_data,auto[216:219]>              247          1          -    Covered              
            bin <writing_data,auto[212:215]>              260          1          -    Covered              
            bin <writing_data,auto[208:211]>              286          1          -    Covered              
            bin <writing_data,auto[204:207]>              312          1          -    Covered              
            bin <writing_data,auto[200:203]>              247          1          -    Covered              
            bin <writing_data,auto[196:199]>              273          1          -    Covered              
            bin <writing_data,auto[192:195]>              247          1          -    Covered              
            bin <writing_data,auto[188:191]>              260          1          -    Covered              
            bin <writing_data,auto[184:187]>              273          1          -    Covered              
            bin <writing_data,auto[180:183]>              247          1          -    Covered              
            bin <writing_data,auto[176:179]>              273          1          -    Covered              
            bin <writing_data,auto[172:175]>              248          1          -    Covered              
            bin <writing_data,auto[168:171]>              312          1          -    Covered              
            bin <writing_data,auto[164:167]>              286          1          -    Covered              
            bin <writing_data,auto[160:163]>              273          1          -    Covered              
            bin <writing_data,auto[156:159]>              260          1          -    Covered              
            bin <writing_data,auto[152:155]>              299          1          -    Covered              
            bin <writing_data,auto[148:151]>              273          1          -    Covered              
            bin <writing_data,auto[144:147]>              247          1          -    Covered              
            bin <writing_data,auto[140:143]>              260          1          -    Covered              
            bin <writing_data,auto[136:139]>              247          1          -    Covered              
            bin <writing_data,auto[132:135]>              234          1          -    Covered              
            bin <writing_data,auto[128:131]>              247          1          -    Covered              
            bin <writing_data,auto[124:127]>              260          1          -    Covered              
            bin <writing_data,auto[120:123]>              286          1          -    Covered              
            bin <writing_data,auto[116:119]>              260          1          -    Covered              
            bin <writing_data,auto[112:115]>              247          1          -    Covered              
            bin <writing_data,auto[108:111]>              260          1          -    Covered              
            bin <writing_data,auto[104:107]>              272          1          -    Covered              
            bin <writing_data,auto[100:103]>              273          1          -    Covered              
            bin <writing_data,auto[96:99]>                286          1          -    Covered              
            bin <writing_data,auto[92:95]>                247          1          -    Covered              
            bin <writing_data,auto[88:91]>                234          1          -    Covered              
            bin <writing_data,auto[84:87]>                260          1          -    Covered              
            bin <writing_data,auto[80:83]>                286          1          -    Covered              
            bin <writing_data,auto[76:79]>                260          1          -    Covered              
            bin <writing_data,auto[72:75]>                259          1          -    Covered              
            bin <writing_data,auto[68:71]>                260          1          -    Covered              
            bin <writing_data,auto[64:67]>                286          1          -    Covered              
            bin <writing_data,auto[60:63]>                312          1          -    Covered              
            bin <writing_data,auto[56:59]>                286          1          -    Covered              
            bin <writing_data,auto[52:55]>                273          1          -    Covered              
            bin <writing_data,auto[48:51]>                260          1          -    Covered              
            bin <writing_data,auto[44:47]>                260          1          -    Covered              
            bin <writing_data,auto[40:43]>                273          1          -    Covered              
            bin <writing_data,auto[36:39]>                260          1          -    Covered              
            bin <writing_data,auto[32:35]>                195          1          -    Covered              
            bin <writing_data,auto[28:31]>                260          1          -    Covered              
            bin <writing_data,auto[24:27]>                299          1          -    Covered              
            bin <writing_data,auto[20:23]>                260          1          -    Covered              
            bin <writing_data,auto[16:19]>                247          1          -    Covered              
            bin <writing_data,auto[12:15]>                234          1          -    Covered              
            bin <writing_data,auto[8:11]>                 273          1          -    Covered              
            bin <writing_data,auto[4:7]>                  299          1          -    Covered              
            bin <writing_data,auto[0:3]>                  260          1          -    Covered              
            bin <writing_add,auto[252:255]>               408          1          -    Covered              
            bin <writing_add,auto[248:251]>               352          1          -    Covered              
            bin <writing_add,auto[244:247]>               380          1          -    Covered              
            bin <writing_add,auto[240:243]>               380          1          -    Covered              
            bin <writing_add,auto[236:239]>               352          1          -    Covered              
            bin <writing_add,auto[232:235]>               365          1          -    Covered              
            bin <writing_add,auto[228:231]>               352          1          -    Covered              
            bin <writing_add,auto[224:227]>               352          1          -    Covered              
            bin <writing_add,auto[220:223]>               352          1          -    Covered              
            bin <writing_add,auto[216:219]>               352          1          -    Covered              
            bin <writing_add,auto[212:215]>               365          1          -    Covered              
            bin <writing_add,auto[208:211]>               380          1          -    Covered              
            bin <writing_add,auto[204:207]>               408          1          -    Covered              
            bin <writing_add,auto[200:203]>               352          1          -    Covered              
            bin <writing_add,auto[196:199]>               365          1          -    Covered              
            bin <writing_add,auto[192:195]>               352          1          -    Covered              
            bin <writing_add,auto[188:191]>               365          1          -    Covered              
            bin <writing_add,auto[184:187]>               380          1          -    Covered              
            bin <writing_add,auto[180:183]>               352          1          -    Covered              
            bin <writing_add,auto[176:179]>               365          1          -    Covered              
            bin <writing_add,auto[172:175]>               352          1          -    Covered              
            bin <writing_add,auto[168:171]>               408          1          -    Covered              
            bin <writing_add,auto[164:167]>               380          1          -    Covered              
            bin <writing_add,auto[160:163]>               380          1          -    Covered              
            bin <writing_add,auto[156:159]>               352          1          -    Covered              
            bin <writing_add,auto[152:155]>               393          1          -    Covered              
            bin <writing_add,auto[148:151]>               365          1          -    Covered              
            bin <writing_add,auto[144:147]>               352          1          -    Covered              
            bin <writing_add,auto[140:143]>               365          1          -    Covered              
            bin <writing_add,auto[136:139]>               352          1          -    Covered              
            bin <writing_add,auto[132:135]>               352          1          -    Covered              
            bin <writing_add,auto[128:131]>               352          1          -    Covered              
            bin <writing_add,auto[124:127]>               352          1          -    Covered              
            bin <writing_add,auto[120:123]>               393          1          -    Covered              
            bin <writing_add,auto[116:119]>               352          1          -    Covered              
            bin <writing_add,auto[112:115]>               352          1          -    Covered              
            bin <writing_add,auto[108:111]>               352          1          -    Covered              
            bin <writing_add,auto[104:107]>               367          1          -    Covered              
            bin <writing_add,auto[100:103]>               365          1          -    Covered              
            bin <writing_add,auto[96:99]>                 380          1          -    Covered              
            bin <writing_add,auto[92:95]>                 352          1          -    Covered              
            bin <writing_add,auto[88:91]>                 352          1          -    Covered              
            bin <writing_add,auto[84:87]>                 352          1          -    Covered              
            bin <writing_add,auto[80:83]>                 393          1          -    Covered              
            bin <writing_add,auto[76:79]>                 352          1          -    Covered              
            bin <writing_add,auto[72:75]>                 365          1          -    Covered              
            bin <writing_add,auto[68:71]>                 352          1          -    Covered              
            bin <writing_add,auto[64:67]>                 380          1          -    Covered              
            bin <writing_add,auto[60:63]>                 406          1          -    Covered              
            bin <writing_add,auto[56:59]>                 393          1          -    Covered              
            bin <writing_add,auto[52:55]>                 380          1          -    Covered              
            bin <writing_add,auto[48:51]>                 352          1          -    Covered              
            bin <writing_add,auto[44:47]>                 380          1          -    Covered              
            bin <writing_add,auto[40:43]>                 365          1          -    Covered              
            bin <writing_add,auto[36:39]>                 352          1          -    Covered              
            bin <writing_add,auto[32:35]>                 264          1          -    Covered              
            bin <writing_add,auto[28:31]>                 352          1          -    Covered              
            bin <writing_add,auto[24:27]>                 393          1          -    Covered              
            bin <writing_add,auto[20:23]>                 352          1          -    Covered              
            bin <writing_add,auto[16:19]>                 365          1          -    Covered              
            bin <writing_add,auto[12:15]>                 352          1          -    Covered              
            bin <writing_add,auto[8:11]>                  380          1          -    Covered              
            bin <writing_add,auto[4:7]>                   393          1          -    Covered              
            bin <writing_add,auto[0:3]>                   365          1          -    Covered              
            bin <reading_add,auto[252:255]>               273          1          -    Covered              
            bin <reading_add,auto[248:251]>               273          1          -    Covered              
            bin <reading_add,auto[244:247]>               260          1          -    Covered              
            bin <reading_add,auto[240:243]>               273          1          -    Covered              
            bin <reading_add,auto[236:239]>               273          1          -    Covered              
            bin <reading_add,auto[232:235]>               247          1          -    Covered              
            bin <reading_add,auto[228:231]>               286          1          -    Covered              
            bin <reading_add,auto[224:227]>               273          1          -    Covered              
            bin <reading_add,auto[220:223]>               260          1          -    Covered              
            bin <reading_add,auto[216:219]>               273          1          -    Covered              
            bin <reading_add,auto[212:215]>               260          1          -    Covered              
            bin <reading_add,auto[208:211]>               260          1          -    Covered              
            bin <reading_add,auto[204:207]>               260          1          -    Covered              
            bin <reading_add,auto[200:203]>               273          1          -    Covered              
            bin <reading_add,auto[196:199]>               247          1          -    Covered              
            bin <reading_add,auto[192:195]>               273          1          -    Covered              
            bin <reading_add,auto[188:191]>               260          1          -    Covered              
            bin <reading_add,auto[184:187]>               273          1          -    Covered              
            bin <reading_add,auto[180:183]>               273          1          -    Covered              
            bin <reading_add,auto[176:179]>               247          1          -    Covered              
            bin <reading_add,auto[172:175]>               260          1          -    Covered              
            bin <reading_add,auto[168:171]>               260          1          -    Covered              
            bin <reading_add,auto[164:167]>               260          1          -    Covered              
            bin <reading_add,auto[160:163]>               273          1          -    Covered              
            bin <reading_add,auto[156:159]>               260          1          -    Covered              
            bin <reading_add,auto[152:155]>               247          1          -    Covered              
            bin <reading_add,auto[148:151]>               247          1          -    Covered              
            bin <reading_add,auto[144:147]>               273          1          -    Covered              
            bin <reading_add,auto[140:143]>               260          1          -    Covered              
            bin <reading_add,auto[136:139]>               273          1          -    Covered              
            bin <reading_add,auto[132:135]>               286          1          -    Covered              
            bin <reading_add,auto[128:131]>               273          1          -    Covered              
            bin <reading_add,auto[124:127]>               260          1          -    Covered              
            bin <reading_add,auto[120:123]>               260          1          -    Covered              
            bin <reading_add,auto[116:119]>               260          1          -    Covered              
            bin <reading_add,auto[112:115]>               273          1          -    Covered              
            bin <reading_add,auto[108:111]>               260          1          -    Covered              
            bin <reading_add,auto[104:107]>               273          1          -    Covered              
            bin <reading_add,auto[100:103]>               247          1          -    Covered              
            bin <reading_add,auto[96:99]>                 260          1          -    Covered              
            bin <reading_add,auto[92:95]>                 273          1          -    Covered              
            bin <reading_add,auto[88:91]>                 286          1          -    Covered              
            bin <reading_add,auto[84:87]>                 260          1          -    Covered              
            bin <reading_add,auto[80:83]>                 260          1          -    Covered              
            bin <reading_add,auto[76:79]>                 260          1          -    Covered              
            bin <reading_add,auto[72:75]>                 273          1          -    Covered              
            bin <reading_add,auto[68:71]>                 260          1          -    Covered              
            bin <reading_add,auto[64:67]>                 260          1          -    Covered              
            bin <reading_add,auto[60:63]>                 234          1          -    Covered              
            bin <reading_add,auto[56:59]>                 260          1          -    Covered              
            bin <reading_add,auto[52:55]>                 273          1          -    Covered              
            bin <reading_add,auto[48:51]>                 260          1          -    Covered              
            bin <reading_add,auto[44:47]>                 286          1          -    Covered              
            bin <reading_add,auto[40:43]>                 247          1          -    Covered              
            bin <reading_add,auto[36:39]>                 260          1          -    Covered              
            bin <reading_add,auto[32:35]>                 195          1          -    Covered              
            bin <reading_add,auto[28:31]>                 260          1          -    Covered              
            bin <reading_add,auto[24:27]>                 247          1          -    Covered              
            bin <reading_add,auto[20:23]>                 260          1          -    Covered              
            bin <reading_add,auto[16:19]>                 273          1          -    Covered              
            bin <reading_add,auto[12:15]>                 286          1          -    Covered              
            bin <reading_add,auto[8:11]>                  273          1          -    Covered              
            bin <reading_add,auto[4:7]>                   247          1          -    Covered              
            bin <reading_add,auto[0:3]>                   260          1          -    Covered              
    Cross Receiving                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <reading_data,auto[252:255]>              339          1          -    Covered              
            bin <reading_data,auto[248:251]>              350          1          -    Covered              
            bin <reading_data,auto[244:247]>              350          1          -    Covered              
            bin <reading_data,auto[240:243]>              361          1          -    Covered              
            bin <reading_data,auto[236:239]>              339          1          -    Covered              
            bin <reading_data,auto[232:235]>              346          1          -    Covered              
            bin <reading_data,auto[228:231]>              352          1          -    Covered              
            bin <reading_data,auto[224:227]>              343          1          -    Covered              
            bin <reading_data,auto[220:223]>              371          1          -    Covered              
            bin <reading_data,auto[216:219]>              332          1          -    Covered              
            bin <reading_data,auto[212:215]>              349          1          -    Covered              
            bin <reading_data,auto[208:211]>              331          1          -    Covered              
            bin <reading_data,auto[204:207]>              343          1          -    Covered              
            bin <reading_data,auto[200:203]>              355          1          -    Covered              
            bin <reading_data,auto[196:199]>              333          1          -    Covered              
            bin <reading_data,auto[192:195]>              360          1          -    Covered              
            bin <reading_data,auto[188:191]>              344          1          -    Covered              
            bin <reading_data,auto[184:187]>              358          1          -    Covered              
            bin <reading_data,auto[180:183]>              352          1          -    Covered              
            bin <reading_data,auto[176:179]>              348          1          -    Covered              
            bin <reading_data,auto[172:175]>              379          1          -    Covered              
            bin <reading_data,auto[168:171]>              348          1          -    Covered              
            bin <reading_data,auto[164:167]>              336          1          -    Covered              
            bin <reading_data,auto[160:163]>              328          1          -    Covered              
            bin <reading_data,auto[156:159]>              337          1          -    Covered              
            bin <reading_data,auto[152:155]>              310          1          -    Covered              
            bin <reading_data,auto[148:151]>              347          1          -    Covered              
            bin <reading_data,auto[144:147]>              351          1          -    Covered              
            bin <reading_data,auto[140:143]>              334          1          -    Covered              
            bin <reading_data,auto[136:139]>              335          1          -    Covered              
            bin <reading_data,auto[132:135]>              353          1          -    Covered              
            bin <reading_data,auto[128:131]>              353          1          -    Covered              
            bin <reading_data,auto[124:127]>              350          1          -    Covered              
            bin <reading_data,auto[120:123]>              347          1          -    Covered              
            bin <reading_data,auto[116:119]>              349          1          -    Covered              
            bin <reading_data,auto[112:115]>              334          1          -    Covered              
            bin <reading_data,auto[108:111]>              364          1          -    Covered              
            bin <reading_data,auto[104:107]>              347          1          -    Covered              
            bin <reading_data,auto[100:103]>              332          1          -    Covered              
            bin <reading_data,auto[96:99]>                364          1          -    Covered              
            bin <reading_data,auto[92:95]>                345          1          -    Covered              
            bin <reading_data,auto[88:91]>                382          1          -    Covered              
            bin <reading_data,auto[84:87]>                363          1          -    Covered              
            bin <reading_data,auto[80:83]>                319          1          -    Covered              
            bin <reading_data,auto[76:79]>                318          1          -    Covered              
            bin <reading_data,auto[72:75]>                343          1          -    Covered              
            bin <reading_data,auto[68:71]>                336          1          -    Covered              
            bin <reading_data,auto[64:67]>                346          1          -    Covered              
            bin <reading_data,auto[60:63]>                325          1          -    Covered              
            bin <reading_data,auto[56:59]>                311          1          -    Covered              
            bin <reading_data,auto[52:55]>                347          1          -    Covered              
            bin <reading_data,auto[48:51]>                348          1          -    Covered              
            bin <reading_data,auto[44:47]>                348          1          -    Covered              
            bin <reading_data,auto[40:43]>                334          1          -    Covered              
            bin <reading_data,auto[36:39]>                339          1          -    Covered              
            bin <reading_data,auto[32:35]>                298          1          -    Covered              
            bin <reading_data,auto[28:31]>                341          1          -    Covered              
            bin <reading_data,auto[24:27]>                357          1          -    Covered              
            bin <reading_data,auto[20:23]>                335          1          -    Covered              
            bin <reading_data,auto[16:19]>                328          1          -    Covered              
            bin <reading_data,auto[12:15]>                364          1          -    Covered              
            bin <reading_data,auto[8:11]>                 342          1          -    Covered              
            bin <reading_data,auto[4:7]>                  339          1          -    Covered              
            bin <reading_data,auto[0:3]>                  343          1          -    Covered              

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_package/SPI_class/SPI_Wrapper        100.00%        100          -    Covered              
    covered/total bins:                                   653        653          -                      
    missing/total bins:                                     0        653          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Address                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Send_Address_Data                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Recieving_Data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data_out                               100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Sending_Address                             100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Sending_Data                                100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Receiving                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_package::SPI_class::SPI_Wrapper  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   653        653          -                      
    missing/total bins:                                     0        653          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin reset_asserted                               1302          1          -    Covered              
        bin reset_disable                               77927          1          -    Covered              
    Coverpoint Address                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    1224          1          -    Covered              
        bin auto[4:7]                                    1224          1          -    Covered              
        bin auto[8:11]                                   1278          1          -    Covered              
        bin auto[12:15]                                  1215          1          -    Covered              
        bin auto[16:19]                                  1224          1          -    Covered              
        bin auto[20:23]                                  1224          1          -    Covered              
        bin auto[24:27]                                  1224          1          -    Covered              
        bin auto[28:31]                                  1278          1          -    Covered              
        bin auto[32:35]                                  1224          1          -    Covered              
        bin auto[36:39]                                  1224          1          -    Covered              
        bin auto[40:43]                                  1278          1          -    Covered              
        bin auto[44:47]                                  1215          1          -    Covered              
        bin auto[48:51]                                  1278          1          -    Covered              
        bin auto[52:55]                                  1224          1          -    Covered              
        bin auto[56:59]                                  1303          1          -    Covered              
        bin auto[60:63]                                  1215          1          -    Covered              
        bin auto[64:67]                                   918          1          -    Covered              
        bin auto[68:71]                                  1215          1          -    Covered              
        bin auto[72:75]                                  1215          1          -    Covered              
        bin auto[76:79]                                  1386          1          -    Covered              
        bin auto[80:83]                                  1278          1          -    Covered              
        bin auto[84:87]                                  1224          1          -    Covered              
        bin auto[88:91]                                  1224          1          -    Covered              
        bin auto[92:95]                                  1215          1          -    Covered              
        bin auto[96:99]                                  1224          1          -    Covered              
        bin auto[100:103]                                1224          1          -    Covered              
        bin auto[104:107]                                1224          1          -    Covered              
        bin auto[108:111]                                1224          1          -    Covered              
        bin auto[112:115]                                1215          1          -    Covered              
        bin auto[116:119]                                1278          1          -    Covered              
        bin auto[120:123]                                1224          1          -    Covered              
        bin auto[124:127]                                1215          1          -    Covered              
        bin auto[128:131]                                1206          1          -    Covered              
        bin auto[132:135]                                1224          1          -    Covered              
        bin auto[136:139]                                1224          1          -    Covered              
        bin auto[140:143]                                1332          1          -    Covered              
        bin auto[144:147]                                1215          1          -    Covered              
        bin auto[148:151]                                1278          1          -    Covered              
        bin auto[152:155]                                1278          1          -    Covered              
        bin auto[156:159]                                1224          1          -    Covered              
        bin auto[160:163]                                1224          1          -    Covered              
        bin auto[164:167]                                1278          1          -    Covered              
        bin auto[168:171]                                1278          1          -    Covered              
        bin auto[172:175]                                1215          1          -    Covered              
        bin auto[176:179]                                1224          1          -    Covered              
        bin auto[180:183]                                1224          1          -    Covered              
        bin auto[184:187]                                1224          1          -    Covered              
        bin auto[188:191]                                1278          1          -    Covered              
        bin auto[192:195]                                1224          1          -    Covered              
        bin auto[196:199]                                1278          1          -    Covered              
        bin auto[200:203]                                1332          1          -    Covered              
        bin auto[204:207]                                1278          1          -    Covered              
        bin auto[208:211]                                1224          1          -    Covered              
        bin auto[212:215]                                1224          1          -    Covered              
        bin auto[216:219]                                1260          1          -    Covered              
        bin auto[220:223]                                1215          1          -    Covered              
        bin auto[224:227]                                1269          1          -    Covered              
        bin auto[228:231]                                1224          1          -    Covered              
        bin auto[232:235]                                1215          1          -    Covered              
        bin auto[236:239]                                1269          1          -    Covered              
        bin auto[240:243]                                1215          1          -    Covered              
        bin auto[244:247]                                1269          1          -    Covered              
        bin auto[248:251]                                1224          1          -    Covered              
        bin auto[252:255]                                1224          1          -    Covered              
    Coverpoint Data                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    1215          1          -    Covered              
        bin auto[4:7]                                    1269          1          -    Covered              
        bin auto[8:11]                                   1278          1          -    Covered              
        bin auto[12:15]                                  1224          1          -    Covered              
        bin auto[16:19]                                  1215          1          -    Covered              
        bin auto[20:23]                                  1224          1          -    Covered              
        bin auto[24:27]                                  1269          1          -    Covered              
        bin auto[28:31]                                  1224          1          -    Covered              
        bin auto[32:35]                                   918          1          -    Covered              
        bin auto[36:39]                                  1224          1          -    Covered              
        bin auto[40:43]                                  1215          1          -    Covered              
        bin auto[44:47]                                  1278          1          -    Covered              
        bin auto[48:51]                                  1224          1          -    Covered              
        bin auto[52:55]                                  1278          1          -    Covered              
        bin auto[56:59]                                  1269          1          -    Covered              
        bin auto[60:63]                                  1260          1          -    Covered              
        bin auto[64:67]                                  1278          1          -    Covered              
        bin auto[68:71]                                  1224          1          -    Covered              
        bin auto[72:75]                                  1228          1          -    Covered              
        bin auto[76:79]                                  1224          1          -    Covered              
        bin auto[80:83]                                  1269          1          -    Covered              
        bin auto[84:87]                                  1224          1          -    Covered              
        bin auto[88:91]                                  1224          1          -    Covered              
        bin auto[92:95]                                  1224          1          -    Covered              
        bin auto[96:99]                                  1278          1          -    Covered              
        bin auto[100:103]                                1215          1          -    Covered              
        bin auto[104:107]                                1265          1          -    Covered              
        bin auto[108:111]                                1224          1          -    Covered              
        bin auto[112:115]                                1224          1          -    Covered              
        bin auto[116:119]                                1224          1          -    Covered              
        bin auto[120:123]                                1269          1          -    Covered              
        bin auto[124:127]                                1224          1          -    Covered              
        bin auto[128:131]                                1224          1          -    Covered              
        bin auto[132:135]                                1224          1          -    Covered              
        bin auto[136:139]                                1224          1          -    Covered              
        bin auto[140:143]                                1215          1          -    Covered              
        bin auto[144:147]                                1224          1          -    Covered              
        bin auto[148:151]                                1215          1          -    Covered              
        bin auto[152:155]                                1269          1          -    Covered              
        bin auto[156:159]                                1224          1          -    Covered              
        bin auto[160:163]                                1278          1          -    Covered              
        bin auto[164:167]                                1278          1          -    Covered              
        bin auto[168:171]                                1332          1          -    Covered              
        bin auto[172:175]                                1211          1          -    Covered              
        bin auto[176:179]                                1215          1          -    Covered              
        bin auto[180:183]                                1224          1          -    Covered              
        bin auto[184:187]                                1278          1          -    Covered              
        bin auto[188:191]                                1215          1          -    Covered              
        bin auto[192:195]                                1224          1          -    Covered              
        bin auto[196:199]                                1240          1          -    Covered              
        bin auto[200:203]                                1224          1          -    Covered              
        bin auto[204:207]                                1332          1          -    Covered              
        bin auto[208:211]                                1278          1          -    Covered              
        bin auto[212:215]                                1215          1          -    Covered              
        bin auto[216:219]                                1224          1          -    Covered              
        bin auto[220:223]                                1224          1          -    Covered              
        bin auto[224:227]                                1224          1          -    Covered              
        bin auto[228:231]                                1224          1          -    Covered              
        bin auto[232:235]                                1215          1          -    Covered              
        bin auto[236:239]                                1224          1          -    Covered              
        bin auto[240:243]                                1278          1          -    Covered              
        bin auto[244:247]                                1278          1          -    Covered              
        bin auto[248:251]                                1224          1          -    Covered              
        bin auto[252:255]                                1332          1          -    Covered              
    Coverpoint Opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_complete                             1305          1          -    Covered              
        bin invalid_0                                       1          1          -    Covered              
        bin invalid_2                                     705          1          -    Covered              
        bin invalid_3                                     295          1          -    Covered              
        bin repeat_writing                                600          1          -    Covered              
        bin repeat_reading                                295          1          -    Covered              
        bin reading_complete                             1000          1          -    Covered              
    Coverpoint Send_Address_Data                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_add                                 16835          1          -    Covered              
        bin writing_add                                 23403          1          -    Covered              
        bin writing_data                                16965          1          -    Covered              
    Coverpoint Recieving_Data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_data                                22026          1          -    Covered              
    Coverpoint Data_out                               100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                     958          1          -    Covered              
        bin auto[4:7]                                     954          1          -    Covered              
        bin auto[8:11]                                    998          1          -    Covered              
        bin auto[12:15]                                  1020          1          -    Covered              
        bin auto[16:19]                                   943          1          -    Covered              
        bin auto[20:23]                                   991          1          -    Covered              
        bin auto[24:27]                                   972          1          -    Covered              
        bin auto[28:31]                                   997          1          -    Covered              
        bin auto[32:35]                                   790          1          -    Covered              
        bin auto[36:39]                                   995          1          -    Covered              
        bin auto[40:43]                                   949          1          -    Covered              
        bin auto[44:47]                                  1004          1          -    Covered              
        bin auto[48:51]                                  1004          1          -    Covered              
        bin auto[52:55]                                  1003          1          -    Covered              
        bin auto[56:59]                                   926          1          -    Covered              
        bin auto[60:63]                                   899          1          -    Covered              
        bin auto[64:67]                                  1002          1          -    Covered              
        bin auto[68:71]                                   992          1          -    Covered              
        bin auto[72:75]                                   958          1          -    Covered              
        bin auto[76:79]                                   974          1          -    Covered              
        bin auto[80:83]                                   934          1          -    Covered              
        bin auto[84:87]                                  1019          1          -    Covered              
        bin auto[88:91]                                  1038          1          -    Covered              
        bin auto[92:95]                                  1001          1          -    Covered              
        bin auto[96:99]                                  1020          1          -    Covered              
        bin auto[100:103]                                 947          1          -    Covered              
        bin auto[104:107]                                 964          1          -    Covered              
        bin auto[108:111]                                1020          1          -    Covered              
        bin auto[112:115]                                 990          1          -    Covered              
        bin auto[116:119]                                1005          1          -    Covered              
        bin auto[120:123]                                 962          1          -    Covered              
        bin auto[124:127]                                1006          1          -    Covered              
        bin auto[128:131]                                1009          1          -    Covered              
        bin auto[132:135]                                1009          1          -    Covered              
        bin auto[136:139]                                 991          1          -    Covered              
        bin auto[140:143]                                 949          1          -    Covered              
        bin auto[144:147]                                1007          1          -    Covered              
        bin auto[148:151]                                 962          1          -    Covered              
        bin auto[152:155]                                 925          1          -    Covered              
        bin auto[156:159]                                 993          1          -    Covered              
        bin auto[160:163]                                 984          1          -    Covered              
        bin auto[164:167]                                 992          1          -    Covered              
        bin auto[168:171]                                1004          1          -    Covered              
        bin auto[172:175]                                1048          1          -    Covered              
        bin auto[176:179]                                 963          1          -    Covered              
        bin auto[180:183]                                1008          1          -    Covered              
        bin auto[184:187]                                1014          1          -    Covered              
        bin auto[188:191]                                 959          1          -    Covered              
        bin auto[192:195]                               17203          1          -    Covered              
        bin auto[196:199]                                 948          1          -    Covered              
        bin auto[200:203]                                1011          1          -    Covered              
        bin auto[204:207]                                 999          1          -    Covered              
        bin auto[208:211]                                 987          1          -    Covered              
        bin auto[212:215]                                 964          1          -    Covered              
        bin auto[216:219]                                 988          1          -    Covered              
        bin auto[220:223]                                1027          1          -    Covered              
        bin auto[224:227]                                 999          1          -    Covered              
        bin auto[228:231]                                1008          1          -    Covered              
        bin auto[232:235]                                 961          1          -    Covered              
        bin auto[236:239]                                 995          1          -    Covered              
        bin auto[240:243]                                1017          1          -    Covered              
        bin auto[244:247]                                1006          1          -    Covered              
        bin auto[248:251]                                1006          1          -    Covered              
        bin auto[252:255]                                 995          1          -    Covered              
    Cross Sending_Address                             100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_data,auto[252:255]>              247          1          -    Covered              
            bin <writing_data,auto[248:251]>              247          1          -    Covered              
            bin <writing_data,auto[244:247]>              286          1          -    Covered              
            bin <writing_data,auto[240:243]>              260          1          -    Covered              
            bin <writing_data,auto[236:239]>              299          1          -    Covered              
            bin <writing_data,auto[232:235]>              260          1          -    Covered              
            bin <writing_data,auto[228:231]>              260          1          -    Covered              
            bin <writing_data,auto[224:227]>              299          1          -    Covered              
            bin <writing_data,auto[220:223]>              273          1          -    Covered              
            bin <writing_data,auto[216:219]>              312          1          -    Covered              
            bin <writing_data,auto[212:215]>              234          1          -    Covered              
            bin <writing_data,auto[208:211]>              234          1          -    Covered              
            bin <writing_data,auto[204:207]>              286          1          -    Covered              
            bin <writing_data,auto[200:203]>              299          1          -    Covered              
            bin <writing_data,auto[196:199]>              273          1          -    Covered              
            bin <writing_data,auto[192:195]>              260          1          -    Covered              
            bin <writing_data,auto[188:191]>              260          1          -    Covered              
            bin <writing_data,auto[184:187]>              234          1          -    Covered              
            bin <writing_data,auto[180:183]>              247          1          -    Covered              
            bin <writing_data,auto[176:179]>              247          1          -    Covered              
            bin <writing_data,auto[172:175]>              273          1          -    Covered              
            bin <writing_data,auto[168:171]>              286          1          -    Covered              
            bin <writing_data,auto[164:167]>              286          1          -    Covered              
            bin <writing_data,auto[160:163]>              260          1          -    Covered              
            bin <writing_data,auto[156:159]>              260          1          -    Covered              
            bin <writing_data,auto[152:155]>              286          1          -    Covered              
            bin <writing_data,auto[148:151]>              273          1          -    Covered              
            bin <writing_data,auto[144:147]>              260          1          -    Covered              
            bin <writing_data,auto[140:143]>              286          1          -    Covered              
            bin <writing_data,auto[136:139]>              260          1          -    Covered              
            bin <writing_data,auto[132:135]>              247          1          -    Covered              
            bin <writing_data,auto[128:131]>              286          1          -    Covered              
            bin <writing_data,auto[124:127]>              273          1          -    Covered              
            bin <writing_data,auto[120:123]>              234          1          -    Covered              
            bin <writing_data,auto[116:119]>              273          1          -    Covered              
            bin <writing_data,auto[112:115]>              260          1          -    Covered              
            bin <writing_data,auto[108:111]>              260          1          -    Covered              
            bin <writing_data,auto[104:107]>              260          1          -    Covered              
            bin <writing_data,auto[100:103]>              260          1          -    Covered              
            bin <writing_data,auto[96:99]>                247          1          -    Covered              
            bin <writing_data,auto[92:95]>                273          1          -    Covered              
            bin <writing_data,auto[88:91]>                260          1          -    Covered              
            bin <writing_data,auto[84:87]>                247          1          -    Covered              
            bin <writing_data,auto[80:83]>                273          1          -    Covered              
            bin <writing_data,auto[76:79]>                338          1          -    Covered              
            bin <writing_data,auto[72:75]>                247          1          -    Covered              
            bin <writing_data,auto[68:71]>                273          1          -    Covered              
            bin <writing_data,auto[64:67]>                182          1          -    Covered              
            bin <writing_data,auto[60:63]>                273          1          -    Covered              
            bin <writing_data,auto[56:59]>                273          1          -    Covered              
            bin <writing_data,auto[52:55]>                260          1          -    Covered              
            bin <writing_data,auto[48:51]>                286          1          -    Covered              
            bin <writing_data,auto[44:47]>                273          1          -    Covered              
            bin <writing_data,auto[40:43]>                286          1          -    Covered              
            bin <writing_data,auto[36:39]>                260          1          -    Covered              
            bin <writing_data,auto[32:35]>                247          1          -    Covered              
            bin <writing_data,auto[28:31]>                286          1          -    Covered              
            bin <writing_data,auto[24:27]>                247          1          -    Covered              
            bin <writing_data,auto[20:23]>                247          1          -    Covered              
            bin <writing_data,auto[16:19]>                260          1          -    Covered              
            bin <writing_data,auto[12:15]>                260          1          -    Covered              
            bin <writing_data,auto[8:11]>                 260          1          -    Covered              
            bin <writing_data,auto[4:7]>                  260          1          -    Covered              
            bin <writing_data,auto[0:3]>                  247          1          -    Covered              
            bin <writing_add,auto[252:255]>               352          1          -    Covered              
            bin <writing_add,auto[248:251]>               352          1          -    Covered              
            bin <writing_add,auto[244:247]>               393          1          -    Covered              
            bin <writing_add,auto[240:243]>               365          1          -    Covered              
            bin <writing_add,auto[236:239]>               393          1          -    Covered              
            bin <writing_add,auto[232:235]>               365          1          -    Covered              
            bin <writing_add,auto[228:231]>               352          1          -    Covered              
            bin <writing_add,auto[224:227]>               393          1          -    Covered              
            bin <writing_add,auto[220:223]>               365          1          -    Covered              
            bin <writing_add,auto[216:219]>               406          1          -    Covered              
            bin <writing_add,auto[212:215]>               352          1          -    Covered              
            bin <writing_add,auto[208:211]>               352          1          -    Covered              
            bin <writing_add,auto[204:207]>               380          1          -    Covered              
            bin <writing_add,auto[200:203]>               408          1          -    Covered              
            bin <writing_add,auto[196:199]>               380          1          -    Covered              
            bin <writing_add,auto[192:195]>               352          1          -    Covered              
            bin <writing_add,auto[188:191]>               380          1          -    Covered              
            bin <writing_add,auto[184:187]>               352          1          -    Covered              
            bin <writing_add,auto[180:183]>               352          1          -    Covered              
            bin <writing_add,auto[176:179]>               352          1          -    Covered              
            bin <writing_add,auto[172:175]>               365          1          -    Covered              
            bin <writing_add,auto[168:171]>               380          1          -    Covered              
            bin <writing_add,auto[164:167]>               380          1          -    Covered              
            bin <writing_add,auto[160:163]>               352          1          -    Covered              
            bin <writing_add,auto[156:159]>               352          1          -    Covered              
            bin <writing_add,auto[152:155]>               380          1          -    Covered              
            bin <writing_add,auto[148:151]>               380          1          -    Covered              
            bin <writing_add,auto[144:147]>               365          1          -    Covered              
            bin <writing_add,auto[140:143]>               408          1          -    Covered              
            bin <writing_add,auto[136:139]>               352          1          -    Covered              
            bin <writing_add,auto[132:135]>               352          1          -    Covered              
            bin <writing_add,auto[128:131]>               378          1          -    Covered              
            bin <writing_add,auto[124:127]>               365          1          -    Covered              
            bin <writing_add,auto[120:123]>               352          1          -    Covered              
            bin <writing_add,auto[116:119]>               380          1          -    Covered              
            bin <writing_add,auto[112:115]>               365          1          -    Covered              
            bin <writing_add,auto[108:111]>               352          1          -    Covered              
            bin <writing_add,auto[104:107]>               352          1          -    Covered              
            bin <writing_add,auto[100:103]>               352          1          -    Covered              
            bin <writing_add,auto[96:99]>                 352          1          -    Covered              
            bin <writing_add,auto[92:95]>                 365          1          -    Covered              
            bin <writing_add,auto[88:91]>                 352          1          -    Covered              
            bin <writing_add,auto[84:87]>                 352          1          -    Covered              
            bin <writing_add,auto[80:83]>                 380          1          -    Covered              
            bin <writing_add,auto[76:79]>                 436          1          -    Covered              
            bin <writing_add,auto[72:75]>                 365          1          -    Covered              
            bin <writing_add,auto[68:71]>                 365          1          -    Covered              
            bin <writing_add,auto[64:67]>                 264          1          -    Covered              
            bin <writing_add,auto[60:63]>                 365          1          -    Covered              
            bin <writing_add,auto[56:59]>                 379          1          -    Covered              
            bin <writing_add,auto[52:55]>                 352          1          -    Covered              
            bin <writing_add,auto[48:51]>                 380          1          -    Covered              
            bin <writing_add,auto[44:47]>                 365          1          -    Covered              
            bin <writing_add,auto[40:43]>                 380          1          -    Covered              
            bin <writing_add,auto[36:39]>                 352          1          -    Covered              
            bin <writing_add,auto[32:35]>                 352          1          -    Covered              
            bin <writing_add,auto[28:31]>                 380          1          -    Covered              
            bin <writing_add,auto[24:27]>                 352          1          -    Covered              
            bin <writing_add,auto[20:23]>                 352          1          -    Covered              
            bin <writing_add,auto[16:19]>                 352          1          -    Covered              
            bin <writing_add,auto[12:15]>                 365          1          -    Covered              
            bin <writing_add,auto[8:11]>                  380          1          -    Covered              
            bin <writing_add,auto[4:7]>                   352          1          -    Covered              
            bin <writing_add,auto[0:3]>                   352          1          -    Covered              
            bin <reading_add,auto[252:255]>               273          1          -    Covered              
            bin <reading_add,auto[248:251]>               273          1          -    Covered              
            bin <reading_add,auto[244:247]>               260          1          -    Covered              
            bin <reading_add,auto[240:243]>               260          1          -    Covered              
            bin <reading_add,auto[236:239]>               247          1          -    Covered              
            bin <reading_add,auto[232:235]>               260          1          -    Covered              
            bin <reading_add,auto[228:231]>               260          1          -    Covered              
            bin <reading_add,auto[224:227]>               247          1          -    Covered              
            bin <reading_add,auto[220:223]>               247          1          -    Covered              
            bin <reading_add,auto[216:219]>               234          1          -    Covered              
            bin <reading_add,auto[212:215]>               286          1          -    Covered              
            bin <reading_add,auto[208:211]>               286          1          -    Covered              
            bin <reading_add,auto[204:207]>               260          1          -    Covered              
            bin <reading_add,auto[200:203]>               273          1          -    Covered              
            bin <reading_add,auto[196:199]>               273          1          -    Covered              
            bin <reading_add,auto[192:195]>               260          1          -    Covered              
            bin <reading_add,auto[188:191]>               286          1          -    Covered              
            bin <reading_add,auto[184:187]>               286          1          -    Covered              
            bin <reading_add,auto[180:183]>               273          1          -    Covered              
            bin <reading_add,auto[176:179]>               273          1          -    Covered              
            bin <reading_add,auto[172:175]>               247          1          -    Covered              
            bin <reading_add,auto[168:171]>               260          1          -    Covered              
            bin <reading_add,auto[164:167]>               260          1          -    Covered              
            bin <reading_add,auto[160:163]>               260          1          -    Covered              
            bin <reading_add,auto[156:159]>               260          1          -    Covered              
            bin <reading_add,auto[152:155]>               260          1          -    Covered              
            bin <reading_add,auto[148:151]>               273          1          -    Covered              
            bin <reading_add,auto[144:147]>               260          1          -    Covered              
            bin <reading_add,auto[140:143]>               286          1          -    Covered              
            bin <reading_add,auto[136:139]>               260          1          -    Covered              
            bin <reading_add,auto[132:135]>               273          1          -    Covered              
            bin <reading_add,auto[128:131]>               234          1          -    Covered              
            bin <reading_add,auto[124:127]>               247          1          -    Covered              
            bin <reading_add,auto[120:123]>               286          1          -    Covered              
            bin <reading_add,auto[116:119]>               273          1          -    Covered              
            bin <reading_add,auto[112:115]>               260          1          -    Covered              
            bin <reading_add,auto[108:111]>               260          1          -    Covered              
            bin <reading_add,auto[104:107]>               260          1          -    Covered              
            bin <reading_add,auto[100:103]>               260          1          -    Covered              
            bin <reading_add,auto[96:99]>                 273          1          -    Covered              
            bin <reading_add,auto[92:95]>                 247          1          -    Covered              
            bin <reading_add,auto[88:91]>                 260          1          -    Covered              
            bin <reading_add,auto[84:87]>                 273          1          -    Covered              
            bin <reading_add,auto[80:83]>                 273          1          -    Covered              
            bin <reading_add,auto[76:79]>                 260          1          -    Covered              
            bin <reading_add,auto[72:75]>                 273          1          -    Covered              
            bin <reading_add,auto[68:71]>                 247          1          -    Covered              
            bin <reading_add,auto[64:67]>                 208          1          -    Covered              
            bin <reading_add,auto[60:63]>                 247          1          -    Covered              
            bin <reading_add,auto[56:59]>                 273          1          -    Covered              
            bin <reading_add,auto[52:55]>                 260          1          -    Covered              
            bin <reading_add,auto[48:51]>                 260          1          -    Covered              
            bin <reading_add,auto[44:47]>                 247          1          -    Covered              
            bin <reading_add,auto[40:43]>                 260          1          -    Covered              
            bin <reading_add,auto[36:39]>                 260          1          -    Covered              
            bin <reading_add,auto[32:35]>                 273          1          -    Covered              
            bin <reading_add,auto[28:31]>                 260          1          -    Covered              
            bin <reading_add,auto[24:27]>                 273          1          -    Covered              
            bin <reading_add,auto[20:23]>                 273          1          -    Covered              
            bin <reading_add,auto[16:19]>                 260          1          -    Covered              
            bin <reading_add,auto[12:15]>                 260          1          -    Covered              
            bin <reading_add,auto[8:11]>                  286          1          -    Covered              
            bin <reading_add,auto[4:7]>                   260          1          -    Covered              
            bin <reading_add,auto[0:3]>                   273          1          -    Covered              
    Cross Sending_Data                                100.00%        100          -    Covered              
        covered/total bins:                               192        192          -                      
        missing/total bins:                                 0        192          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_data,auto[252:255]>              299          1          -    Covered              
            bin <writing_data,auto[248:251]>              247          1          -    Covered              
            bin <writing_data,auto[244:247]>              286          1          -    Covered              
            bin <writing_data,auto[240:243]>              273          1          -    Covered              
            bin <writing_data,auto[236:239]>              247          1          -    Covered              
            bin <writing_data,auto[232:235]>              273          1          -    Covered              
            bin <writing_data,auto[228:231]>              234          1          -    Covered              
            bin <writing_data,auto[224:227]>              247          1          -    Covered              
            bin <writing_data,auto[220:223]>              260          1          -    Covered              
            bin <writing_data,auto[216:219]>              247          1          -    Covered              
            bin <writing_data,auto[212:215]>              260          1          -    Covered              
            bin <writing_data,auto[208:211]>              286          1          -    Covered              
            bin <writing_data,auto[204:207]>              312          1          -    Covered              
            bin <writing_data,auto[200:203]>              247          1          -    Covered              
            bin <writing_data,auto[196:199]>              273          1          -    Covered              
            bin <writing_data,auto[192:195]>              247          1          -    Covered              
            bin <writing_data,auto[188:191]>              260          1          -    Covered              
            bin <writing_data,auto[184:187]>              273          1          -    Covered              
            bin <writing_data,auto[180:183]>              247          1          -    Covered              
            bin <writing_data,auto[176:179]>              273          1          -    Covered              
            bin <writing_data,auto[172:175]>              248          1          -    Covered              
            bin <writing_data,auto[168:171]>              312          1          -    Covered              
            bin <writing_data,auto[164:167]>              286          1          -    Covered              
            bin <writing_data,auto[160:163]>              273          1          -    Covered              
            bin <writing_data,auto[156:159]>              260          1          -    Covered              
            bin <writing_data,auto[152:155]>              299          1          -    Covered              
            bin <writing_data,auto[148:151]>              273          1          -    Covered              
            bin <writing_data,auto[144:147]>              247          1          -    Covered              
            bin <writing_data,auto[140:143]>              260          1          -    Covered              
            bin <writing_data,auto[136:139]>              247          1          -    Covered              
            bin <writing_data,auto[132:135]>              234          1          -    Covered              
            bin <writing_data,auto[128:131]>              247          1          -    Covered              
            bin <writing_data,auto[124:127]>              260          1          -    Covered              
            bin <writing_data,auto[120:123]>              286          1          -    Covered              
            bin <writing_data,auto[116:119]>              260          1          -    Covered              
            bin <writing_data,auto[112:115]>              247          1          -    Covered              
            bin <writing_data,auto[108:111]>              260          1          -    Covered              
            bin <writing_data,auto[104:107]>              272          1          -    Covered              
            bin <writing_data,auto[100:103]>              273          1          -    Covered              
            bin <writing_data,auto[96:99]>                286          1          -    Covered              
            bin <writing_data,auto[92:95]>                247          1          -    Covered              
            bin <writing_data,auto[88:91]>                234          1          -    Covered              
            bin <writing_data,auto[84:87]>                260          1          -    Covered              
            bin <writing_data,auto[80:83]>                286          1          -    Covered              
            bin <writing_data,auto[76:79]>                260          1          -    Covered              
            bin <writing_data,auto[72:75]>                259          1          -    Covered              
            bin <writing_data,auto[68:71]>                260          1          -    Covered              
            bin <writing_data,auto[64:67]>                286          1          -    Covered              
            bin <writing_data,auto[60:63]>                312          1          -    Covered              
            bin <writing_data,auto[56:59]>                286          1          -    Covered              
            bin <writing_data,auto[52:55]>                273          1          -    Covered              
            bin <writing_data,auto[48:51]>                260          1          -    Covered              
            bin <writing_data,auto[44:47]>                260          1          -    Covered              
            bin <writing_data,auto[40:43]>                273          1          -    Covered              
            bin <writing_data,auto[36:39]>                260          1          -    Covered              
            bin <writing_data,auto[32:35]>                195          1          -    Covered              
            bin <writing_data,auto[28:31]>                260          1          -    Covered              
            bin <writing_data,auto[24:27]>                299          1          -    Covered              
            bin <writing_data,auto[20:23]>                260          1          -    Covered              
            bin <writing_data,auto[16:19]>                247          1          -    Covered              
            bin <writing_data,auto[12:15]>                234          1          -    Covered              
            bin <writing_data,auto[8:11]>                 273          1          -    Covered              
            bin <writing_data,auto[4:7]>                  299          1          -    Covered              
            bin <writing_data,auto[0:3]>                  260          1          -    Covered              
            bin <writing_add,auto[252:255]>               408          1          -    Covered              
            bin <writing_add,auto[248:251]>               352          1          -    Covered              
            bin <writing_add,auto[244:247]>               380          1          -    Covered              
            bin <writing_add,auto[240:243]>               380          1          -    Covered              
            bin <writing_add,auto[236:239]>               352          1          -    Covered              
            bin <writing_add,auto[232:235]>               365          1          -    Covered              
            bin <writing_add,auto[228:231]>               352          1          -    Covered              
            bin <writing_add,auto[224:227]>               352          1          -    Covered              
            bin <writing_add,auto[220:223]>               352          1          -    Covered              
            bin <writing_add,auto[216:219]>               352          1          -    Covered              
            bin <writing_add,auto[212:215]>               365          1          -    Covered              
            bin <writing_add,auto[208:211]>               380          1          -    Covered              
            bin <writing_add,auto[204:207]>               408          1          -    Covered              
            bin <writing_add,auto[200:203]>               352          1          -    Covered              
            bin <writing_add,auto[196:199]>               365          1          -    Covered              
            bin <writing_add,auto[192:195]>               352          1          -    Covered              
            bin <writing_add,auto[188:191]>               365          1          -    Covered              
            bin <writing_add,auto[184:187]>               380          1          -    Covered              
            bin <writing_add,auto[180:183]>               352          1          -    Covered              
            bin <writing_add,auto[176:179]>               365          1          -    Covered              
            bin <writing_add,auto[172:175]>               352          1          -    Covered              
            bin <writing_add,auto[168:171]>               408          1          -    Covered              
            bin <writing_add,auto[164:167]>               380          1          -    Covered              
            bin <writing_add,auto[160:163]>               380          1          -    Covered              
            bin <writing_add,auto[156:159]>               352          1          -    Covered              
            bin <writing_add,auto[152:155]>               393          1          -    Covered              
            bin <writing_add,auto[148:151]>               365          1          -    Covered              
            bin <writing_add,auto[144:147]>               352          1          -    Covered              
            bin <writing_add,auto[140:143]>               365          1          -    Covered              
            bin <writing_add,auto[136:139]>               352          1          -    Covered              
            bin <writing_add,auto[132:135]>               352          1          -    Covered              
            bin <writing_add,auto[128:131]>               352          1          -    Covered              
            bin <writing_add,auto[124:127]>               352          1          -    Covered              
            bin <writing_add,auto[120:123]>               393          1          -    Covered              
            bin <writing_add,auto[116:119]>               352          1          -    Covered              
            bin <writing_add,auto[112:115]>               352          1          -    Covered              
            bin <writing_add,auto[108:111]>               352          1          -    Covered              
            bin <writing_add,auto[104:107]>               367          1          -    Covered              
            bin <writing_add,auto[100:103]>               365          1          -    Covered              
            bin <writing_add,auto[96:99]>                 380          1          -    Covered              
            bin <writing_add,auto[92:95]>                 352          1          -    Covered              
            bin <writing_add,auto[88:91]>                 352          1          -    Covered              
            bin <writing_add,auto[84:87]>                 352          1          -    Covered              
            bin <writing_add,auto[80:83]>                 393          1          -    Covered              
            bin <writing_add,auto[76:79]>                 352          1          -    Covered              
            bin <writing_add,auto[72:75]>                 365          1          -    Covered              
            bin <writing_add,auto[68:71]>                 352          1          -    Covered              
            bin <writing_add,auto[64:67]>                 380          1          -    Covered              
            bin <writing_add,auto[60:63]>                 406          1          -    Covered              
            bin <writing_add,auto[56:59]>                 393          1          -    Covered              
            bin <writing_add,auto[52:55]>                 380          1          -    Covered              
            bin <writing_add,auto[48:51]>                 352          1          -    Covered              
            bin <writing_add,auto[44:47]>                 380          1          -    Covered              
            bin <writing_add,auto[40:43]>                 365          1          -    Covered              
            bin <writing_add,auto[36:39]>                 352          1          -    Covered              
            bin <writing_add,auto[32:35]>                 264          1          -    Covered              
            bin <writing_add,auto[28:31]>                 352          1          -    Covered              
            bin <writing_add,auto[24:27]>                 393          1          -    Covered              
            bin <writing_add,auto[20:23]>                 352          1          -    Covered              
            bin <writing_add,auto[16:19]>                 365          1          -    Covered              
            bin <writing_add,auto[12:15]>                 352          1          -    Covered              
            bin <writing_add,auto[8:11]>                  380          1          -    Covered              
            bin <writing_add,auto[4:7]>                   393          1          -    Covered              
            bin <writing_add,auto[0:3]>                   365          1          -    Covered              
            bin <reading_add,auto[252:255]>               273          1          -    Covered              
            bin <reading_add,auto[248:251]>               273          1          -    Covered              
            bin <reading_add,auto[244:247]>               260          1          -    Covered              
            bin <reading_add,auto[240:243]>               273          1          -    Covered              
            bin <reading_add,auto[236:239]>               273          1          -    Covered              
            bin <reading_add,auto[232:235]>               247          1          -    Covered              
            bin <reading_add,auto[228:231]>               286          1          -    Covered              
            bin <reading_add,auto[224:227]>               273          1          -    Covered              
            bin <reading_add,auto[220:223]>               260          1          -    Covered              
            bin <reading_add,auto[216:219]>               273          1          -    Covered              
            bin <reading_add,auto[212:215]>               260          1          -    Covered              
            bin <reading_add,auto[208:211]>               260          1          -    Covered              
            bin <reading_add,auto[204:207]>               260          1          -    Covered              
            bin <reading_add,auto[200:203]>               273          1          -    Covered              
            bin <reading_add,auto[196:199]>               247          1          -    Covered              
            bin <reading_add,auto[192:195]>               273          1          -    Covered              
            bin <reading_add,auto[188:191]>               260          1          -    Covered              
            bin <reading_add,auto[184:187]>               273          1          -    Covered              
            bin <reading_add,auto[180:183]>               273          1          -    Covered              
            bin <reading_add,auto[176:179]>               247          1          -    Covered              
            bin <reading_add,auto[172:175]>               260          1          -    Covered              
            bin <reading_add,auto[168:171]>               260          1          -    Covered              
            bin <reading_add,auto[164:167]>               260          1          -    Covered              
            bin <reading_add,auto[160:163]>               273          1          -    Covered              
            bin <reading_add,auto[156:159]>               260          1          -    Covered              
            bin <reading_add,auto[152:155]>               247          1          -    Covered              
            bin <reading_add,auto[148:151]>               247          1          -    Covered              
            bin <reading_add,auto[144:147]>               273          1          -    Covered              
            bin <reading_add,auto[140:143]>               260          1          -    Covered              
            bin <reading_add,auto[136:139]>               273          1          -    Covered              
            bin <reading_add,auto[132:135]>               286          1          -    Covered              
            bin <reading_add,auto[128:131]>               273          1          -    Covered              
            bin <reading_add,auto[124:127]>               260          1          -    Covered              
            bin <reading_add,auto[120:123]>               260          1          -    Covered              
            bin <reading_add,auto[116:119]>               260          1          -    Covered              
            bin <reading_add,auto[112:115]>               273          1          -    Covered              
            bin <reading_add,auto[108:111]>               260          1          -    Covered              
            bin <reading_add,auto[104:107]>               273          1          -    Covered              
            bin <reading_add,auto[100:103]>               247          1          -    Covered              
            bin <reading_add,auto[96:99]>                 260          1          -    Covered              
            bin <reading_add,auto[92:95]>                 273          1          -    Covered              
            bin <reading_add,auto[88:91]>                 286          1          -    Covered              
            bin <reading_add,auto[84:87]>                 260          1          -    Covered              
            bin <reading_add,auto[80:83]>                 260          1          -    Covered              
            bin <reading_add,auto[76:79]>                 260          1          -    Covered              
            bin <reading_add,auto[72:75]>                 273          1          -    Covered              
            bin <reading_add,auto[68:71]>                 260          1          -    Covered              
            bin <reading_add,auto[64:67]>                 260          1          -    Covered              
            bin <reading_add,auto[60:63]>                 234          1          -    Covered              
            bin <reading_add,auto[56:59]>                 260          1          -    Covered              
            bin <reading_add,auto[52:55]>                 273          1          -    Covered              
            bin <reading_add,auto[48:51]>                 260          1          -    Covered              
            bin <reading_add,auto[44:47]>                 286          1          -    Covered              
            bin <reading_add,auto[40:43]>                 247          1          -    Covered              
            bin <reading_add,auto[36:39]>                 260          1          -    Covered              
            bin <reading_add,auto[32:35]>                 195          1          -    Covered              
            bin <reading_add,auto[28:31]>                 260          1          -    Covered              
            bin <reading_add,auto[24:27]>                 247          1          -    Covered              
            bin <reading_add,auto[20:23]>                 260          1          -    Covered              
            bin <reading_add,auto[16:19]>                 273          1          -    Covered              
            bin <reading_add,auto[12:15]>                 286          1          -    Covered              
            bin <reading_add,auto[8:11]>                  273          1          -    Covered              
            bin <reading_add,auto[4:7]>                   247          1          -    Covered              
            bin <reading_add,auto[0:3]>                   260          1          -    Covered              
    Cross Receiving                                   100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <reading_data,auto[252:255]>              339          1          -    Covered              
            bin <reading_data,auto[248:251]>              350          1          -    Covered              
            bin <reading_data,auto[244:247]>              350          1          -    Covered              
            bin <reading_data,auto[240:243]>              361          1          -    Covered              
            bin <reading_data,auto[236:239]>              339          1          -    Covered              
            bin <reading_data,auto[232:235]>              346          1          -    Covered              
            bin <reading_data,auto[228:231]>              352          1          -    Covered              
            bin <reading_data,auto[224:227]>              343          1          -    Covered              
            bin <reading_data,auto[220:223]>              371          1          -    Covered              
            bin <reading_data,auto[216:219]>              332          1          -    Covered              
            bin <reading_data,auto[212:215]>              349          1          -    Covered              
            bin <reading_data,auto[208:211]>              331          1          -    Covered              
            bin <reading_data,auto[204:207]>              343          1          -    Covered              
            bin <reading_data,auto[200:203]>              355          1          -    Covered              
            bin <reading_data,auto[196:199]>              333          1          -    Covered              
            bin <reading_data,auto[192:195]>              360          1          -    Covered              
            bin <reading_data,auto[188:191]>              344          1          -    Covered              
            bin <reading_data,auto[184:187]>              358          1          -    Covered              
            bin <reading_data,auto[180:183]>              352          1          -    Covered              
            bin <reading_data,auto[176:179]>              348          1          -    Covered              
            bin <reading_data,auto[172:175]>              379          1          -    Covered              
            bin <reading_data,auto[168:171]>              348          1          -    Covered              
            bin <reading_data,auto[164:167]>              336          1          -    Covered              
            bin <reading_data,auto[160:163]>              328          1          -    Covered              
            bin <reading_data,auto[156:159]>              337          1          -    Covered              
            bin <reading_data,auto[152:155]>              310          1          -    Covered              
            bin <reading_data,auto[148:151]>              347          1          -    Covered              
            bin <reading_data,auto[144:147]>              351          1          -    Covered              
            bin <reading_data,auto[140:143]>              334          1          -    Covered              
            bin <reading_data,auto[136:139]>              335          1          -    Covered              
            bin <reading_data,auto[132:135]>              353          1          -    Covered              
            bin <reading_data,auto[128:131]>              353          1          -    Covered              
            bin <reading_data,auto[124:127]>              350          1          -    Covered              
            bin <reading_data,auto[120:123]>              347          1          -    Covered              
            bin <reading_data,auto[116:119]>              349          1          -    Covered              
            bin <reading_data,auto[112:115]>              334          1          -    Covered              
            bin <reading_data,auto[108:111]>              364          1          -    Covered              
            bin <reading_data,auto[104:107]>              347          1          -    Covered              
            bin <reading_data,auto[100:103]>              332          1          -    Covered              
            bin <reading_data,auto[96:99]>                364          1          -    Covered              
            bin <reading_data,auto[92:95]>                345          1          -    Covered              
            bin <reading_data,auto[88:91]>                382          1          -    Covered              
            bin <reading_data,auto[84:87]>                363          1          -    Covered              
            bin <reading_data,auto[80:83]>                319          1          -    Covered              
            bin <reading_data,auto[76:79]>                318          1          -    Covered              
            bin <reading_data,auto[72:75]>                343          1          -    Covered              
            bin <reading_data,auto[68:71]>                336          1          -    Covered              
            bin <reading_data,auto[64:67]>                346          1          -    Covered              
            bin <reading_data,auto[60:63]>                325          1          -    Covered              
            bin <reading_data,auto[56:59]>                311          1          -    Covered              
            bin <reading_data,auto[52:55]>                347          1          -    Covered              
            bin <reading_data,auto[48:51]>                348          1          -    Covered              
            bin <reading_data,auto[44:47]>                348          1          -    Covered              
            bin <reading_data,auto[40:43]>                334          1          -    Covered              
            bin <reading_data,auto[36:39]>                339          1          -    Covered              
            bin <reading_data,auto[32:35]>                298          1          -    Covered              
            bin <reading_data,auto[28:31]>                341          1          -    Covered              
            bin <reading_data,auto[24:27]>                357          1          -    Covered              
            bin <reading_data,auto[20:23]>                335          1          -    Covered              
            bin <reading_data,auto[16:19]>                328          1          -    Covered              
            bin <reading_data,auto[12:15]>                364          1          -    Covered              
            bin <reading_data,auto[8:11]>                 342          1          -    Covered              
            bin <reading_data,auto[4:7]>                  339          1          -    Covered              
            bin <reading_data,auto[0:3]>                  343          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

