$date
	Wed Jan 17 19:23:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_Dual_Port_RAM $end
$var wire 8 ! data_out_B [7:0] $end
$var wire 8 " data_out_A [7:0] $end
$var reg 2 # address_A [1:0] $end
$var reg 2 $ address_B [1:0] $end
$var reg 1 % clk_A $end
$var reg 1 & clk_B $end
$var reg 8 ' data_in_A [7:0] $end
$var reg 8 ( data_in_B [7:0] $end
$var reg 1 ) reset $end
$var reg 1 * we_A $end
$var reg 1 + we_B $end
$scope module dut $end
$var wire 2 , address_A [1:0] $end
$var wire 2 - address_B [1:0] $end
$var wire 1 % clk_A $end
$var wire 1 & clk_B $end
$var wire 8 . data_in_A [7:0] $end
$var wire 8 / data_in_B [7:0] $end
$var wire 1 ) reset $end
$var wire 1 * we_A $end
$var wire 1 + we_B $end
$var parameter 32 0 Data_width $end
$var parameter 32 1 address_width $end
$var parameter 32 2 memory_addressibility $end
$var reg 8 3 data_out_A [7:0] $end
$var reg 8 4 data_out_B [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 5 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 7 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 8 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 2
b10 1
b1000 0
$end
#0
$dumpvars
b100 8
b100 7
b100 6
b100 5
bx 4
bx 3
b10111011 /
b10101010 .
b1 -
b0 ,
0+
0*
1)
b10111011 (
b10101010 '
1&
1%
b1 $
b0 #
bx "
bx !
$end
#5
0%
#10
b100 7
b100 5
1%
0&
#15
0%
#20
b0 "
b0 3
b0 !
b0 4
1%
1&
0)
#25
0%
#30
1%
0&
b1010101 '
b1010101 .
1*
#35
0%
#40
1%
1&
b1100110 (
b1100110 /
1+
#45
0%
#50
1%
0&
#55
0%
#60
b1010101 "
b1010101 3
b1100110 !
b1100110 4
1%
1&
0+
0*
#65
0%
#70
1%
0&
#75
0%
#80
1%
1&
#85
0%
#90
1%
0&
#95
0%
#100
1%
1&
#105
0%
#110
1%
0&
#115
0%
#120
1%
1&
#125
0%
#130
1%
0&
