 
****************************************
Report : qor
Design : SCC_4LC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:43:20 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.48
  Critical Path Slack:          -0.08
  Critical Path Clk Period:      0.40
  Total Negative Slack:         -5.14
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                776
  Buf/Inv Cell Count:             177
  Buf Cell Count:                  24
  Inv Cell Count:                 153
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       776
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1528.127983
  Noncombinational Area:     0.000000
  Buf/Inv Area:            196.727999
  Total Buffer Area:            46.70
  Total Inverter Area:         150.02
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1528.127983
  Design Area:            1528.127983


  Design Rules
  -----------------------------------
  Total Number of Nets:           847
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.60
  Logic Optimization:                 34.35
  Mapping Optimization:              128.93
  -----------------------------------------
  Overall Compile Time:              186.52
  Overall Compile Wall Clock Time:   187.10

  --------------------------------------------------------------------

  Design  WNS: 0.08  TNS: 5.14  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
