

# 100DAYSOFRTL  
Collection of Basic and essentials RTL Design and verification codes.
The Design modules will be implemented in all possible modelling styles of verilog.
I have used Modelsim software & EDA Playground for RTL Simulation.

# VERILOG 

The DUT and TESTBENCH Modules are coded under a single.v file.

[DAY 1]: Asynchronous Counters.

[DAY 1 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%201%5D%3A%20Asynchronos%20Counters.)

[DAY 2]: Bidirectional Shift Register.

[DAY 2 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY2%5D:%20Bidirectionalshiftregister)

[DAY 3]: Johnson Counter.

[DAY 3 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY3%5D:Johnsoncounter)

[DAY 4]: BCD TO Seven Segment Display Controller.

[DAY 4 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY4%5D%3ABCD_TO_7SEGMENT)

[DAY 5]: D FLIPFLOP.

[DAY 5 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY5%5D:D_FLIP_FLOP)

[DAY 6]: ONE HOT TO BINARY ENCODER.

[DAY 6 REPOSITRY]( https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY6%5D:ONE%20HOT%20TO%20BINARY%20ENCODER.)

[DAY 7]: Binary Gray Converters.

[DAY 7 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY7%5D:Binary%20%26%20Gray%20Converters)

[Day 8]: Synchronous Counter(Ringcounter).

[DAY 8 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY8%5D:Ringcounter)

[Day 9]:  Full Adder.

[DAY 9 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY9%5D:Fulladder)

[Day 10]: Mealey Sequence Detector.

[DAY 10 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY10%5D:Mealy_Sequence_Detector)

[Day 11]: Decoder Combinatinal Circuit.

[DAY 11 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2011%5D:DECODER)

[Day 12]: Fulladder cum Sub.

[DAY 12 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDay12%5D:Fulladdercumsub)

[Day 13]: N bit Counters.

[DAY 13 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY13%5D:N-bit-counter)

[Day 14]: Clock Divide by even number.

[DAY 14 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY14%5D:Clock_Divider_by_even)

[Day 15]: Demux 1:4.  

[DAY 15 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDay%2015%5D:Demultiplexer)

[Day 16]: Parity Generators.

[DAY 16 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDay%2016%5D:%20Parity%20Generators)

[Day 17]: Moore Sequence Detector.  

[DAY 17 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY3%5D:Johnsoncounter)     

[Day 18]: 

[DAY 18 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY3%5D:Johnsoncounter)       

[DAY 19]:Serial in Serial out Shift Register.  

[DAY 19 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2019%5D:Serial%20in%20Serial%20out%20Shift%20Register)  

[Day 20]: Parallel in Serial Out Shift Register.          

[DAY 20 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2020%5DParalle%20in%20Serial%20out%20Shift%20Register)  
  
[Day 21]:       

[DAY 21 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2021%5D%3ADLatch)

[Day 22]:      

[DAY 22 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2022%5D:Comparator) 

[Day 23]: BCD Counter.    

[DAY 23 REPOSITRY]()    

[Day 24]: Input Majority Circuit.     

[DAY 24 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/blob/main/%5BDay%2024%5D:%20Input%20majoritymajority.v)   

[Day 25]: BCD Adder.

[DAY 25 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2025%5DBCD%20Adder)

[Day 26]: Parallel in Serial  Out Register.

[DAY 26 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2020%5DParalle%20in%20Serial%20out%20Shift%20Register)

[Day 27]: JK Flip Flop.

[DAY 27 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/Day%5B27%5D%20JK%20FF)

[Day 28]: D-Latch using Mux 2:1.

[DAY 28 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/blob/main/%5BDAY%2028%5D:/d_latch_using_mux.v)

[Day 29]: 3X1 Mux using 2:1 Mux.

[DAY 29 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/blob/main/%5BDAY%2029%5D:/1_3x1_mux.v)

[Day 30]: 8 bit barrel shift register.

[DAY 30 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/blob/main/%5BDAY%2030%5D:/1_barrelshifter_8bit.v)

[Day 31]: 4bit Carry Look ahead adder.

[DAY 31 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/tree/main/%5BDAY%2031%5D:)

[Day 32]: Tri state Buffer.

[DAY 32 REPOSITRY](https://github.com/kalai-rajan/100DaysofRTL/blob/main/%5BDAY32%5D:/a_tristate_buffer.v)

# SYSTEM VERILOG

[Day 33]: TB to display Hello world.

https://www.edaplayground.com/x/s8KU

[Day 34]: TB to verify Logic Datatype.

https://www.edaplayground.com/x/FgHV

[Day 35]: TB to verify Packed Struct

https://www.edaplayground.com/x/ngHn

[Day 36]: TB to verify unpacked Struct

 https://www.edaplayground.com/x/JMdh

[Day 37]: TB to verify functions

https://www.edaplayground.com/x/aMcA

[Day 38]: TB to verify automatic & static functions

https://edaplayground.com/x/8JGF

[Day 39]:  TB to verify pass by value and pass by reference

https://www.edaplayground.com/x/6UrW

[Day 40]: TB to verify Interface

https://www.edaplayground.com/x/gczL

[Day 41]: TB to verify shallow copy and handle assignment.

https://www.edaplayground.com/x/RTjw

[Day 42]: TB to verify Deep Copy.

https://www.edaplayground.com/x/RFji

[Day 43]: TB to verify Inheritance.

https://www.edaplayground.com/x/r2wL

[Day 44]: TB to verify polymorphism.

https://www.edaplayground.com/x/RtkM

[Day 45]: TB to verify Parameterized Classes.

https://www.edaplayground.com/x/jMn3

[Day 46]:  TB to verify Randomization.

https://www.edaplayground.com/x/DFFw

[Day 47]: TB to verify fork_join_any

https://www.edaplayground.com/x/Er68

[Day 48]: TB to verify fork_join_none

https://www.edaplayground.com/x/JzVZ

[Day 49]: TB to verify clocking blocks

https://www.edaplayground.com/x/LMY7

[Day 50]: TB to verify fork_join.

https://www.edaplayground.com/x/Gesv

[Day 51]:  TB to verify events.

https://www.edaplayground.com/x/VJQ6

[Day 52]: TB to verify mailbox.

https://www.edaplayground.com/x/LQLQ

[Day 53]: TB to verify mailbox to send transaction class data.

https://www.edaplayground.com/x/LSLS

[Day 54]: TB to verify parameterized mailbox.

https://www.edaplayground.com/x/hJ2w

[Day 55]: TB to verify wait fork

https://www.edaplayground.com/x/vrKs

[Day 56]: TB to verify 4-bit Full Adder.

https://www.edaplayground.com/x/vBCB

[Day 57]: TB to verify D Flip Flop.

https://www.edaplayground.com/x/juiN

[Day 58]: TB to verify 4-Bit Full Sbractor.

https://www.edaplayground.com/x/aCed

[Day 59]:  TB to verify Gray to Binary converters.

 https://www.edaplayground.com/x/nrVX

[Day 60]: TB to verify 4*1 Multiplexers.

https://www.edaplayground.com/x/LrVr

[Day 61]: TB to verify 3:8 Decoders.

https://www.edaplayground.com/x/NXFj

[Day 62]: TB to verify Gray to Binary Converter.

https://www.edaplayground.com/x/g3jm

[Day 63]: TB to verify 1:4 Demultiplexer.

https://www.edaplayground.com/x/w97_

[Day 64]: TB to verify priority encoder.

https://www.edaplayground.com/x/TpL9

[Day 65]: TB to Verify Counter

https://lnkd.in/g33K4249

[Day 66]: TB to Verify JK Flip Flop.

https://www.edaplayground.com/x/jznr

[Day 67]: TB to Verify T Flip Flop.

https://www.edaplayground.com/x/87FM

[Day 67]: TB to Verify T Flip Flop.

https://www.edaplayground.com/x/LReC











