
---------- Begin Simulation Statistics ----------
final_tick                               258583314500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682400                       # Number of bytes of host memory used
host_op_rate                                   464164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   396.79                       # Real time elapsed on the host
host_tick_rate                              651691505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258583                       # Number of seconds simulated
sim_ticks                                258583314500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955658                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561001                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562143                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570399                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2736                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.171666                       # CPI: cycles per instruction
system.cpu.discardedOps                          4308                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895301                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086503                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       299911335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.193361                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        517166629                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       217255294                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1299639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2615916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2634092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            284                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1299513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              112                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3932207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3932207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669645824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669645824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316291                       # Request fanout histogram
system.membus.respLayer1.occupancy        22745642250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23408357000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2615652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           271                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3950855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3951400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674093056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674163200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1299909                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332675328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2617217                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000128                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011330                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2616881     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    336      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2617217                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6581614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5926670492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1219500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1000                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1009                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                1000                       # number of overall hits
system.l2.overall_hits::total                    1009                       # number of overall hits
system.l2.demand_misses::.cpu.inst                262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316037                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               262                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316037                       # number of overall misses
system.l2.overall_misses::total               1316299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26468500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 155082905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155109374000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26468500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 155082905500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155109374000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1317037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1317308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1317037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1317308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999234                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999234                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101024.809160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117840.839961                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117837.492849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101024.809160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117840.839961                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117837.492849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1299513                       # number of writebacks
system.l2.writebacks::total                   1299513                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 141921913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141945762000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 141921913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141945762000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999228                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91024.809160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107841.022880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107837.675712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91024.809160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107841.022880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107837.675712                       # average overall mshr miss latency
system.l2.replacements                        1299909                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 155064885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155064885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117841.474165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117841.474165                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 141906115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141906115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107841.474165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107841.474165                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101024.809160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101024.809160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23848500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23848500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91024.809160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91024.809160                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18020000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18020000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.237389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.237389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       112625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       112625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.225519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103934.210526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103934.210526                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16123.570470                       # Cycle average of tags in use
system.l2.tags.total_refs                     2634032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.024296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.719443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16118.826730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11247                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6584373                       # Number of tag accesses
system.l2.tags.data_accesses                  6584373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336903424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336970496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332675328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332675328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1299513                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1299513                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            259383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1302881528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1303140911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       259383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1286530527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1286530527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1286530527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           259383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1302881528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2589671438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5198052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001698266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7678627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4934046                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1299513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            324933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            325036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324780                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 214849110000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26325820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            313570935000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40805.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59555.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4765574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4625473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 158274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 161957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 279916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 280073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 284729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 284756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 284269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 284289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 284291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 284288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 284288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 284270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 284268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 284268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 166284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 166124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1072137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    624.587701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   460.030668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.847224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8286      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       235486     21.96%     22.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       197967     18.46%     41.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17020      1.59%     42.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60394      5.63%     48.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16582      1.55%     49.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49439      4.61%     54.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15410      1.44%     56.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       471553     43.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1072137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.522157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.180262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.645416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       284259    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.286007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.268424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.821764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4220      1.48%      1.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.00%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           236095     83.06%     84.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3619      1.27%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            36282     12.76%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3540      1.25%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              492      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284262                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336970496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332673344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336970496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332675328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1303.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1286.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1303.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1286.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  258583283000                       # Total gap between requests
system.mem_ctrls.avgGap                      98854.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336903424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332673344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 259382.551924091764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1302881528.343933343887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1286522854.899827718735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5198052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     44272000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 313526663000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6098234409000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42244.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59559.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1173176.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3827018580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2034108615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18793451040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13564149120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20412194400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62757044460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46447955520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167835921735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.059364                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 117850945500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8634600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 132097769000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3828046740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2034651300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799819920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13569499620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20412194400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62768168010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46438588320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167850968310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.117553                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 117824350500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8634600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 132124364000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31734074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31734074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31734074                       # number of overall hits
system.cpu.icache.overall_hits::total        31734074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          271                       # number of overall misses
system.cpu.icache.overall_misses::total           271                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27267000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27267000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27267000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27267000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31734345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31734345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31734345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31734345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100616.236162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100616.236162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100616.236162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100616.236162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26996000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26996000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26996000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26996000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99616.236162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99616.236162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99616.236162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99616.236162                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31734074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31734074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31734345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31734345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100616.236162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100616.236162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26996000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26996000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99616.236162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99616.236162                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           232.113285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31734345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          117100.904059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   232.113285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.453346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.453346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         126937651                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        126937651                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83748444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83748444                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83748489                       # number of overall hits
system.cpu.dcache.overall_hits::total        83748489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2632168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2632168                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2632194                       # number of overall misses
system.cpu.dcache.overall_misses::total       2632194                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 321260819000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321260819000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 321260819000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321260819000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122051.791147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122051.791147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122050.585557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122050.585557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1316139                       # number of writebacks
system.cpu.dcache.writebacks::total           1316139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315141                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315141                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1317027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1317027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1317037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1317037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157067654500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157067654500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157069116500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157069116500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119259.251709                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119259.251709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119259.456264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119259.456264                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25581500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25581500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37345.255474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37345.255474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34802.710843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34802.710843                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 321235237500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 321235237500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 122073.841062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122073.841062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157044545500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157044545500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119301.853288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119301.853288                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.366197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.366197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       146200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       146200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.929658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1317037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.588614                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.929658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174078539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174078539                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 258583314500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
