$comment
	File created using the following command:
		vcd file FPGACode.msim.vcd -direction
$end
$date
	Tue Aug 12 10:36:42 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module fpgacode_vhd_vec_tst $end
$var wire 1 ! CLK_20M $end
$var wire 1 " CLK_LOCKED $end
$var wire 1 # ETH0_RX_N $end
$var wire 1 $ ETH0_RX_P $end
$var wire 1 % MAIN_CLK $end
$var wire 1 & TEST_DIFF_OUT $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_CLK_20M $end
$var wire 1 1 ww_MAIN_CLK $end
$var wire 1 2 ww_CLK_LOCKED $end
$var wire 1 3 ww_TEST_DIFF_OUT $end
$var wire 1 4 ww_ETH0_RX_P $end
$var wire 1 5 ww_ETH0_RX_N $end
$var wire 1 6 \inst|altpll_component|auto_generated|pll1_INCLK_bus\ [1] $end
$var wire 1 7 \inst|altpll_component|auto_generated|pll1_INCLK_bus\ [0] $end
$var wire 1 8 \inst|altpll_component|auto_generated|pll1_CLK_bus\ [4] $end
$var wire 1 9 \inst|altpll_component|auto_generated|pll1_CLK_bus\ [3] $end
$var wire 1 : \inst|altpll_component|auto_generated|pll1_CLK_bus\ [2] $end
$var wire 1 ; \inst|altpll_component|auto_generated|pll1_CLK_bus\ [1] $end
$var wire 1 < \inst|altpll_component|auto_generated|pll1_CLK_bus\ [0] $end
$var wire 1 = \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_20M_INCLK_bus\ [3] $end
$var wire 1 > \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_20M_INCLK_bus\ [2] $end
$var wire 1 ? \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_20M_INCLK_bus\ [1] $end
$var wire 1 @ \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_20M_INCLK_bus\ [0] $end
$var wire 1 A \~ALTERA_ASDO_DATA1~~ibuf_o\ $end
$var wire 1 B \~ALTERA_ASDO_DATA1~~padout\ $end
$var wire 1 C \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ $end
$var wire 1 D \~ALTERA_FLASH_nCE_nCSO~~padout\ $end
$var wire 1 E \~ALTERA_DCLK~~padout\ $end
$var wire 1 F \~ALTERA_DATA0~~ibuf_o\ $end
$var wire 1 G \~ALTERA_DATA0~~padout\ $end
$var wire 1 H \~ALTERA_nCEO~~padout\ $end
$var wire 1 I \~ALTERA_DCLK~~obuf_o\ $end
$var wire 1 J \~ALTERA_nCEO~~obuf_o\ $end
$var wire 1 K \MAIN_CLK~input_o\ $end
$var wire 1 L \inst|altpll_component|auto_generated|wire_pll1_fbout\ $end
$var wire 1 M \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_20M_outclk\ $end
$var wire 1 N \inst|altpll_component|auto_generated|wire_pll1_locked\ $end
$var wire 1 O \ETH0_RX_P~input_o\ $end
$var wire 1 P \ETH0_RX_N~input_o\ $end
$var wire 1 Q \inst4|O~combout\ $end
$var wire 1 R \inst|altpll_component|auto_generated|wire_pll1_clk\ [4] $end
$var wire 1 S \inst|altpll_component|auto_generated|wire_pll1_clk\ [3] $end
$var wire 1 T \inst|altpll_component|auto_generated|wire_pll1_clk\ [2] $end
$var wire 1 U \inst|altpll_component|auto_generated|wire_pll1_clk\ [1] $end
$var wire 1 V \inst|altpll_component|auto_generated|wire_pll1_clk\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
1$
0%
1&
0'
1(
x)
1*
1+
1,
1-
1.
1/
x0
01
02
13
14
05
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
0K
xL
xM
0N
1O
0P
1Q
x8
x9
x:
x;
x<
06
07
1=
1>
1?
x@
xR
xS
xT
xU
xV
$end
#834
1L
#10834
0L
#20000
1%
11
1K
17
#20834
1L
#30834
0L
#40000
0%
01
0K
07
#40834
1L
#50000
0$
04
0O
0Q
03
0&
#50834
0L
#60000
1%
11
1K
17
#60834
1L
#80000
0%
01
0K
07
#80834
0L
#100000
1%
1$
1#
11
14
15
1P
1O
1K
17
#100834
1L
#120000
0%
01
0K
07
#120834
0L
#140000
1%
11
1K
17
#140834
1L
#150000
0$
04
0O
#160000
0%
01
0K
07
#160417
0L
#180000
1%
11
1L
1N
18
19
1:
1;
1<
1K
1R
1S
1T
1U
1V
17
1@
12
1M
1"
10
1!
#190000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#200000
0%
1$
0#
01
14
05
0L
0P
1O
0K
07
1Q
13
1&
#220000
1%
11
1L
1K
17
#240000
0%
01
0L
18
19
1:
1;
1<
0K
1R
1S
1T
1U
1V
07
1@
1M
10
1!
#250000
0$
04
0O
0Q
03
0&
#260000
1%
11
1L
1K
17
#280000
0%
01
0L
0K
07
#290000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#300000
1%
1$
1#
11
14
15
1L
1P
1O
1K
17
#320000
0%
01
0L
0K
07
#340000
1%
11
1L
18
19
1:
1;
1<
1K
1R
1S
1T
1U
1V
17
1@
1M
10
1!
#350000
0$
04
0O
#360000
0%
01
0L
0K
07
#380000
1%
11
1L
1K
17
#390000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#400000
0%
1$
0#
01
14
05
0L
0P
1O
0K
07
1Q
13
1&
#420000
1%
11
1L
1K
17
#440000
0%
01
0L
18
19
1:
1;
1<
0K
1R
1S
1T
1U
1V
07
1@
1M
10
1!
#450000
0$
04
0O
0Q
03
0&
#460000
1%
11
1L
1K
17
#480000
0%
01
0L
0K
07
#490000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#500000
1%
1$
1#
11
14
15
1L
1P
1O
1K
17
#520000
0%
01
0L
0K
07
#540000
1%
11
1L
18
19
1:
1;
1<
1K
1R
1S
1T
1U
1V
17
1@
1M
10
1!
#550000
0$
04
0O
#560000
0%
01
0L
0K
07
#580000
1%
11
1L
1K
17
#590000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#600000
0%
1$
0#
01
14
05
0L
0P
1O
0K
07
1Q
13
1&
#620000
1%
11
1L
1K
17
#640000
0%
01
0L
18
19
1:
1;
1<
0K
1R
1S
1T
1U
1V
07
1@
1M
10
1!
#650000
0$
04
0O
0Q
03
0&
#660000
1%
11
1L
1K
17
#680000
0%
01
0L
0K
07
#690000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#700000
1%
1$
1#
11
14
15
1L
1P
1O
1K
17
#720000
0%
01
0L
0K
07
#740000
1%
11
1L
18
19
1:
1;
1<
1K
1R
1S
1T
1U
1V
17
1@
1M
10
1!
#750000
0$
04
0O
#760000
0%
01
0L
0K
07
#780000
1%
11
1L
1K
17
#790000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#800000
0%
1$
0#
01
14
05
0L
0P
1O
0K
07
1Q
13
1&
#820000
1%
11
1L
1K
17
#840000
0%
01
0L
18
19
1:
1;
1<
0K
1R
1S
1T
1U
1V
07
1@
1M
10
1!
#850000
0$
04
0O
0Q
03
0&
#860000
1%
11
1L
1K
17
#880000
0%
01
0L
0K
07
#890000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#900000
1%
1$
1#
11
14
15
1L
1P
1O
1K
17
#920000
0%
01
0L
0K
07
#940000
1%
11
1L
18
19
1:
1;
1<
1K
1R
1S
1T
1U
1V
17
1@
1M
10
1!
#950000
0$
04
0O
#960000
0%
01
0L
0K
07
#980000
1%
11
1L
1K
17
#990000
08
09
0:
0;
0<
0R
0S
0T
0U
0V
0@
0M
00
0!
#1000000
0L
#1020000
1L
#1040000
0L
18
19
1:
1;
1<
1R
1S
1T
1U
1V
1@
1M
10
1!
#1060000
1L
0N
x8
x9
x:
x;
x<
xR
xS
xT
xU
xV
0L
x@
02
xM
0"
x0
x!
#1000000
