// Seed: 3756395543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout tri0 id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_24;
  assign id_8 = id_9;
  assign id_9 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input wand id_2
    , id_23,
    input wire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wand id_11,
    input uwire id_12,
    output wand id_13,
    input uwire id_14,
    input tri id_15,
    input wire id_16,
    input wor id_17,
    output uwire id_18,
    output supply1 id_19,
    input wand id_20,
    output wor id_21
);
  logic id_24;
  ;
  nor primCall (
      id_7,
      id_24,
      id_9,
      id_16,
      id_5,
      id_8,
      id_6,
      id_14,
      id_2,
      id_17,
      id_11,
      id_3,
      id_0,
      id_12,
      id_20,
      id_23
  );
  assign id_23 = 1'b0 == -1;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_23,
      id_24,
      id_24,
      id_23,
      id_23,
      id_24
  );
  wire id_25;
  always @(posedge id_5) $unsigned(11);
  ;
endmodule
