
<html><head><title>Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="astha" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669027" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="User-Defined Nettypes, SystemVerilog Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669027" />
<meta name="NextFile" content="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections.html" title="Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections">Using_the_Built-In_EE_Package_ ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" title="Enabling_Net_Aliasing_for_SV-UDN_Connections">Enabling_Net_Aliasing_for_SV-U ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077873"></span>In addition to the built-in connect modules,&#160;you can create custom user-defined nettype (UDN) with resolution function and connect modules (user-defined connect modules)&#160;to connect a design that has SystemVerilog user-defined nettype (UDN) to electrical net connections.</p>

<p>To use custom UDNs, do the following:</p>
<ol><li><a href="#UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077900">Create a Custom User-Defined Nettype</a>: Create your own&#160;<code>*.sv</code>&#160;package file and define the custom user-defined nettype (UDN) with resolution function in this file.</li><li>(Optional)&#160;<a href="#UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077901">Creating Custom Connect Module</a>:&#160;Create custom connect module that contains connect module definitions and discipline definitions to suit your design requirements.</li><li><a href="#UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077902">Specify UDN in the AMSD Control Block</a>: Specify the user-defined nettype and connect module parameters for the UDN-Electrical connections in the AMSD control file.</li></ol><h3 id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077900CreatingCustomUser-DefinedNettype"><span class="confluence-anchor-link" id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077900"></span>Creating Custom User-Defined Nettype</h3>

<p>You can create your own&#160;<code>*.sv</code>&#160;package file and define the custom user-defined nettype (UDN) with resolution function in this file.</p>

<p>A UDN is declared with the System Verilog keyword&#160;<code>nettype</code>, and must include a data type with a resolution function. Use the&#160;<code>with</code>&#160;keyword to specify the resolution function. For example, the following declares a user-defined nettype,&#160;<code>myNT</code>&#160;with datatype&#160;<code>myT</code>&#160;and a UDR,&#160;<code>RESFUNC</code>:</p>

<p><code>nettype myT myNT with RESFUNC;</code></p>

<p>The following is an example of a custom UDN with resolution function:</p>

<p><code>// udn_package</code> <br /><code>//</code></p>

<p><code>package udn_package;</code></p>

<p><code>&#160; typedef struct {</code> <br /><code>real r;</code> <br /><code>} myT;</code></p>

<p><code>&#160; &#160;function automatic myT RESFUNC(input myT drivers[]);</code> <br /><code>begin</code></p>

<p><code>&#160;&#160;&#160;&#160; RESFUNC.r = 0.0;</code> <br /><code>&#160;&#160;&#160;&#160; foreach (drivers[j]) begin</code></p>

<p><code>&#160; &#160; &#160; &#160; // $display(&quot;\nRESFUNC : drivers[%0d].r = {%0f} &quot;, j, drivers[j].r);</code></p>

<p><code>&#160; &#160; &#160; &#160; if (drivers[j].r === `wrealZState) continue;</code></p>

<p><code>&#160; &#160; &#160; &#160; else RESFUNC.r += drivers[j].r;</code></p>

<p><code>&#160;&#160;&#160;&#160; end</code></p>

<p><code>&#160;&#160;&#160;&#160;end</code></p>

<p><code>endfunction</code></p>

<p><code>nettype myT myNT with RESFUNC;</code></p>

<p><code>endpackage</code></p>
<h3 id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077901CreatingCustomConnectModule"><span class="confluence-anchor-link" id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077901"></span>Creating Custom Connect Module</h3>

<p>You can create custom connect module that contains connect module definitions and discipline definitions to suit your design requirements. And, you must save the file with the SystemVerilog-AMS file extension&#160;<code>.svams</code>.</p>

<p>The following must be specified in the custom connect module file:</p>
<ul><li>Import the custom udn_package (UDN). This is the&#160;<code>.sv</code>&#160;file in which you have defined your custom user-defined type and user-defined resolution function.</li></ul><ul><li>Specify the custom connect module name and logic. The name of the custom connect module must be based on the port direction. For instance, the following is an example of an Electrical-to-UDN connection, and the name of the custom module is&#160;<code>E_2_myNT</code>.<br /><br /></li></ul><div class="pbi_avoid">
<p><strong>Bidirectional SystemVerilog-AMS Connect Module</strong></p>

<p><code>`include &quot;disciplines.vams&quot;</code></p>

<p><code>import udn_package::*;</code></p>

<p><code>connectmodule E_2_myNT (Ain, Dout); // input electrical Ain, output myNT Dout</code></p>

<p><code>&#160; input Ain;</code> <br /><code>&#160; electrical Ain;</code> <br /><code>&#160; output Dout;</code> <br /><code>&#160; myNT Dout;</code> <br /><code>parameter real vss=0 ;// from (-inf:inf); // Voltage of negative supply</code></p>

<p><code>...</code></p>

<p><code>endconnectmodule</code></p>
</div>
<div class="pbi_avoid">
<p><strong>top.sv</strong></p>

<p>The following example (<code>
        top.sv
      </code>) illustrates how a custom connect module is inserted between the custom UDN&#160;<code>myNT</code>&#160;and the electrical port&#160;<code>sigout</code>, which is declared in<code>&#160;elect_sine_driver&#160;</code>(See<a href="#UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1078265">&#160;Example, analog.vams</a>).</p>

<p><code>import udn_package::*;</code></p>

<p><code>module top;</code> <br /><code>myNT nt1;</code> <br /><code>real myr;</code> <br /><code>elect_sine_driver sine_driver1 (nt1); // 0 to 10v sine wave driver</code> <br /><code>assign myr = nt1.r;</code></p>

<p><code>endmodule</code></p>
</div>

<p><code>
    <br />
  </code></p>
<div class="pbi_avoid">
<p><span class="confluence-anchor-link" id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1078265"></span> <strong>analog.vams</strong></p>

<p><code>`timescale 1ns / 1ns</code></p>

<p><code>`include &quot;disciplines.vams&quot;</code></p>

<p><code>module elect_sine_driver (sigout);</code></p>

<p><code>output sigout;</code> <br /><code>electrical sigout;</code> <br /><code>electrical gnd;</code> <br /><code>ground gnd;</code></p>

<p><code>vsource #(.type(&quot;sine&quot;), .ampl(5.0), .dc(5.0), .freq(1.0M)) v0 (sigout, gnd);</code></p>

<p><code>endmodule</code></p>
</div>
<h3 id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077902SpecifyingUDNintheAMSDControlBlock"><span class="confluence-anchor-link" id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077902"></span>Specifying UDN in the AMSD Control Block</h3>

<p>After you declare the custom UDN and connect module, you must specify the user-defined nettype and connect module parameters for the UDN-Electrical connections in the AMSD control file. It is defined using the <code>ie</code> card statement in an amsd block.</p>

<p>The following example defines the connect module insertion for the custom nettype&#160;<code>myNT</code>. You can also customize parameters named&#160;&#160;<code>Ts</code>,&#160;<code>Ra</code>,&#160;<code>MaxIter</code>,&#160;<code>Vtol</code>,&#160;<code>Itol</code>,&#160;<code>Rrel</code>,&#160;<code>Roff</code>,&#160;<code>Vx</code>,&#160;<code>Rx</code>.</p>
<div class="pbi_avoid">
<p><strong>The AMSD Control File</strong></p>

<p><strong> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368518/475368519.png" data-linked-resource-container-id="475368518" data-linked-resource-container-version="4" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="wrealModeling_xcelium.22.1.3.png" data-linked-resource-id="475368519" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368518/475368519.png" width="640px" /></span> </strong></p>
</div>

<p>A sample AMSD control file,&#160;<code>amscf.scs</code>&#160;is available at,&#160;<code>&lt;</code> <em> <code>your_install_dir</code> </em> <code>&gt;/tools/affirma_ams/dms/EE_pkg_examples.</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>If you are using the built-in UDN, you do not have to explicitly specify the nettype parameter in the <code>ie</code> card statement. The tool automatically identifies the built-in UDN.</p>
</div>
</div>
<h5 id="UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-RelatedTopics">Related Topics</h5><ul><li><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html">SystemVerilog User Defined Nettype and Electrical Connections</a></li><li><a class="external-link" href="https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V0000090zyDUAQ&amp;pageName=ArticleContent&amp;sq=005d0000001T48sAAC_20181010102454985" rel="nofollow" style="letter-spacing: 0.0px;">Modeling Electrical Behavior in System Verilog - RNM</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections.html" id="prev" title="Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections">Using_the_Built-In_EE_Package_ ...</a></em></b><b><em><a href="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" id="nex" title="Enabling_Net_Aliasing_for_SV-UDN_Connections">Enabling_Net_Aliasing_for_SV-U ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>