<head>
<link rel="stylesheet" type="text/css" href="qrc:///StyleSheets/Help/general.css">
<meta charset="UTF-8">
</head>
<body>
	<p>The <strong>Programmable Time Delay (PDLY)</strong> logic cells can generate a delay that is selectable from one of four timings (time1 in figure below) configured in the GreenPAK Designer. The programmable time delay cells can generate one of four different delay patterns, rising edge detection, falling edge detection, both edge detection and both edge delay. See the timing diagrams below for further information.</p>

	<h4>Description</h4><hr>

	<center><p style="text-align:center;"><img alt="" src="pdly531.png" /><br />
<em><strong>Figure 1.</strong></em></p></center>

	<h4>Parameters</h4><hr>

	<h3>Mode:</h3>

	<p style="margin-left:2em;">Chose how the programmable delay should behave.</p>

	<h3>Delay:</h3>

	<p style="margin-left:2em;">If ‘Both edge delay’ Mode was chosen, use this parameter to pick the length of the delay.</p>

	<h4>Information</h4><hr>

	<h3>Delay and Pulse Width:</h3>

	<p style="margin-left:2em;">Pulse width(ns) is the typical width of the output high pulse. Delay(ns) is the typical propogation delay from input to output at the respective VDDs.</p>
</body>