{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707255579308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707255579319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 00:39:39 2024 " "Processing started: Wed Feb 07 00:39:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707255579319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255579319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FBGA -c FBGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255579319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707255580371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707255580371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/fbga/fbga_main/fbga.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/fbga/fbga_main/fbga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBGA " "Found entity 1: FBGA" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/wb_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/wb_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MUX4_1 " "Found entity 1: WB_MUX4_1" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/WB_MUX4_1.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/WB_MUX4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/stack_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/stack_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_Memory " "Found entity 1: Stack_Memory" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Stack_Memory.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Stack_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/sign_extend.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(248) " "Verilog HDL information at RegisterFile.v(248): always construct contains both blocking and non-blocking assignments" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 248 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707255593691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/registerfile.v 4 4 " "Found 4 design units, including 4 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593693 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegFile_decoder " "Found entity 2: RegFile_decoder" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593693 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegFile_regn " "Found entity 3: RegFile_regn" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593693 ""} { "Info" "ISGN_ENTITY_NAME" "4 Stack_regn " "Found entity 4: Stack_regn" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RAM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(16) " "Verilog HDL information at PC.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/PC.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/PC.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707255593729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/PC.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mux5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mux5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bit " "Found entity 1: MUX5bit" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/MUX5bit.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/MUX5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/MUX4_1.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/MUX4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/MUX2_1.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/MUX2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/MEM_WB_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JUMP.v(18) " "Verilog HDL warning at JUMP.v(18): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/JUMP.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/JUMP.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUMP " "Found entity 1: JUMP" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/JUMP.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593784 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "INST_MEM.v(38) " "Verilog HDL syntax warning at INST_MEM.v(38): extra block comment delimiter characters /* within block comment" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 38 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1707255593788 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "INST_MEM.v(114) " "Verilog HDL syntax warning at INST_MEM.v(114): extra block comment delimiter characters /* within block comment" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 114 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1707255593789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(49) " "Verilog HDL warning at IF_ID_Register.v(49): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593804 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(50) " "Verilog HDL warning at IF_ID_Register.v(50): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(51) " "Verilog HDL warning at IF_ID_Register.v(51): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(52) " "Verilog HDL warning at IF_ID_Register.v(52): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(53) " "Verilog HDL warning at IF_ID_Register.v(53): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(54) " "Verilog HDL warning at IF_ID_Register.v(54): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(55) " "Verilog HDL warning at IF_ID_Register.v(55): extended using \"x\" or \"z\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Hazard_Unit.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Hazard_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/forwardingunit_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/forwardingunit_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit_JUMP " "Found entity 1: ForwardingUnit_JUMP" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ForwardingUnit_JUMP.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ForwardingUnit_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ForwardingUnit.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Register " "Found entity 1: EX_MEM_Register" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/EX_MEM_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/EX_MEM_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ControlUnit.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/branch_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/branch.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Branch.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(11) " "Verilog HDL information at alu_control.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707255593918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/phase3_fbga/mips-pipeline-full-mips-datapath/modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/adder.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255593942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255593942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FBGA " "Elaborating entity \"FBGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707255594311 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(214) " "Verilog HDL Case Statement warning at FBGA.v(214): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 214 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(238) " "Verilog HDL Case Statement warning at FBGA.v(238): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 238 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(255) " "Verilog HDL Case Statement warning at FBGA.v(255): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 255 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(260) " "Verilog HDL Case Statement warning at FBGA.v(260): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 260 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(277) " "Verilog HDL Case Statement warning at FBGA.v(277): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 277 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(282) " "Verilog HDL Case Statement warning at FBGA.v(282): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 282 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "FBGA.v(299) " "Verilog HDL Case Statement warning at FBGA.v(299): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 299 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1707255594362 "|FBGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main Main:m_dut " "Elaborating entity \"Main\" for hierarchy \"Main:m_dut\"" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "m_dut" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Main:m_dut\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"Main:m_dut\|PC:pc_inst\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "pc_inst" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Main:m_dut\|adder:add " "Elaborating entity \"adder\" for hierarchy \"Main:m_dut\|adder:add\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "add" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM Main:m_dut\|INST_MEM:inst_mem " "Elaborating entity \"INST_MEM\" for hierarchy \"Main:m_dut\|INST_MEM:inst_mem\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "inst_mem" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594450 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 INST_MEM.v(95) " "Net \"inst_mem.data_a\" at INST_MEM.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707255594470 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 INST_MEM.v(95) " "Net \"inst_mem.waddr_a\" at INST_MEM.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707255594471 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 INST_MEM.v(95) " "Net \"inst_mem.we_a\" at INST_MEM.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707255594471 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register Main:m_dut\|IF_ID_Register:IF_ID_R " "Elaborating entity \"IF_ID_Register\" for hierarchy \"Main:m_dut\|IF_ID_Register:IF_ID_R\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "IF_ID_R" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend Main:m_dut\|sign_extend:extender " "Elaborating entity \"sign_extend\" for hierarchy \"Main:m_dut\|sign_extend:extender\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "extender" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Main:m_dut\|ControlUnit:control_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"Main:m_dut\|ControlUnit:control_inst\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "control_inst" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_opcode ControlUnit.v(17) " "Verilog HDL or VHDL warning at ControlUnit.v(17): object \"reset_opcode\" assigned a value but never read" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ControlUnit.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ControlUnit.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707255594529 "|FBGA|Main:m_dut|ControlUnit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Main:m_dut\|RegisterFile:reg_file_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "reg_file_inst" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_decoder Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex " "Elaborating entity \"RegFile_decoder\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "dex" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_regn Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_regn:Reg_0 " "Elaborating entity \"RegFile_regn\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_regn:Reg_0\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "Reg_0" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_regn Main:m_dut\|RegisterFile:reg_file_inst\|Stack_regn:Reg_29 " "Elaborating entity \"Stack_regn\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|Stack_regn:Reg_29\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "Reg_29" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_Memory Main:m_dut\|RegisterFile:reg_file_inst\|Stack_Memory:MIPS_Stack " "Elaborating entity \"Stack_Memory\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|Stack_Memory:MIPS_Stack\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "MIPS_Stack" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit Main:m_dut\|ForwardingUnit:Forwarding_Branch " "Elaborating entity \"ForwardingUnit\" for hierarchy \"Main:m_dut\|ForwardingUnit:Forwarding_Branch\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "Forwarding_Branch" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 Main:m_dut\|MUX4_1:Branch_Forwarding_A_MUX " "Elaborating entity \"MUX4_1\" for hierarchy \"Main:m_dut\|MUX4_1:Branch_Forwarding_A_MUX\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "Branch_Forwarding_A_MUX" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch Main:m_dut\|Branch:Branch_Unit " "Elaborating entity \"Branch\" for hierarchy \"Main:m_dut\|Branch:Branch_Unit\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "Branch_Unit" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit_JUMP Main:m_dut\|ForwardingUnit_JUMP:JUMP_Forwarding " "Elaborating entity \"ForwardingUnit_JUMP\" for hierarchy \"Main:m_dut\|ForwardingUnit_JUMP:JUMP_Forwarding\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "JUMP_Forwarding" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 Main:m_dut\|MUX2_1:JUMP_Forwarding_MUX " "Elaborating entity \"MUX2_1\" for hierarchy \"Main:m_dut\|MUX2_1:JUMP_Forwarding_MUX\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "JUMP_Forwarding_MUX" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP Main:m_dut\|JUMP:Jump_Unit " "Elaborating entity \"JUMP\" for hierarchy \"Main:m_dut\|JUMP:Jump_Unit\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "Jump_Unit" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Main:m_dut\|Hazard_Unit:Hazard_unit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Main:m_dut\|Hazard_Unit:Hazard_unit\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "Hazard_unit" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register Main:m_dut\|ID_EX_Register:ID_EX_R " "Elaborating entity \"ID_EX_Register\" for hierarchy \"Main:m_dut\|ID_EX_Register:ID_EX_R\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "ID_EX_R" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control Main:m_dut\|alu_control:alu_ctrl " "Elaborating entity \"alu_control\" for hierarchy \"Main:m_dut\|alu_control:alu_ctrl\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "alu_ctrl" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594684 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_type alu_control.v(11) " "Verilog HDL Always Construct warning at alu_control.v(11): inferring latch(es) for variable \"branch_type\", which holds its previous value in one or more paths through the always construct" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707255594687 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_type\[0\] alu_control.v(15) " "Inferred latch for \"branch_type\[0\]\" at alu_control.v(15)" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255594687 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_type\[1\] alu_control.v(15) " "Inferred latch for \"branch_type\[1\]\" at alu_control.v(15)" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255594687 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_type\[2\] alu_control.v(15) " "Inferred latch for \"branch_type\[2\]\" at alu_control.v(15)" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255594687 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bit Main:m_dut\|MUX5bit:mux_inst " "Elaborating entity \"MUX5bit\" for hierarchy \"Main:m_dut\|MUX5bit:mux_inst\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "mux_inst" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Main:m_dut\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Main:m_dut\|ALU:alu\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "alu" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Overflow ALU.v(12) " "Verilog HDL or VHDL warning at ALU.v(12): object \"Overflow\" assigned a value but never read" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707255594714 "|FBGA|Main:m_dut|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut ALU.v(13) " "Verilog HDL or VHDL warning at ALU.v(13): object \"CarryOut\" assigned a value but never read" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707255594714 "|FBGA|Main:m_dut|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Register Main:m_dut\|EX_MEM_Register:EX_MEM_R " "Elaborating entity \"EX_MEM_Register\" for hierarchy \"Main:m_dut\|EX_MEM_Register:EX_MEM_R\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "EX_MEM_R" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Main:m_dut\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"Main:m_dut\|RAM:ram\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "ram" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register Main:m_dut\|MEM_WB_Register:MEM_WB_R " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"Main:m_dut\|MEM_WB_Register:MEM_WB_R\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "MEM_WB_R" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MUX4_1 Main:m_dut\|WB_MUX4_1:Write_back " "Elaborating entity \"WB_MUX4_1\" for hierarchy \"Main:m_dut\|WB_MUX4_1:Write_back\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "Write_back" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255594745 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Main:m_dut\|INST_MEM:inst_mem\|inst_mem " "RAM logic \"Main:m_dut\|INST_MEM:inst_mem\|inst_mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" "inst_mem" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/INST_MEM.v" 95 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1707255596129 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex\|Ram0 " "RAM logic \"Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" "Ram0" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/RegisterFile.v" 172 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1707255596129 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1707255596129 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Main:m_dut\|RAM:ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Main:m_dut\|RAM:ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707255597267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707255597267 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707255597267 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Main:m_dut\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Main:m_dut\|ALU:alu\|Mult0\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "Mult0" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707255597269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Main:m_dut\|ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Main:m_dut\|ALU:alu\|Div0\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "Div0" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707255597269 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707255597269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main:m_dut\|RAM:ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Main:m_dut\|RAM:ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255597547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main:m_dut\|RAM:ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Main:m_dut\|RAM:ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597548 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707255597548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q171 " "Found entity 1: altsyncram_q171" {  } { { "db/altsyncram_q171.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/altsyncram_q171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255597644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255597644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255597741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597742 ""}  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707255597742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255597823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255597823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main:m_dut\|ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Main:m_dut\|ALU:alu\|lpm_divide:Div0\"" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255597914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main:m_dut\|ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"Main:m_dut\|ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707255597914 ""}  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707255597914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255597988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255597988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255598035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255598035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255598148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255598148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255598272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255598272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707255598343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255598343 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/mult_tns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 24 -1 0 } } { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 526 0 0 } } { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707255598527 "|FBGA|Main:m_dut|ALU:alu|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/CPU/Phase3_FBGA/FBGA/db/mult_tns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../MIPS-pipeline-full-mips-datapath/Modules/ALU.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ALU.v" 24 -1 0 } } { "../MIPS-pipeline-full-mips-datapath/Modules/Main.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/Main.v" 526 0 0 } } { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707255598527 "|FBGA|Main:m_dut|ALU:alu|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1707255598527 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1707255598527 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707255599017 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1707255599074 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1707255599074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[1\] " "Latch Main:m_dut\|alu_control:alu_ctrl\|branch_type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707255599084 ""}  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707255599084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\] " "Latch Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707255599084 ""}  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707255599084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[0\] " "Latch Main:m_dut\|alu_control:alu_ctrl\|branch_type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707255599084 ""}  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707255599084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707255601266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707255604416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPU/Phase3_FBGA/FBGA/output_files/FBGA.map.smsg " "Generated suppressed messages file D:/CPU/Phase3_FBGA/FBGA/output_files/FBGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255604589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707255604961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707255604961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707255605376 "|FBGA|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707255605376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3980 " "Implemented 3980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707255605377 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707255605377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3891 " "Implemented 3891 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707255605377 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707255605377 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1707255605377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707255605377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707255605418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 00:40:05 2024 " "Processing ended: Wed Feb 07 00:40:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707255605418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707255605418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707255605418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707255605418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707255607184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707255607194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 00:40:06 2024 " "Processing started: Wed Feb 07 00:40:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707255607194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707255607194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FBGA -c FBGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707255607194 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707255607515 ""}
{ "Info" "0" "" "Project  = FBGA" {  } {  } 0 0 "Project  = FBGA" 0 0 "Fitter" 0 0 1707255607516 ""}
{ "Info" "0" "" "Revision = FBGA" {  } {  } 0 0 "Revision = FBGA" 0 0 "Fitter" 0 0 1707255607516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707255607672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707255607672 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FBGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FBGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707255607708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707255607766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707255607766 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Main:m_dut\|RAM:ram\|altsyncram:mem_rtl_0\|altsyncram_q171:auto_generated\|ram_block1a16 " "Atom \"Main:m_dut\|RAM:ram\|altsyncram:mem_rtl_0\|altsyncram_q171:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1707255607840 "|FBGA|Main:m_dut|RAM:ram|altsyncram:mem_rtl_0|altsyncram_q171:auto_generated|ram_block1a16"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1707255607840 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707255608096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707255608134 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707255608854 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707255608854 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707255608909 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707255608909 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707255608913 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707255608913 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707255608913 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707255608913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707255608922 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707255609217 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707255611002 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FBGA.sdc " "Synopsys Design Constraints File file not found: 'FBGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707255611005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707255611006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707255611059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707255611061 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707255611064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707255611388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[2\] " "Destination node Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[2\]" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707255611388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Destination node Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "../MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/ID_EX_Register.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707255611388 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707255611388 ""}  } { { "../../FBGA/FBGA_MAIN/FBGA.v" "" { Text "D:/CPU/FBGA/FBGA_MAIN/FBGA.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707255611388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\]~17  " "Automatically promoted node Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707255611388 ""}  } { { "../MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" "" { Text "D:/CPU/Phase3_FBGA/MIPS-pipeline-full-mips-datapath/Modules/alu_control.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 0 { 0 ""} 0 7203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707255611388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707255612294 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707255612301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707255612302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707255612308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707255612315 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707255612323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707255612539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707255612543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707255612543 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Ram_en " "Node \"Ram_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ram_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707255612980 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1707255612980 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707255612981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707255613007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707255615040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707255615995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707255616061 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707255626536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707255626536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707255627693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/CPU/Phase3_FBGA/FBGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707255631968 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707255631968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707255669377 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707255669377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707255669380 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.57 " "Total time spent on timing analysis during the Fitter is 3.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707255669701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707255669728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707255672300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707255672303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707255675427 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707255676852 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1707255677439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPU/Phase3_FBGA/FBGA/output_files/FBGA.fit.smsg " "Generated suppressed messages file D:/CPU/Phase3_FBGA/FBGA/output_files/FBGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707255677705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5775 " "Peak virtual memory: 5775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707255678684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 00:41:18 2024 " "Processing ended: Wed Feb 07 00:41:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707255678684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707255678684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707255678684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707255678684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707255680266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707255680277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 00:41:20 2024 " "Processing started: Wed Feb 07 00:41:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707255680277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707255680277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FBGA -c FBGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707255680277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707255680823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707255683122 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707255683281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707255684410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 00:41:24 2024 " "Processing ended: Wed Feb 07 00:41:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707255684410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707255684410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707255684410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707255684410 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707255685081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707255686134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707255686145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 00:41:25 2024 " "Processing started: Wed Feb 07 00:41:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707255686145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707255686145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FBGA -c FBGA " "Command: quartus_sta FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707255686145 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1707255686456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707255687244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707255687244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255687288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255687288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707255687688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FBGA.sdc " "Synopsys Design Constraints File file not found: 'FBGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707255687791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255687791 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707255687808 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " "create_clock -period 1.000 -name Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707255687808 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707255687808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707255687831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707255687832 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707255687833 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707255687845 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1707255687888 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707255687915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -123.669 " "Worst-case setup slack is -123.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -123.669           -8123.368 clk  " " -123.669           -8123.368 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.441              -9.253 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "   -3.441              -9.253 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255687918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.510 " "Worst-case hold slack is -0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -1.984 clk  " "   -0.510              -1.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    1.119               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255687945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707255687948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707255687952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1405.867 clk  " "   -3.000           -1405.867 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.421               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255687954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255687954 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707255687986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707255688024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707255691544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707255691858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707255691930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -112.165 " "Worst-case setup slack is -112.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -112.165           -7442.093 clk  " " -112.165           -7442.093 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101              -8.350 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "   -3.101              -8.350 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255691933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.534 " "Worst-case hold slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -1.891 clk  " "   -0.534              -1.891 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    1.050               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255691964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707255691967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707255691971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1405.511 clk  " "   -3.000           -1405.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.383               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255691974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255691974 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707255692006 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707255692324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707255692347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.370 " "Worst-case setup slack is -50.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.370           -3079.792 clk  " "  -50.370           -3079.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402              -3.495 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "   -1.402              -3.495 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255692398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.408 " "Worst-case hold slack is -0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -1.539 clk  " "   -0.408              -1.539 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.403               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255692424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707255692427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707255692432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1048.762 clk  " "   -3.000           -1048.762 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.415               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707255692436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707255692436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707255694006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707255694009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707255694085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 00:41:34 2024 " "Processing ended: Wed Feb 07 00:41:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707255694085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707255694085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707255694085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707255694085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707255695644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707255695654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 00:41:35 2024 " "Processing started: Wed Feb 07 00:41:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707255695654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707255695654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FBGA -c FBGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707255695654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707255696912 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1707255697016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FBGA.vo D:/CPU/Phase3_FBGA/FBGA/simulation/modelsim/ simulation " "Generated file FBGA.vo in folder \"D:/CPU/Phase3_FBGA/FBGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707255697989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707255698067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 00:41:38 2024 " "Processing ended: Wed Feb 07 00:41:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707255698067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707255698067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707255698067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707255698067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707255698725 ""}
