<profile>

<section name = "Vivado HLS Report for 'apply_rotary_pos_emb'" level="0">
<item name = "Date">Tue Dec  3 19:15:44 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention_full.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.510 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13122, 13122, 0.131 ms, 0.131 ms, 13122, 13122, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- APPLY_ROTARY_POS_EMB_LOOP_1">2336, 2336, 146, -, -, 16, no</column>
<column name=" + APPLY_ROTARY_POS_EMB_LOOP_3">144, 144, 3, -, -, 48, no</column>
<column name="- APPLY_ROTARY_POS_EMB_LOOP_4">10784, 10784, 674, -, -, 16, no</column>
<column name=" + APPLY_ROTARY_POS_EMB_LOOP_6">672, 672, 7, -, -, 96, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 8, 0, 515, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">12, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 197, -</column>
<column name="Register">-, -, 892, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 3, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cos_tab_V_5_U">apply_rotary_pos_g8j, 1, 0, 0, 0, 96, 17, 1, 1632</column>
<column name="sin_tab_V_5_U">apply_rotary_pos_hbi, 1, 0, 0, 0, 96, 17, 1, 1632</column>
<column name="rotated_q_0_V_U">apply_rotary_pos_ibs, 5, 0, 0, 0, 1536, 40, 1, 61440</column>
<column name="rotated_k_0_V_U">apply_rotary_pos_ibs, 5, 0, 0, 0, 1536, 40, 1, 61440</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1118_4_fu_1579_p2">*, 2, 0, 29, 40, 17</column>
<column name="mul_ln1118_5_fu_1725_p2">*, 2, 0, 29, 17, 40</column>
<column name="mul_ln1118_6_fu_1733_p2">*, 2, 0, 29, 17, 40</column>
<column name="mul_ln1118_fu_1567_p2">*, 2, 0, 29, 40, 17</column>
<column name="add_ln1116_fu_1546_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln1192_1_fu_1738_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_fu_1585_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1265_fu_1425_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln170_fu_1394_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln171_fu_1415_p2">+, 0, 0, 15, 7, 6</column>
<column name="add_ln182_fu_1530_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln203_fu_1404_p2">+, 0, 0, 12, 12, 12</column>
<column name="i_2_fu_1456_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_fu_1352_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln1116_fu_1518_p2">-, 0, 0, 12, 12, 12</column>
<column name="sub_ln1265_fu_1378_p2">-, 0, 0, 12, 12, 12</column>
<column name="sub_ln703_35_fu_1443_p2">-, 0, 0, 47, 1, 40</column>
<column name="sub_ln703_fu_1436_p2">-, 0, 0, 47, 1, 40</column>
<column name="icmp_ln168_fu_1346_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln170_fu_1388_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="icmp_ln180_fu_1450_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln182_fu_1524_p2">icmp, 0, 0, 11, 7, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="i14_0_reg_1314">9, 2, 5, 10</column>
<column name="i_0_reg_1292">9, 2, 5, 10</column>
<column name="input_k_0_V_address0">15, 3, 11, 33</column>
<column name="input_q_0_V_address0">15, 3, 11, 33</column>
<column name="k16_0_0_reg_1326">9, 2, 7, 14</column>
<column name="k_0_0_reg_1303">9, 2, 6, 12</column>
<column name="rotated_k_0_V_address0">21, 4, 11, 44</column>
<column name="rotated_k_0_V_d0">15, 3, 40, 120</column>
<column name="rotated_q_0_V_address0">21, 4, 11, 44</column>
<column name="rotated_q_0_V_d0">15, 3, 40, 120</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln170_reg_1770">6, 0, 6, 0</column>
<column name="add_ln182_reg_1983">7, 0, 7, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="cos_tab_V_5_load_reg_2023">17, 0, 17, 0</column>
<column name="i14_0_reg_1314">5, 0, 5, 0</column>
<column name="i_0_reg_1292">5, 0, 5, 0</column>
<column name="i_2_reg_1810">5, 0, 5, 0</column>
<column name="i_reg_1756">5, 0, 5, 0</column>
<column name="input_k_0_V_addr_2_reg_1993">11, 0, 11, 0</column>
<column name="k16_0_0_reg_1326">7, 0, 7, 0</column>
<column name="k_0_0_reg_1303">6, 0, 6, 0</column>
<column name="mul_ln1118_4_reg_2053">56, 0, 56, 0</column>
<column name="mul_ln1118_5_reg_2066">56, 0, 56, 0</column>
<column name="mul_ln1118_6_reg_2071">56, 0, 56, 0</column>
<column name="mul_ln1118_reg_2043">56, 0, 56, 0</column>
<column name="output_k_0_V_addr_reg_1998">11, 0, 11, 0</column>
<column name="output_q_32_0_0_V_1_reg_1820">4, 0, 4, 0</column>
<column name="output_q_33_0_0_V_1_reg_1825">4, 0, 4, 0</column>
<column name="output_q_34_0_0_V_1_reg_1830">4, 0, 4, 0</column>
<column name="output_q_35_0_0_V_1_reg_1835">4, 0, 4, 0</column>
<column name="output_q_36_0_0_V_1_reg_1840">4, 0, 4, 0</column>
<column name="output_q_37_0_0_V_1_reg_1845">4, 0, 4, 0</column>
<column name="output_q_38_0_0_V_1_reg_1850">4, 0, 4, 0</column>
<column name="output_q_39_0_0_V_1_reg_1855">4, 0, 4, 0</column>
<column name="output_q_40_0_0_V_1_reg_1860">4, 0, 4, 0</column>
<column name="output_q_41_0_0_V_1_reg_1865">4, 0, 4, 0</column>
<column name="output_q_42_0_0_V_1_reg_1870">4, 0, 4, 0</column>
<column name="output_q_43_0_0_V_1_reg_1875">4, 0, 4, 0</column>
<column name="output_q_44_0_0_V_1_reg_1880">4, 0, 4, 0</column>
<column name="output_q_45_0_0_V_1_reg_1885">4, 0, 4, 0</column>
<column name="output_q_46_0_0_V_1_reg_1890">4, 0, 4, 0</column>
<column name="output_q_47_0_0_V_1_reg_1895">4, 0, 4, 0</column>
<column name="output_q_48_0_0_V_1_reg_1900">4, 0, 4, 0</column>
<column name="output_q_49_0_0_V_1_reg_1905">4, 0, 4, 0</column>
<column name="output_q_50_0_0_V_1_reg_1910">4, 0, 4, 0</column>
<column name="output_q_51_0_0_V_1_reg_1915">4, 0, 4, 0</column>
<column name="output_q_52_0_0_V_1_reg_1920">4, 0, 4, 0</column>
<column name="output_q_53_0_0_V_1_reg_1925">4, 0, 4, 0</column>
<column name="output_q_54_0_0_V_1_reg_1930">4, 0, 4, 0</column>
<column name="output_q_55_0_0_V_1_reg_1935">4, 0, 4, 0</column>
<column name="output_q_56_0_0_V_1_reg_1940">4, 0, 4, 0</column>
<column name="output_q_57_0_0_V_1_reg_1945">4, 0, 4, 0</column>
<column name="output_q_58_0_0_V_1_reg_1950">4, 0, 4, 0</column>
<column name="output_q_59_0_0_V_1_reg_1955">4, 0, 4, 0</column>
<column name="output_q_60_0_0_V_1_reg_1960">4, 0, 4, 0</column>
<column name="output_q_61_0_0_V_1_reg_1965">4, 0, 4, 0</column>
<column name="output_q_62_0_0_V_1_reg_1970">4, 0, 4, 0</column>
<column name="output_q_63_0_0_V_1_reg_1975">4, 0, 4, 0</column>
<column name="reg_1338">40, 0, 40, 0</column>
<column name="reg_1342">40, 0, 40, 0</column>
<column name="rotated_k_0_V_addr_2_reg_2008">11, 0, 11, 0</column>
<column name="rotated_k_0_V_load_reg_2061">40, 0, 40, 0</column>
<column name="rotated_q_0_V_load_reg_2033">40, 0, 40, 0</column>
<column name="sext_ln1118_5_reg_2038">56, 0, 56, 0</column>
<column name="sext_ln1118_7_reg_2048">56, 0, 56, 0</column>
<column name="sext_ln1265_reg_1791">64, 0, 64, 0</column>
<column name="sext_ln203_reg_1775">64, 0, 64, 0</column>
<column name="sin_tab_V_5_load_reg_2028">17, 0, 17, 0</column>
<column name="sub_ln1116_reg_1815">7, 0, 12, 5</column>
<column name="sub_ln1265_reg_1761">7, 0, 12, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, apply_rotary_pos_emb, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, apply_rotary_pos_emb, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, apply_rotary_pos_emb, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, apply_rotary_pos_emb, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, apply_rotary_pos_emb, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, apply_rotary_pos_emb, return value</column>
<column name="input_q_0_V_address0">out, 11, ap_memory, input_q_0_V, array</column>
<column name="input_q_0_V_ce0">out, 1, ap_memory, input_q_0_V, array</column>
<column name="input_q_0_V_q0">in, 40, ap_memory, input_q_0_V, array</column>
<column name="input_q_0_V_address1">out, 11, ap_memory, input_q_0_V, array</column>
<column name="input_q_0_V_ce1">out, 1, ap_memory, input_q_0_V, array</column>
<column name="input_q_0_V_q1">in, 40, ap_memory, input_q_0_V, array</column>
<column name="input_k_0_V_address0">out, 11, ap_memory, input_k_0_V, array</column>
<column name="input_k_0_V_ce0">out, 1, ap_memory, input_k_0_V, array</column>
<column name="input_k_0_V_q0">in, 40, ap_memory, input_k_0_V, array</column>
<column name="input_k_0_V_address1">out, 11, ap_memory, input_k_0_V, array</column>
<column name="input_k_0_V_ce1">out, 1, ap_memory, input_k_0_V, array</column>
<column name="input_k_0_V_q1">in, 40, ap_memory, input_k_0_V, array</column>
<column name="output_q_0_0_V_address0">out, 5, ap_memory, output_q_0_0_V, array</column>
<column name="output_q_0_0_V_ce0">out, 1, ap_memory, output_q_0_0_V, array</column>
<column name="output_q_0_0_V_we0">out, 1, ap_memory, output_q_0_0_V, array</column>
<column name="output_q_0_0_V_d0">out, 40, ap_memory, output_q_0_0_V, array</column>
<column name="output_q_1_0_V_address0">out, 5, ap_memory, output_q_1_0_V, array</column>
<column name="output_q_1_0_V_ce0">out, 1, ap_memory, output_q_1_0_V, array</column>
<column name="output_q_1_0_V_we0">out, 1, ap_memory, output_q_1_0_V, array</column>
<column name="output_q_1_0_V_d0">out, 40, ap_memory, output_q_1_0_V, array</column>
<column name="output_q_2_0_V_address0">out, 5, ap_memory, output_q_2_0_V, array</column>
<column name="output_q_2_0_V_ce0">out, 1, ap_memory, output_q_2_0_V, array</column>
<column name="output_q_2_0_V_we0">out, 1, ap_memory, output_q_2_0_V, array</column>
<column name="output_q_2_0_V_d0">out, 40, ap_memory, output_q_2_0_V, array</column>
<column name="output_q_3_0_V_address0">out, 5, ap_memory, output_q_3_0_V, array</column>
<column name="output_q_3_0_V_ce0">out, 1, ap_memory, output_q_3_0_V, array</column>
<column name="output_q_3_0_V_we0">out, 1, ap_memory, output_q_3_0_V, array</column>
<column name="output_q_3_0_V_d0">out, 40, ap_memory, output_q_3_0_V, array</column>
<column name="output_q_4_0_V_address0">out, 5, ap_memory, output_q_4_0_V, array</column>
<column name="output_q_4_0_V_ce0">out, 1, ap_memory, output_q_4_0_V, array</column>
<column name="output_q_4_0_V_we0">out, 1, ap_memory, output_q_4_0_V, array</column>
<column name="output_q_4_0_V_d0">out, 40, ap_memory, output_q_4_0_V, array</column>
<column name="output_q_5_0_V_address0">out, 5, ap_memory, output_q_5_0_V, array</column>
<column name="output_q_5_0_V_ce0">out, 1, ap_memory, output_q_5_0_V, array</column>
<column name="output_q_5_0_V_we0">out, 1, ap_memory, output_q_5_0_V, array</column>
<column name="output_q_5_0_V_d0">out, 40, ap_memory, output_q_5_0_V, array</column>
<column name="output_q_6_0_V_address0">out, 5, ap_memory, output_q_6_0_V, array</column>
<column name="output_q_6_0_V_ce0">out, 1, ap_memory, output_q_6_0_V, array</column>
<column name="output_q_6_0_V_we0">out, 1, ap_memory, output_q_6_0_V, array</column>
<column name="output_q_6_0_V_d0">out, 40, ap_memory, output_q_6_0_V, array</column>
<column name="output_q_7_0_V_address0">out, 5, ap_memory, output_q_7_0_V, array</column>
<column name="output_q_7_0_V_ce0">out, 1, ap_memory, output_q_7_0_V, array</column>
<column name="output_q_7_0_V_we0">out, 1, ap_memory, output_q_7_0_V, array</column>
<column name="output_q_7_0_V_d0">out, 40, ap_memory, output_q_7_0_V, array</column>
<column name="output_q_8_0_V_address0">out, 5, ap_memory, output_q_8_0_V, array</column>
<column name="output_q_8_0_V_ce0">out, 1, ap_memory, output_q_8_0_V, array</column>
<column name="output_q_8_0_V_we0">out, 1, ap_memory, output_q_8_0_V, array</column>
<column name="output_q_8_0_V_d0">out, 40, ap_memory, output_q_8_0_V, array</column>
<column name="output_q_9_0_V_address0">out, 5, ap_memory, output_q_9_0_V, array</column>
<column name="output_q_9_0_V_ce0">out, 1, ap_memory, output_q_9_0_V, array</column>
<column name="output_q_9_0_V_we0">out, 1, ap_memory, output_q_9_0_V, array</column>
<column name="output_q_9_0_V_d0">out, 40, ap_memory, output_q_9_0_V, array</column>
<column name="output_q_10_0_V_address0">out, 5, ap_memory, output_q_10_0_V, array</column>
<column name="output_q_10_0_V_ce0">out, 1, ap_memory, output_q_10_0_V, array</column>
<column name="output_q_10_0_V_we0">out, 1, ap_memory, output_q_10_0_V, array</column>
<column name="output_q_10_0_V_d0">out, 40, ap_memory, output_q_10_0_V, array</column>
<column name="output_q_11_0_V_address0">out, 5, ap_memory, output_q_11_0_V, array</column>
<column name="output_q_11_0_V_ce0">out, 1, ap_memory, output_q_11_0_V, array</column>
<column name="output_q_11_0_V_we0">out, 1, ap_memory, output_q_11_0_V, array</column>
<column name="output_q_11_0_V_d0">out, 40, ap_memory, output_q_11_0_V, array</column>
<column name="output_q_12_0_V_address0">out, 5, ap_memory, output_q_12_0_V, array</column>
<column name="output_q_12_0_V_ce0">out, 1, ap_memory, output_q_12_0_V, array</column>
<column name="output_q_12_0_V_we0">out, 1, ap_memory, output_q_12_0_V, array</column>
<column name="output_q_12_0_V_d0">out, 40, ap_memory, output_q_12_0_V, array</column>
<column name="output_q_13_0_V_address0">out, 5, ap_memory, output_q_13_0_V, array</column>
<column name="output_q_13_0_V_ce0">out, 1, ap_memory, output_q_13_0_V, array</column>
<column name="output_q_13_0_V_we0">out, 1, ap_memory, output_q_13_0_V, array</column>
<column name="output_q_13_0_V_d0">out, 40, ap_memory, output_q_13_0_V, array</column>
<column name="output_q_14_0_V_address0">out, 5, ap_memory, output_q_14_0_V, array</column>
<column name="output_q_14_0_V_ce0">out, 1, ap_memory, output_q_14_0_V, array</column>
<column name="output_q_14_0_V_we0">out, 1, ap_memory, output_q_14_0_V, array</column>
<column name="output_q_14_0_V_d0">out, 40, ap_memory, output_q_14_0_V, array</column>
<column name="output_q_15_0_V_address0">out, 5, ap_memory, output_q_15_0_V, array</column>
<column name="output_q_15_0_V_ce0">out, 1, ap_memory, output_q_15_0_V, array</column>
<column name="output_q_15_0_V_we0">out, 1, ap_memory, output_q_15_0_V, array</column>
<column name="output_q_15_0_V_d0">out, 40, ap_memory, output_q_15_0_V, array</column>
<column name="output_q_16_0_V_address0">out, 5, ap_memory, output_q_16_0_V, array</column>
<column name="output_q_16_0_V_ce0">out, 1, ap_memory, output_q_16_0_V, array</column>
<column name="output_q_16_0_V_we0">out, 1, ap_memory, output_q_16_0_V, array</column>
<column name="output_q_16_0_V_d0">out, 40, ap_memory, output_q_16_0_V, array</column>
<column name="output_q_17_0_V_address0">out, 5, ap_memory, output_q_17_0_V, array</column>
<column name="output_q_17_0_V_ce0">out, 1, ap_memory, output_q_17_0_V, array</column>
<column name="output_q_17_0_V_we0">out, 1, ap_memory, output_q_17_0_V, array</column>
<column name="output_q_17_0_V_d0">out, 40, ap_memory, output_q_17_0_V, array</column>
<column name="output_q_18_0_V_address0">out, 5, ap_memory, output_q_18_0_V, array</column>
<column name="output_q_18_0_V_ce0">out, 1, ap_memory, output_q_18_0_V, array</column>
<column name="output_q_18_0_V_we0">out, 1, ap_memory, output_q_18_0_V, array</column>
<column name="output_q_18_0_V_d0">out, 40, ap_memory, output_q_18_0_V, array</column>
<column name="output_q_19_0_V_address0">out, 5, ap_memory, output_q_19_0_V, array</column>
<column name="output_q_19_0_V_ce0">out, 1, ap_memory, output_q_19_0_V, array</column>
<column name="output_q_19_0_V_we0">out, 1, ap_memory, output_q_19_0_V, array</column>
<column name="output_q_19_0_V_d0">out, 40, ap_memory, output_q_19_0_V, array</column>
<column name="output_q_20_0_V_address0">out, 5, ap_memory, output_q_20_0_V, array</column>
<column name="output_q_20_0_V_ce0">out, 1, ap_memory, output_q_20_0_V, array</column>
<column name="output_q_20_0_V_we0">out, 1, ap_memory, output_q_20_0_V, array</column>
<column name="output_q_20_0_V_d0">out, 40, ap_memory, output_q_20_0_V, array</column>
<column name="output_q_21_0_V_address0">out, 5, ap_memory, output_q_21_0_V, array</column>
<column name="output_q_21_0_V_ce0">out, 1, ap_memory, output_q_21_0_V, array</column>
<column name="output_q_21_0_V_we0">out, 1, ap_memory, output_q_21_0_V, array</column>
<column name="output_q_21_0_V_d0">out, 40, ap_memory, output_q_21_0_V, array</column>
<column name="output_q_22_0_V_address0">out, 5, ap_memory, output_q_22_0_V, array</column>
<column name="output_q_22_0_V_ce0">out, 1, ap_memory, output_q_22_0_V, array</column>
<column name="output_q_22_0_V_we0">out, 1, ap_memory, output_q_22_0_V, array</column>
<column name="output_q_22_0_V_d0">out, 40, ap_memory, output_q_22_0_V, array</column>
<column name="output_q_23_0_V_address0">out, 5, ap_memory, output_q_23_0_V, array</column>
<column name="output_q_23_0_V_ce0">out, 1, ap_memory, output_q_23_0_V, array</column>
<column name="output_q_23_0_V_we0">out, 1, ap_memory, output_q_23_0_V, array</column>
<column name="output_q_23_0_V_d0">out, 40, ap_memory, output_q_23_0_V, array</column>
<column name="output_q_24_0_V_address0">out, 5, ap_memory, output_q_24_0_V, array</column>
<column name="output_q_24_0_V_ce0">out, 1, ap_memory, output_q_24_0_V, array</column>
<column name="output_q_24_0_V_we0">out, 1, ap_memory, output_q_24_0_V, array</column>
<column name="output_q_24_0_V_d0">out, 40, ap_memory, output_q_24_0_V, array</column>
<column name="output_q_25_0_V_address0">out, 5, ap_memory, output_q_25_0_V, array</column>
<column name="output_q_25_0_V_ce0">out, 1, ap_memory, output_q_25_0_V, array</column>
<column name="output_q_25_0_V_we0">out, 1, ap_memory, output_q_25_0_V, array</column>
<column name="output_q_25_0_V_d0">out, 40, ap_memory, output_q_25_0_V, array</column>
<column name="output_q_26_0_V_address0">out, 5, ap_memory, output_q_26_0_V, array</column>
<column name="output_q_26_0_V_ce0">out, 1, ap_memory, output_q_26_0_V, array</column>
<column name="output_q_26_0_V_we0">out, 1, ap_memory, output_q_26_0_V, array</column>
<column name="output_q_26_0_V_d0">out, 40, ap_memory, output_q_26_0_V, array</column>
<column name="output_q_27_0_V_address0">out, 5, ap_memory, output_q_27_0_V, array</column>
<column name="output_q_27_0_V_ce0">out, 1, ap_memory, output_q_27_0_V, array</column>
<column name="output_q_27_0_V_we0">out, 1, ap_memory, output_q_27_0_V, array</column>
<column name="output_q_27_0_V_d0">out, 40, ap_memory, output_q_27_0_V, array</column>
<column name="output_q_28_0_V_address0">out, 5, ap_memory, output_q_28_0_V, array</column>
<column name="output_q_28_0_V_ce0">out, 1, ap_memory, output_q_28_0_V, array</column>
<column name="output_q_28_0_V_we0">out, 1, ap_memory, output_q_28_0_V, array</column>
<column name="output_q_28_0_V_d0">out, 40, ap_memory, output_q_28_0_V, array</column>
<column name="output_q_29_0_V_address0">out, 5, ap_memory, output_q_29_0_V, array</column>
<column name="output_q_29_0_V_ce0">out, 1, ap_memory, output_q_29_0_V, array</column>
<column name="output_q_29_0_V_we0">out, 1, ap_memory, output_q_29_0_V, array</column>
<column name="output_q_29_0_V_d0">out, 40, ap_memory, output_q_29_0_V, array</column>
<column name="output_q_30_0_V_address0">out, 5, ap_memory, output_q_30_0_V, array</column>
<column name="output_q_30_0_V_ce0">out, 1, ap_memory, output_q_30_0_V, array</column>
<column name="output_q_30_0_V_we0">out, 1, ap_memory, output_q_30_0_V, array</column>
<column name="output_q_30_0_V_d0">out, 40, ap_memory, output_q_30_0_V, array</column>
<column name="output_q_31_0_V_address0">out, 5, ap_memory, output_q_31_0_V, array</column>
<column name="output_q_31_0_V_ce0">out, 1, ap_memory, output_q_31_0_V, array</column>
<column name="output_q_31_0_V_we0">out, 1, ap_memory, output_q_31_0_V, array</column>
<column name="output_q_31_0_V_d0">out, 40, ap_memory, output_q_31_0_V, array</column>
<column name="output_q_32_0_0_V_address0">out, 4, ap_memory, output_q_32_0_0_V, array</column>
<column name="output_q_32_0_0_V_ce0">out, 1, ap_memory, output_q_32_0_0_V, array</column>
<column name="output_q_32_0_0_V_we0">out, 1, ap_memory, output_q_32_0_0_V, array</column>
<column name="output_q_32_0_0_V_d0">out, 40, ap_memory, output_q_32_0_0_V, array</column>
<column name="output_q_33_0_0_V_address0">out, 4, ap_memory, output_q_33_0_0_V, array</column>
<column name="output_q_33_0_0_V_ce0">out, 1, ap_memory, output_q_33_0_0_V, array</column>
<column name="output_q_33_0_0_V_we0">out, 1, ap_memory, output_q_33_0_0_V, array</column>
<column name="output_q_33_0_0_V_d0">out, 40, ap_memory, output_q_33_0_0_V, array</column>
<column name="output_q_34_0_0_V_address0">out, 4, ap_memory, output_q_34_0_0_V, array</column>
<column name="output_q_34_0_0_V_ce0">out, 1, ap_memory, output_q_34_0_0_V, array</column>
<column name="output_q_34_0_0_V_we0">out, 1, ap_memory, output_q_34_0_0_V, array</column>
<column name="output_q_34_0_0_V_d0">out, 40, ap_memory, output_q_34_0_0_V, array</column>
<column name="output_q_35_0_0_V_address0">out, 4, ap_memory, output_q_35_0_0_V, array</column>
<column name="output_q_35_0_0_V_ce0">out, 1, ap_memory, output_q_35_0_0_V, array</column>
<column name="output_q_35_0_0_V_we0">out, 1, ap_memory, output_q_35_0_0_V, array</column>
<column name="output_q_35_0_0_V_d0">out, 40, ap_memory, output_q_35_0_0_V, array</column>
<column name="output_q_36_0_0_V_address0">out, 4, ap_memory, output_q_36_0_0_V, array</column>
<column name="output_q_36_0_0_V_ce0">out, 1, ap_memory, output_q_36_0_0_V, array</column>
<column name="output_q_36_0_0_V_we0">out, 1, ap_memory, output_q_36_0_0_V, array</column>
<column name="output_q_36_0_0_V_d0">out, 40, ap_memory, output_q_36_0_0_V, array</column>
<column name="output_q_37_0_0_V_address0">out, 4, ap_memory, output_q_37_0_0_V, array</column>
<column name="output_q_37_0_0_V_ce0">out, 1, ap_memory, output_q_37_0_0_V, array</column>
<column name="output_q_37_0_0_V_we0">out, 1, ap_memory, output_q_37_0_0_V, array</column>
<column name="output_q_37_0_0_V_d0">out, 40, ap_memory, output_q_37_0_0_V, array</column>
<column name="output_q_38_0_0_V_address0">out, 4, ap_memory, output_q_38_0_0_V, array</column>
<column name="output_q_38_0_0_V_ce0">out, 1, ap_memory, output_q_38_0_0_V, array</column>
<column name="output_q_38_0_0_V_we0">out, 1, ap_memory, output_q_38_0_0_V, array</column>
<column name="output_q_38_0_0_V_d0">out, 40, ap_memory, output_q_38_0_0_V, array</column>
<column name="output_q_39_0_0_V_address0">out, 4, ap_memory, output_q_39_0_0_V, array</column>
<column name="output_q_39_0_0_V_ce0">out, 1, ap_memory, output_q_39_0_0_V, array</column>
<column name="output_q_39_0_0_V_we0">out, 1, ap_memory, output_q_39_0_0_V, array</column>
<column name="output_q_39_0_0_V_d0">out, 40, ap_memory, output_q_39_0_0_V, array</column>
<column name="output_q_40_0_0_V_address0">out, 4, ap_memory, output_q_40_0_0_V, array</column>
<column name="output_q_40_0_0_V_ce0">out, 1, ap_memory, output_q_40_0_0_V, array</column>
<column name="output_q_40_0_0_V_we0">out, 1, ap_memory, output_q_40_0_0_V, array</column>
<column name="output_q_40_0_0_V_d0">out, 40, ap_memory, output_q_40_0_0_V, array</column>
<column name="output_q_41_0_0_V_address0">out, 4, ap_memory, output_q_41_0_0_V, array</column>
<column name="output_q_41_0_0_V_ce0">out, 1, ap_memory, output_q_41_0_0_V, array</column>
<column name="output_q_41_0_0_V_we0">out, 1, ap_memory, output_q_41_0_0_V, array</column>
<column name="output_q_41_0_0_V_d0">out, 40, ap_memory, output_q_41_0_0_V, array</column>
<column name="output_q_42_0_0_V_address0">out, 4, ap_memory, output_q_42_0_0_V, array</column>
<column name="output_q_42_0_0_V_ce0">out, 1, ap_memory, output_q_42_0_0_V, array</column>
<column name="output_q_42_0_0_V_we0">out, 1, ap_memory, output_q_42_0_0_V, array</column>
<column name="output_q_42_0_0_V_d0">out, 40, ap_memory, output_q_42_0_0_V, array</column>
<column name="output_q_43_0_0_V_address0">out, 4, ap_memory, output_q_43_0_0_V, array</column>
<column name="output_q_43_0_0_V_ce0">out, 1, ap_memory, output_q_43_0_0_V, array</column>
<column name="output_q_43_0_0_V_we0">out, 1, ap_memory, output_q_43_0_0_V, array</column>
<column name="output_q_43_0_0_V_d0">out, 40, ap_memory, output_q_43_0_0_V, array</column>
<column name="output_q_44_0_0_V_address0">out, 4, ap_memory, output_q_44_0_0_V, array</column>
<column name="output_q_44_0_0_V_ce0">out, 1, ap_memory, output_q_44_0_0_V, array</column>
<column name="output_q_44_0_0_V_we0">out, 1, ap_memory, output_q_44_0_0_V, array</column>
<column name="output_q_44_0_0_V_d0">out, 40, ap_memory, output_q_44_0_0_V, array</column>
<column name="output_q_45_0_0_V_address0">out, 4, ap_memory, output_q_45_0_0_V, array</column>
<column name="output_q_45_0_0_V_ce0">out, 1, ap_memory, output_q_45_0_0_V, array</column>
<column name="output_q_45_0_0_V_we0">out, 1, ap_memory, output_q_45_0_0_V, array</column>
<column name="output_q_45_0_0_V_d0">out, 40, ap_memory, output_q_45_0_0_V, array</column>
<column name="output_q_46_0_0_V_address0">out, 4, ap_memory, output_q_46_0_0_V, array</column>
<column name="output_q_46_0_0_V_ce0">out, 1, ap_memory, output_q_46_0_0_V, array</column>
<column name="output_q_46_0_0_V_we0">out, 1, ap_memory, output_q_46_0_0_V, array</column>
<column name="output_q_46_0_0_V_d0">out, 40, ap_memory, output_q_46_0_0_V, array</column>
<column name="output_q_47_0_0_V_address0">out, 4, ap_memory, output_q_47_0_0_V, array</column>
<column name="output_q_47_0_0_V_ce0">out, 1, ap_memory, output_q_47_0_0_V, array</column>
<column name="output_q_47_0_0_V_we0">out, 1, ap_memory, output_q_47_0_0_V, array</column>
<column name="output_q_47_0_0_V_d0">out, 40, ap_memory, output_q_47_0_0_V, array</column>
<column name="output_q_48_0_0_V_address0">out, 4, ap_memory, output_q_48_0_0_V, array</column>
<column name="output_q_48_0_0_V_ce0">out, 1, ap_memory, output_q_48_0_0_V, array</column>
<column name="output_q_48_0_0_V_we0">out, 1, ap_memory, output_q_48_0_0_V, array</column>
<column name="output_q_48_0_0_V_d0">out, 40, ap_memory, output_q_48_0_0_V, array</column>
<column name="output_q_49_0_0_V_address0">out, 4, ap_memory, output_q_49_0_0_V, array</column>
<column name="output_q_49_0_0_V_ce0">out, 1, ap_memory, output_q_49_0_0_V, array</column>
<column name="output_q_49_0_0_V_we0">out, 1, ap_memory, output_q_49_0_0_V, array</column>
<column name="output_q_49_0_0_V_d0">out, 40, ap_memory, output_q_49_0_0_V, array</column>
<column name="output_q_50_0_0_V_address0">out, 4, ap_memory, output_q_50_0_0_V, array</column>
<column name="output_q_50_0_0_V_ce0">out, 1, ap_memory, output_q_50_0_0_V, array</column>
<column name="output_q_50_0_0_V_we0">out, 1, ap_memory, output_q_50_0_0_V, array</column>
<column name="output_q_50_0_0_V_d0">out, 40, ap_memory, output_q_50_0_0_V, array</column>
<column name="output_q_51_0_0_V_address0">out, 4, ap_memory, output_q_51_0_0_V, array</column>
<column name="output_q_51_0_0_V_ce0">out, 1, ap_memory, output_q_51_0_0_V, array</column>
<column name="output_q_51_0_0_V_we0">out, 1, ap_memory, output_q_51_0_0_V, array</column>
<column name="output_q_51_0_0_V_d0">out, 40, ap_memory, output_q_51_0_0_V, array</column>
<column name="output_q_52_0_0_V_address0">out, 4, ap_memory, output_q_52_0_0_V, array</column>
<column name="output_q_52_0_0_V_ce0">out, 1, ap_memory, output_q_52_0_0_V, array</column>
<column name="output_q_52_0_0_V_we0">out, 1, ap_memory, output_q_52_0_0_V, array</column>
<column name="output_q_52_0_0_V_d0">out, 40, ap_memory, output_q_52_0_0_V, array</column>
<column name="output_q_53_0_0_V_address0">out, 4, ap_memory, output_q_53_0_0_V, array</column>
<column name="output_q_53_0_0_V_ce0">out, 1, ap_memory, output_q_53_0_0_V, array</column>
<column name="output_q_53_0_0_V_we0">out, 1, ap_memory, output_q_53_0_0_V, array</column>
<column name="output_q_53_0_0_V_d0">out, 40, ap_memory, output_q_53_0_0_V, array</column>
<column name="output_q_54_0_0_V_address0">out, 4, ap_memory, output_q_54_0_0_V, array</column>
<column name="output_q_54_0_0_V_ce0">out, 1, ap_memory, output_q_54_0_0_V, array</column>
<column name="output_q_54_0_0_V_we0">out, 1, ap_memory, output_q_54_0_0_V, array</column>
<column name="output_q_54_0_0_V_d0">out, 40, ap_memory, output_q_54_0_0_V, array</column>
<column name="output_q_55_0_0_V_address0">out, 4, ap_memory, output_q_55_0_0_V, array</column>
<column name="output_q_55_0_0_V_ce0">out, 1, ap_memory, output_q_55_0_0_V, array</column>
<column name="output_q_55_0_0_V_we0">out, 1, ap_memory, output_q_55_0_0_V, array</column>
<column name="output_q_55_0_0_V_d0">out, 40, ap_memory, output_q_55_0_0_V, array</column>
<column name="output_q_56_0_0_V_address0">out, 4, ap_memory, output_q_56_0_0_V, array</column>
<column name="output_q_56_0_0_V_ce0">out, 1, ap_memory, output_q_56_0_0_V, array</column>
<column name="output_q_56_0_0_V_we0">out, 1, ap_memory, output_q_56_0_0_V, array</column>
<column name="output_q_56_0_0_V_d0">out, 40, ap_memory, output_q_56_0_0_V, array</column>
<column name="output_q_57_0_0_V_address0">out, 4, ap_memory, output_q_57_0_0_V, array</column>
<column name="output_q_57_0_0_V_ce0">out, 1, ap_memory, output_q_57_0_0_V, array</column>
<column name="output_q_57_0_0_V_we0">out, 1, ap_memory, output_q_57_0_0_V, array</column>
<column name="output_q_57_0_0_V_d0">out, 40, ap_memory, output_q_57_0_0_V, array</column>
<column name="output_q_58_0_0_V_address0">out, 4, ap_memory, output_q_58_0_0_V, array</column>
<column name="output_q_58_0_0_V_ce0">out, 1, ap_memory, output_q_58_0_0_V, array</column>
<column name="output_q_58_0_0_V_we0">out, 1, ap_memory, output_q_58_0_0_V, array</column>
<column name="output_q_58_0_0_V_d0">out, 40, ap_memory, output_q_58_0_0_V, array</column>
<column name="output_q_59_0_0_V_address0">out, 4, ap_memory, output_q_59_0_0_V, array</column>
<column name="output_q_59_0_0_V_ce0">out, 1, ap_memory, output_q_59_0_0_V, array</column>
<column name="output_q_59_0_0_V_we0">out, 1, ap_memory, output_q_59_0_0_V, array</column>
<column name="output_q_59_0_0_V_d0">out, 40, ap_memory, output_q_59_0_0_V, array</column>
<column name="output_q_60_0_0_V_address0">out, 4, ap_memory, output_q_60_0_0_V, array</column>
<column name="output_q_60_0_0_V_ce0">out, 1, ap_memory, output_q_60_0_0_V, array</column>
<column name="output_q_60_0_0_V_we0">out, 1, ap_memory, output_q_60_0_0_V, array</column>
<column name="output_q_60_0_0_V_d0">out, 40, ap_memory, output_q_60_0_0_V, array</column>
<column name="output_q_61_0_0_V_address0">out, 4, ap_memory, output_q_61_0_0_V, array</column>
<column name="output_q_61_0_0_V_ce0">out, 1, ap_memory, output_q_61_0_0_V, array</column>
<column name="output_q_61_0_0_V_we0">out, 1, ap_memory, output_q_61_0_0_V, array</column>
<column name="output_q_61_0_0_V_d0">out, 40, ap_memory, output_q_61_0_0_V, array</column>
<column name="output_q_62_0_0_V_address0">out, 4, ap_memory, output_q_62_0_0_V, array</column>
<column name="output_q_62_0_0_V_ce0">out, 1, ap_memory, output_q_62_0_0_V, array</column>
<column name="output_q_62_0_0_V_we0">out, 1, ap_memory, output_q_62_0_0_V, array</column>
<column name="output_q_62_0_0_V_d0">out, 40, ap_memory, output_q_62_0_0_V, array</column>
<column name="output_q_63_0_0_V_address0">out, 4, ap_memory, output_q_63_0_0_V, array</column>
<column name="output_q_63_0_0_V_ce0">out, 1, ap_memory, output_q_63_0_0_V, array</column>
<column name="output_q_63_0_0_V_we0">out, 1, ap_memory, output_q_63_0_0_V, array</column>
<column name="output_q_63_0_0_V_d0">out, 40, ap_memory, output_q_63_0_0_V, array</column>
<column name="output_k_0_V_address0">out, 11, ap_memory, output_k_0_V, array</column>
<column name="output_k_0_V_ce0">out, 1, ap_memory, output_k_0_V, array</column>
<column name="output_k_0_V_we0">out, 1, ap_memory, output_k_0_V, array</column>
<column name="output_k_0_V_d0">out, 40, ap_memory, output_k_0_V, array</column>
</table>
</item>
</section>
</profile>
