{"Source Block": ["hdl/library/axi_ad9671/axi_ad9671_if.v@193:222@HdlStmProcess", "    adc_data_f <= adc_rdata[ 95: 80];\n    adc_data_g <= adc_rdata[111: 96];\n    adc_data_h <= adc_rdata[127:112];\n  end\n\n  always @(posedge rx_clk) begin\n    if (adc_rst == 1'b1) begin\n      adc_waddr       <= 4'h0;\n      adc_raddr_out   <= 4'h8;\n      adc_sync_status <= 1'b0;\n    end else begin\n      if (adc_data_a_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin\n        adc_sync_status <= 1'b0;\n      end else if(adc_sync_s == 1'b1) begin\n        adc_sync_status <= 1'b1;\n      end\n      if (adc_data_a_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin\n        adc_waddr       <= 4'h0;\n        adc_raddr_out   <= 4'h8;\n      end else if (int_valid == 1'b1) begin\n        adc_waddr       <= adc_waddr + 1;\n        adc_raddr_out   <= adc_raddr_out + 1;\n      end\n    end\n  end\n\n  always @(posedge rx_clk) begin\n    if (QUAD_OR_DUAL_N == 1'b1) begin\n      int_valid <= 1'b1;\n      int_data  <= rx_data;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[204, "      if (adc_data_a_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin\n"], [209, "      if (adc_data_a_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin\n"]], "Add": [[204, "      if (adc_data_d_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin\n"], [209, "      if (adc_data_d_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin\n"]]}}