INFO: [VRFC 10-163] Analyzing VHDL file "/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.srcs/sim_1/imports/sim/full_adder_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_unit_tb'
