 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:00:02 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              3.000
  Critical Path Length:         0.109
  Critical Path Slack:          0.011
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.016
  Critical Path Slack:          0.000
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.067
  Critical Path Slack:         -0.042
  Critical Path Clk Period:     1.190
  Total Negative Slack:        -0.084
  No. of Violating Paths:       2.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.284
  Critical Path Slack:          0.236
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.008
  Total Hold Violation:        -0.022
  No. of Hold Violations:       5.000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              3.000
  Critical Path Length:         0.080
  Critical Path Slack:          0.100
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.013
  Critical Path Slack:          0.065
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.052
  Critical Path Slack:          0.033
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.216
  Critical Path Slack:          0.367
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.014
  Total Hold Violation:        -0.585
  No. of Hold Violations:     120.000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              3.000
  Critical Path Length:         0.157
  Critical Path Slack:          0.023
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.020
  Critical Path Slack:          0.052
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.093
  Critical Path Slack:         -0.008
  Critical Path Clk Period:     1.190
  Total Negative Slack:        -0.015
  No. of Violating Paths:       2.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.441
  Critical Path Slack:          0.141
  Critical Path Clk Period:     1.190
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                428
  Buf/Inv Cell Count:              67
  Buf Cell Count:                  22
  Inv Cell Count:                  45
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       284
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          57.180
  Noncombinational Area:      151.891
  Buf/Inv Area:                10.420
  Total Buffer Area:            5.391
  Total Inverter Area:          5.028
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :       1139.267
  Net YLength        :       1050.491
  -----------------------------------
  Cell Area:                  209.071
  Design Area:                209.071
  Net Length        :        2189.758


  Design Rules
  -----------------------------------
  Total Number of Nets:           438
  Nets With Violations:            27
  Max Trans Violations:            26
  Max Cap Violations:              10
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              22.102
  -----------------------------------------
  Overall Compile Time:              72.272
  Overall Compile Wall Clock Time:   73.453

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.042  TNS: 0.084  Number of Violating Paths: 2
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.008  TNS: 0.015  Number of Violating Paths: 2
  Design  WNS: 0.042  TNS: 0.084  Number of Violating Paths: 2


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.008  TNS: 0.022  Number of Violating Paths: 5
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.014  TNS: 0.585  Number of Violating Paths: 120
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.014  TNS: 0.585  Number of Violating Paths: 120

  --------------------------------------------------------------------


1
