(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param14 = (8'hab)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire6;
  wire signed [(3'h6):(1'h0)] wire5;
  wire [(3'h6):(1'h0)] wire4;
  reg signed [(4'h8):(1'h0)] reg13 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg11 = (1'h0);
  reg [(3'h4):(1'h0)] reg10 = (1'h0);
  reg [(3'h7):(1'h0)] reg9 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg8 = (1'h0);
  assign y = {wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = $signed((~wire0));
  assign wire5 = (wire2 ? wire0 : wire4);
  assign wire6 = {wire1[(1'h0):(1'h0)]};
  assign wire7 = wire4;
  always
    @(posedge clk) begin
      if ((wire1[(2'h2):(1'h0)] - (wire3 ?
          wire0 : ((&wire4) ? (wire6 < (8'hae)) : $unsigned(wire5)))))
        begin
          reg8 <= $unsigned($unsigned(({wire1} ?
              wire5[(3'h6):(3'h6)] : wire3[(3'h6):(3'h4)])));
        end
      else
        begin
          if (((!{$signed(wire0)}) ^~ $unsigned((-(wire3 ? wire2 : wire1)))))
            begin
              reg8 <= $signed((~&(^~(8'ha3))));
              reg9 <= wire4[(2'h2):(1'h1)];
            end
          else
            begin
              reg8 <= wire3[(2'h2):(2'h2)];
              reg9 <= ($signed((^(wire1 | (8'h9d)))) & (8'h9c));
              reg10 <= wire6[(3'h4):(1'h0)];
            end
        end
      if (wire6[(3'h6):(2'h2)])
        begin
          reg11 <= (((reg9[(3'h6):(3'h6)] ?
                  ((8'ha8) | wire7) : (reg10 >>> reg9)) ?
              ($unsigned(wire3) || $unsigned(reg10)) : wire1) ^~ wire6);
        end
      else
        begin
          reg11 <= (((+wire2[(1'h0):(1'h0)]) ?
              $unsigned($signed(reg10)) : (~reg11[(3'h5):(2'h2)])) && (~(|{wire1})));
          reg12 <= (~^$unsigned((&(-reg10))));
          reg13 <= wire2[(1'h1):(1'h0)];
        end
    end
endmodule