
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.21

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.12 source latency counters[238]$_SDFFE_PP0P_/CK ^
  -0.13 target latency counters[254]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counters[224]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[224]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   13.82    0.01    0.03    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.04 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   26.28    0.02    0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_leaf_22_clk/A (CLKBUF_X3)
     7    9.37    0.01    0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
                                         clknet_leaf_22_clk (net)
                  0.01    0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
     1    1.82    0.01    0.07    0.20 ^ counters[224]$_SDFFE_PP0P_/QN (DFF_X2)
                                         _0012_ (net)
                  0.01    0.00    0.20 ^ _2726_/B2 (AOI21_X1)
     1    1.74    0.01    0.01    0.22 v _2726_/ZN (AOI21_X1)
                                         _0526_ (net)
                  0.01    0.00    0.22 v _2727_/A2 (NOR2_X1)
     1    1.52    0.01    0.03    0.24 ^ _2727_/ZN (NOR2_X1)
                                         _0154_ (net)
                  0.01    0.00    0.24 ^ counters[224]$_SDFFE_PP0P_/D (DFF_X2)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   13.82    0.01    0.03    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.04 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   26.28    0.02    0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_leaf_22_clk/A (CLKBUF_X3)
     7    9.37    0.01    0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
                                         clknet_leaf_22_clk (net)
                  0.01    0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
                          0.00    0.13   clock reconvergence pessimism
                          0.01    0.14   library hold time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_sel[0] (input port clocked by core_clock)
Endpoint: count_value[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.62    0.00    0.00    0.20 ^ counter_sel[0] (in)
                                         counter_sel[0] (net)
                  0.00    0.00    0.20 ^ _3321_/A (BUF_X1)
     5   10.51    0.03    0.04    0.24 ^ _3321_/Z (BUF_X1)
                                         _0995_ (net)
                  0.03    0.00    0.24 ^ _3446_/A (BUF_X2)
    10   18.44    0.02    0.04    0.28 ^ _3446_/Z (BUF_X2)
                                         _1110_ (net)
                  0.02    0.00    0.29 ^ _3519_/A1 (NAND2_X1)
     1    1.62    0.01    0.02    0.30 v _3519_/ZN (NAND2_X1)
                                         _1177_ (net)
                  0.01    0.00    0.30 v _3520_/B1 (OAI21_X1)
     1    6.95    0.04    0.05    0.35 ^ _3520_/ZN (OAI21_X1)
                                         _1178_ (net)
                  0.04    0.00    0.36 ^ _3522_/B1 (AOI221_X2)
     1    2.26    0.02    0.03    0.39 v _3522_/ZN (AOI221_X2)
                                         _1180_ (net)
                  0.02    0.00    0.39 v _3524_/A2 (OR3_X1)
     1    4.90    0.02    0.09    0.47 v _3524_/ZN (OR3_X1)
                                         _1182_ (net)
                  0.02    0.00    0.48 v _3526_/B2 (AOI221_X1)
     1    2.10    0.04    0.08    0.56 ^ _3526_/ZN (AOI221_X1)
                                         net280 (net)
                  0.04    0.00    0.56 ^ output280/A (BUF_X1)
     1    0.37    0.01    0.03    0.59 ^ output280/Z (BUF_X1)
                                         count_value[24] (net)
                  0.01    0.00    0.59 ^ count_value[24] (out)
                                  0.59   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_sel[0] (input port clocked by core_clock)
Endpoint: count_value[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.62    0.00    0.00    0.20 ^ counter_sel[0] (in)
                                         counter_sel[0] (net)
                  0.00    0.00    0.20 ^ _3321_/A (BUF_X1)
     5   10.51    0.03    0.04    0.24 ^ _3321_/Z (BUF_X1)
                                         _0995_ (net)
                  0.03    0.00    0.24 ^ _3446_/A (BUF_X2)
    10   18.44    0.02    0.04    0.28 ^ _3446_/Z (BUF_X2)
                                         _1110_ (net)
                  0.02    0.00    0.29 ^ _3519_/A1 (NAND2_X1)
     1    1.62    0.01    0.02    0.30 v _3519_/ZN (NAND2_X1)
                                         _1177_ (net)
                  0.01    0.00    0.30 v _3520_/B1 (OAI21_X1)
     1    6.95    0.04    0.05    0.35 ^ _3520_/ZN (OAI21_X1)
                                         _1178_ (net)
                  0.04    0.00    0.36 ^ _3522_/B1 (AOI221_X2)
     1    2.26    0.02    0.03    0.39 v _3522_/ZN (AOI221_X2)
                                         _1180_ (net)
                  0.02    0.00    0.39 v _3524_/A2 (OR3_X1)
     1    4.90    0.02    0.09    0.47 v _3524_/ZN (OR3_X1)
                                         _1182_ (net)
                  0.02    0.00    0.48 v _3526_/B2 (AOI221_X1)
     1    2.10    0.04    0.08    0.56 ^ _3526_/ZN (AOI221_X1)
                                         net280 (net)
                  0.04    0.00    0.56 ^ output280/A (BUF_X1)
     1    0.37    0.01    0.03    0.59 ^ output280/Z (BUF_X1)
                                         count_value[24] (net)
                  0.01    0.00    0.59 ^ count_value[24] (out)
                                  0.59   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.11591832339763641

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5839

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
7.255176067352295

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6929

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counters[136]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[159]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_34_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ counters[136]$_SDFFE_PP0P_/CK (DFF_X1)
   0.10    0.22 ^ counters[136]$_SDFFE_PP0P_/Q (DFF_X1)
   0.04    0.26 ^ _2262_/Z (BUF_X1)
   0.07    0.33 ^ _2278_/ZN (AND4_X2)
   0.07    0.40 ^ _2307_/ZN (AND4_X1)
   0.03    0.43 ^ _2308_/Z (BUF_X4)
   0.04    0.47 v _2347_/ZN (NAND4_X4)
   0.09    0.56 ^ _2386_/ZN (NOR4_X1)
   0.06    0.62 v _2387_/Z (MUX2_X1)
   0.00    0.62 v counters[159]$_SDFFE_PP0P_/D (DFF_X1)
           0.62   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.09 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    1.13 ^ clkbuf_leaf_11_clk/Z (CLKBUF_X3)
   0.00    1.13 ^ counters[159]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.13   clock reconvergence pessimism
  -0.04    1.09   library setup time
           1.09   data required time
---------------------------------------------------------
           1.09   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counters[224]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[224]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
   0.07    0.20 ^ counters[224]$_SDFFE_PP0P_/QN (DFF_X2)
   0.01    0.22 v _2726_/ZN (AOI21_X1)
   0.03    0.24 ^ _2727_/ZN (NOR2_X1)
   0.00    0.24 ^ counters[224]$_SDFFE_PP0P_/D (DFF_X2)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.13   clock reconvergence pessimism
   0.01    0.14   library hold time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1290

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1296

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5852

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.2148

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
36.705400

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-03   1.04e-05   2.38e-05   1.85e-03  52.7%
Combinational          1.90e-04   2.30e-04   5.79e-05   4.78e-04  13.6%
Clock                  5.73e-04   6.12e-04   1.81e-06   1.19e-03  33.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.58e-03   8.53e-04   8.35e-05   3.52e-03 100.0%
                          73.4%      24.2%       2.4%
