# Project: Very Wide Band Amplifier

Authors : Kyle G. Gayliyev <br>
Date: 22- August - 2023<br>
Course: ECE 6745 - Testing and Verification of Digital Circuits, ECE Department, The University of Utah<br>
GitHub IDs: ggayliye <br>
Repo: https://github.com/ggayliye/test_verif_dc <br>
Copyright: ECE 6745, Kyle G. Gayliyev  - This work may not be copied for use in Academic Coursework.

## Overview 
* VLSI Testing and Formal Hardware Verification techniques
* Equivalence Checking
* Concepts of Automatic Test Pattern Generation Techniques to test VLSI circuits for fabrication defects.
* Hardware Verification
* Boolean Operations and Data Structures for Test & Verification
* SAT Solving and Test & Verification
* Testing VLSI Circuits for Manufacturing Defects
* Commutative Algebra and Algebraic Geometry
* Finite Fields and Cryptography Circuits
* Ideals, Varieties and Gr√∂bner Bases
* Nullstellensatz
* Verification and Rectification of Integer Arithmetic Circuits
* Elimination Ideals and Design Abstraction
* Reachability Analysis and Sequential Circuit Verification

## Task 1 
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/1.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/2.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/3.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/4.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/5.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/6.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/7.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/8.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task1/9.jpg)

## Task 2 
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/1.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/2.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/3.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/4.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/5.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/6.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/7.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/8.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/9.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/10.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/11.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/12.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/13.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/14.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/15.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/16.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/17.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/18.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/19.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/20.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/21.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/22.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/23.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/24.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/25.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/26.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/27.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/28.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/29.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/30.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/31.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/32.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/33.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/34.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task2/35.jpg)

## Task 3 
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/1.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/2.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/3.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/4.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/5.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/6.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/7.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/8.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/9.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/10.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/11.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/12.jpg)
![alt text](https://github.com/ggayliye/test_verif_dc/blob/main/task3/13.jpg)
					
					