{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.77746",
   "Default View_TopLeft":"2480,590",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr -pg 1 -lvl 12 -x 4590 -y 750 -defaultsOSRD
preplace port fixed_io -pg 1 -lvl 12 -x 4590 -y 770 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 12 -x 4590 -y 1280 -defaultsOSRD
preplace port port-id_rx_clk_in_n -pg 1 -lvl 0 -x -50 -y 1330 -defaultsOSRD
preplace port port-id_rx_clk_in_p -pg 1 -lvl 0 -x -50 -y 1310 -defaultsOSRD
preplace port port-id_rx_frame_in_n -pg 1 -lvl 0 -x -50 -y 1780 -defaultsOSRD
preplace port port-id_rx_frame_in_p -pg 1 -lvl 0 -x -50 -y 1350 -defaultsOSRD
preplace port port-id_tx_clk_out_n -pg 1 -lvl 12 -x 4590 -y 1180 -defaultsOSRD
preplace port port-id_tx_clk_out_p -pg 1 -lvl 12 -x 4590 -y 1160 -defaultsOSRD
preplace port port-id_tx_frame_out_n -pg 1 -lvl 12 -x 4590 -y 1220 -defaultsOSRD
preplace port port-id_tx_frame_out_p -pg 1 -lvl 12 -x 4590 -y 1200 -defaultsOSRD
preplace port port-id_txnrx -pg 1 -lvl 12 -x 4590 -y 1300 -defaultsOSRD
preplace portBus rx_data_in_n -pg 1 -lvl 0 -x -50 -y 1820 -defaultsOSRD
preplace portBus rx_data_in_p -pg 1 -lvl 0 -x -50 -y 1800 -defaultsOSRD
preplace portBus tx_data_out_n -pg 1 -lvl 12 -x 4590 -y 1260 -defaultsOSRD
preplace portBus tx_data_out_p -pg 1 -lvl 12 -x 4590 -y 1240 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 7 -x 2690 -y 220 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 7 -x 2690 -y 1520 -defaultsOSRD
preplace inst axi_ad9361_adc_dma -pg 1 -lvl 7 -x 2690 -y 600 -defaultsOSRD
preplace inst axi_ad9361_dac_fifo -pg 1 -lvl 6 -x 2070 -y 2150 -defaultsOSRD
preplace inst axi_cpu_interconnect -pg 1 -lvl 6 -x 2070 -y 450 -defaultsOSRD
preplace inst axi_hp0_interconnect -pg 1 -lvl 8 -x 3210 -y 630 -defaultsOSRD
preplace inst axi_hp1_interconnect -pg 1 -lvl 8 -x 3210 -y 480 -defaultsOSRD
preplace inst axi_sysid_0 -pg 1 -lvl 7 -x 2690 -y 380 -defaultsOSRD
preplace inst rom_sys_0 -pg 1 -lvl 6 -x 2070 -y 740 -defaultsOSRD
preplace inst sys_200m_rstgen -pg 1 -lvl 11 -x 4370 -y 900 -defaultsOSRD
preplace inst sys_concat_intc -pg 1 -lvl 8 -x 3210 -y 210 -defaultsOSRD
preplace inst sys_ps7 -pg 1 -lvl 9 -x 3640 -y 800 -defaultsOSRD
preplace inst sys_rstgen -pg 1 -lvl 3 -x 700 -y 1150 -defaultsOSRD
preplace inst util_ad9361_adc_fifo -pg 1 -lvl 5 -x 1600 -y 1570 -defaultsOSRD
preplace inst util_ad9361_adc_pack -pg 1 -lvl 6 -x 2070 -y 1560 -defaultsOSRD
preplace inst util_ad9361_dac_upack -pg 1 -lvl 11 -x 4370 -y 2400 -defaultsOSRD
preplace inst util_ad9361_divclk -pg 1 -lvl 3 -x 700 -y 2260 -defaultsOSRD
preplace inst util_ad9361_divclk_reset -pg 1 -lvl 4 -x 1080 -y 1910 -defaultsOSRD
preplace inst util_ad9361_divclk_sel -pg 1 -lvl 2 -x 370 -y 2450 -defaultsOSRD
preplace inst util_ad9361_divclk_sel_concat -pg 1 -lvl 1 -x 120 -y 2450 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 7 -x 2690 -y 810 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2070 -y 970 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 7 -x 2690 -y 1000 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 9 -x 3640 -y 1030 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 9 -x 3640 -y 2270 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 10 -x 4020 -y 2270 -defaultsOSRD
preplace inst dvbs2_encoder_wrapper_1 -pg 1 -lvl 8 -x 3210 -y 1020 -defaultsOSRD
preplace netloc GND_1_dout 1 7 1 3060 60n
preplace netloc axi_ad9361_adc_data_i0 1 4 4 1310 2370 NJ 2370 NJ 2370 3050
preplace netloc axi_ad9361_adc_data_i1 1 4 4 1360 2380 NJ 2380 NJ 2380 3000
preplace netloc axi_ad9361_adc_data_q0 1 4 4 1320 2390 NJ 2390 NJ 2390 3030
preplace netloc axi_ad9361_adc_data_q1 1 4 4 1380 2400 NJ 2400 NJ 2400 2980
preplace netloc axi_ad9361_adc_dma_irq 1 7 1 2880 320n
preplace netloc axi_ad9361_adc_enable_i0 1 4 4 1340 2330 NJ 2330 NJ 2330 3040
preplace netloc axi_ad9361_adc_enable_i1 1 4 4 1390 2340 NJ 2340 NJ 2340 2990
preplace netloc axi_ad9361_adc_enable_q0 1 4 4 1350 2350 NJ 2350 2240J 2320 3010
preplace netloc axi_ad9361_adc_enable_q1 1 4 4 1420 2360 NJ 2360 NJ 2360 2930
preplace netloc axi_ad9361_adc_r1_mode 1 0 8 0 2020 NJ 2020 NJ 2020 NJ 2020 1280J 1900 NJ 1900 2290J 1940 2880
preplace netloc axi_ad9361_adc_valid_i0 1 4 4 1400 1910 NJ 1910 2280J 1950 2910
preplace netloc axi_ad9361_adc_valid_i1 1 4 4 1430 1940 NJ 1940 2270J 1960 2900
preplace netloc axi_ad9361_adc_valid_q0 1 4 4 1410 1950 NJ 1950 2240J 2010 2960
preplace netloc axi_ad9361_adc_valid_q1 1 4 4 1440 1930 NJ 1930 2260J 1990 2890
preplace netloc axi_ad9361_dac_enable_i0 1 5 3 1890 2410 NJ 2410 2950
preplace netloc axi_ad9361_dac_enable_q0 1 5 3 1910 2420 NJ 2420 2920
preplace netloc axi_ad9361_dac_fifo_din_enable_0 1 6 5 2330 2150 NJ 2150 NJ 2150 NJ 2150 4190J
preplace netloc axi_ad9361_dac_fifo_din_enable_1 1 6 5 2310 2170 NJ 2170 NJ 2170 NJ 2170 4150J
preplace netloc axi_ad9361_dac_fifo_din_valid_0 1 6 5 2320 2160 NJ 2160 NJ 2160 NJ 2160 4160J
preplace netloc axi_ad9361_dac_fifo_dout_data_0 1 6 1 2300 1550n
preplace netloc axi_ad9361_dac_fifo_dout_data_1 1 6 1 2360 1570n
preplace netloc axi_ad9361_dac_fifo_dout_unf 1 6 1 2380 1630n
preplace netloc axi_ad9361_dac_r1_mode 1 0 8 -20 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 1830J 1960 2250J 1970 2870
preplace netloc axi_ad9361_dac_valid_i0 1 5 3 1880 2430 NJ 2430 2970
preplace netloc axi_ad9361_dac_valid_q0 1 5 3 1900 2440 NJ 2440 2940
preplace netloc axi_ad9361_enable 1 7 5 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ
preplace netloc axi_ad9361_l_clk 1 2 6 520 2030 NJ 2030 1260 2000 1840 1920 2470 1980 3020
preplace netloc axi_ad9361_rst 1 4 4 1330 2170 1770 2450 NJ 2450 3060
preplace netloc axi_ad9361_tx_clk_out_n 1 7 5 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ
preplace netloc axi_ad9361_tx_clk_out_p 1 7 5 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ
preplace netloc axi_ad9361_tx_data_out_n 1 7 5 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ
preplace netloc axi_ad9361_tx_data_out_p 1 7 5 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ
preplace netloc axi_ad9361_tx_frame_out_n 1 7 5 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc axi_ad9361_tx_frame_out_p 1 7 5 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc axi_ad9361_txnrx 1 7 5 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc axi_dma_0_mm2s_prmry_reset_out_n 1 5 3 1870 890 2420J 900 2870
preplace netloc axi_fifo_mm_s_0_mm2s_prmry_reset_out_n 1 5 5 1840 1090 NJ 1090 2880J 1120 NJ 1120 3870
preplace netloc axi_fifo_mm_s_0_s2mm_prmry_reset_out_n 1 5 5 1870 1100 NJ 1100 2870J 1130 NJ 1130 3860
preplace netloc axi_sysid_0_rom_addr 1 5 3 1840 140 NJ 140 2870
preplace netloc rom_sys_0_rom_data 1 6 1 2250 400n
preplace netloc rx_clk_in_n_1 1 0 7 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ
preplace netloc rx_clk_in_p_1 1 0 7 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ
preplace netloc rx_data_in_n_1 1 0 7 -30J 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 2380J
preplace netloc rx_data_in_p_1 1 0 7 -20J 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 2370J
preplace netloc rx_frame_in_n_1 1 0 7 -10J 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 2360J
preplace netloc rx_frame_in_p_1 1 0 7 0J 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2350J
preplace netloc sys_200m_clk 1 6 5 2470 930 NJ 930 NJ 930 3880 860 N
preplace netloc sys_200m_reset 1 11 1 N 900
preplace netloc sys_200m_resetn 1 11 1 N 940
preplace netloc sys_concat_intc_dout 1 8 1 3400 210n
preplace netloc sys_cpu_clk 1 2 8 510 730 NJ 730 NJ 730 1800 220 2410 160 3040 810 3410 940 3890
preplace netloc sys_cpu_reset 1 3 1 N 1150
preplace netloc sys_cpu_resetn 1 3 7 880 610 NJ 610 1820 230 2390 150 3050 730 3350 1150 3860
preplace netloc sys_ps7_FCLK_RESET0_N 1 2 8 520 880 NJ 880 NJ 880 NJ 880 2430J 910 3060J 740 3360J 660 3870
preplace netloc sys_ps7_FCLK_RESET1_N 1 9 2 NJ 870 4190
preplace netloc util_ad9361_adc_fifo_din_ovf 1 5 2 1800 1400 2300J
preplace netloc util_ad9361_adc_fifo_dout_data_0 1 5 1 1790 1510n
preplace netloc util_ad9361_adc_fifo_dout_data_1 1 5 1 1770 1570n
preplace netloc util_ad9361_adc_fifo_dout_data_2 1 5 1 1760 1630n
preplace netloc util_ad9361_adc_fifo_dout_data_3 1 5 1 1810 1660n
preplace netloc util_ad9361_adc_fifo_dout_enable_0 1 5 1 1870 1470n
preplace netloc util_ad9361_adc_fifo_dout_enable_1 1 5 1 1760 1520n
preplace netloc util_ad9361_adc_fifo_dout_enable_2 1 5 1 1760 1540n
preplace netloc util_ad9361_adc_fifo_dout_enable_3 1 5 1 1780 1560n
preplace netloc util_ad9361_adc_fifo_dout_valid_0 1 5 1 1810 1490n
preplace netloc util_ad9361_adc_pack_fifo_wr_overflow 1 4 3 1370 1350 NJ 1350 2230
preplace netloc util_ad9361_dac_upack_fifo_rd_data_0 1 5 7 1850 2510 NJ 2510 NJ 2510 NJ 2510 NJ 2510 NJ 2510 4550
preplace netloc util_ad9361_dac_upack_fifo_rd_data_1 1 5 7 1870 2460 NJ 2460 NJ 2460 NJ 2460 NJ 2460 4180J 2290 4560
preplace netloc util_ad9361_dac_upack_fifo_rd_underflow 1 5 7 1860 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 4570
preplace netloc util_ad9361_dac_upack_fifo_rd_valid 1 5 7 1870 1970 2230J 2000 NJ 2000 NJ 2000 NJ 2000 NJ 2000 4570
preplace netloc util_ad9361_divclk_clk_out 1 3 8 890 1790 1300 1790 1820 1390 2340 2350 NJ 2350 NJ 2350 3870 2370 N
preplace netloc util_ad9361_divclk_reset_peripheral_aresetn 1 4 2 1290 1990 1760J
preplace netloc util_ad9361_divclk_reset_peripheral_reset 1 4 7 1270J 1920 1800 2470 NJ 2470 3070J 2450 3380 2390 NJ 2390 NJ
preplace netloc util_ad9361_divclk_sel_Res 1 2 1 510 2270n
preplace netloc util_ad9361_divclk_sel_concat_dout 1 1 1 NJ 2450
preplace netloc util_reduced_logic_0_Res 1 7 1 2870J 1000n
preplace netloc util_vector_logic_0_Res 1 9 1 NJ 2270
preplace netloc xlconcat_0_dout 1 6 1 2400 970n
preplace netloc S00_AXI_1 1 5 5 1870 670 2450J 720 NJ 720 3370J 670 3860
preplace netloc axi_ad9361_adc_dma_m_dest_axi 1 7 1 2890 460n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 7 1 2910 800n
preplace netloc axi_dma_0_M_AXI_MM2S 1 7 1 2910 620n
preplace netloc axi_fifo_mm_s_0_AXI_STR_TXD 1 9 1 3880 1000n
preplace netloc axi_hp0_interconnect_M00_AXI 1 8 1 3380 630n
preplace netloc axi_hp1_interconnect_M00_AXI 1 8 1 3390 480n
preplace netloc axis_clock_converter_0_M_AXIS 1 10 1 4170 2270n
preplace netloc dvbs2_encoder_wrapper_1_m_axis 1 8 1 N 1020
preplace netloc sys_ps7_DDR 1 9 3 NJ 750 NJ 750 NJ
preplace netloc sys_ps7_FIXED_IO 1 9 3 NJ 770 NJ 770 NJ
preplace netloc util_ad9361_adc_pack_packed_fifo_wr 1 6 1 2260 560n
preplace netloc axi_cpu_interconnect_M00_AXI 1 6 1 2240 340n
preplace netloc axi_cpu_interconnect_M01_AXI 1 6 1 2440 420n
preplace netloc axi_cpu_interconnect_M02_AXI 1 6 1 2470 440n
preplace netloc axi_cpu_interconnect_M03_AXI 1 6 1 2460 460n
preplace netloc axi_cpu_interconnect_M04_AXI 1 6 2 N 480 3030J
preplace netloc axi_cpu_interconnect_M05_AXI 1 6 3 2230 280 2900J 1110 3420J
levelinfo -pg 1 -50 120 370 700 1080 1600 2070 2690 3210 3640 4020 4370 4590
pagesize -pg 1 -db -bbox -sgen -230 0 4780 2530
"
}
{
   "da_axi4_cnt":"7"
}
