# Verilog / SystemVerilog recap

With verification code included:
- 8-bit Adder, with ripple
- ALU (non-CPU)
- FSM (10101 pattern)
- Integer multiplier

WIP
- FP multiplier

Planned
- Processor