;redcode
;assert 1
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 63
	SUB -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	CMP @127, 106
	ADD @-1, 0
	SLT @121, 580
	ADD 108, 11
	SUB @121, 106
	SPL 12, #10
	JMP @12, #200
	JMP <127, 106
	JMP <127, 106
	JMN <127, 106
	SUB @121, 106
	JMP <121, 106
	SPL 661, @-20
	DJN -1, @-20
	SUB @127, 106
	SUB #1, <-1
	JMP <-1, @-20
	JMP -7, @-20
	JMP -7, @-20
	JMP -7, @-20
	SLT 12, @10
	SUB #12, @201
	CMP @121, 180
	SUB @127, 106
	CMP 102, 16
	SUB @-1, 0
	ADD #10, <1
	SLT 12, @10
	ADD #10, <1
	ADD #10, <1
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <484
	JMZ @300, 90
	JMZ @300, 90
	SPL 0, <484
	SPL 0, <484
	JMZ @300, 90
	SUB 12, @10
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
