Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 37719d53b4df4aa188d7bb80a0df1ea5 --debug typical --relax --mt 8 --include ../../../Mouse_Interface_2015.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../Mouse_Interface_2015.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../Mouse_Interface_2015.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
