
---------- Begin Simulation Statistics ----------
final_tick                                20656621250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    339                       # Simulator instruction rate (inst/s)
host_mem_usage                                8767792                       # Number of bytes of host memory used
host_op_rate                                      347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25286.95                       # Real time elapsed on the host
host_tick_rate                                 668576                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8571806                       # Number of instructions simulated
sim_ops                                       8784763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016906                       # Number of seconds simulated
sim_ticks                                 16906246250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.387142                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  419313                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430563                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                581                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            437433                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4221                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              899                       # Number of indirect misses.
system.cpu.branchPred.lookups                  478341                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15686                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          732                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2928341                       # Number of instructions committed
system.cpu.committedOps                       2975902                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.153566                       # CPI: cycles per instruction
system.cpu.discardedOps                         12228                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1644035                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96355                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           789906                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2888941                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317101                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      523                       # number of quiesce instructions executed
system.cpu.numCycles                          9234717                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2059365     69.20%     69.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1720      0.06%     69.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                 103814      3.49%     72.75% # Class of committed instruction
system.cpu.op_class_0::MemWrite                811003     27.25%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2975902                       # Class of committed instruction
system.cpu.quiesceCycles                     17815277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6345776                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1425                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        750726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              235335                       # Transaction distribution
system.membus.trans_dist::ReadResp             240683                       # Transaction distribution
system.membus.trans_dist::WriteReq             140089                       # Transaction distribution
system.membus.trans_dist::WriteResp            140089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          321                       # Transaction distribution
system.membus.trans_dist::WriteClean               58                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4976                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           352                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       369949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        369949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       741480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       752477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1507145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       319744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       319744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24070722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1121045                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001285                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035817                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1119605     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    1440      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1121045                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1890230903                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11101250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14348046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2255875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9030630                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1444887105                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26048750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       506184                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       506184                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1495040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1617552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       984040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23920640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25753010                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2678837625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2166768649                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1414728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3876437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2907328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3876437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10660202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3876437                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2907328                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6783765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3876437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6783765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6783765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17443967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2907328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6783765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9691093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2907328                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       999631                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3906958                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2907328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9691093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       999631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13598051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        10280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       739898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       328680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       457357                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       457357    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       457357                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1070185500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1309060000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1902047298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19382185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19382185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1940811669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38764371                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38823521                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77587892                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1940811669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58205706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19382185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2018399560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335424                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25427968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3002368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34887934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1038885140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    488431073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1562204147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    596971312                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    907086279                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1504057591                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34887934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1635856452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1395517352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3066261737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       319808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       321152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       319808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       319808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4997                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5018                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18916559                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79497                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18996056                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18916559                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18916559                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18916559                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79497                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18996056                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15057964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8675008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    887704093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       999631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1911719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             890674593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1434736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19382185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    488431073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3876437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            513124432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1434736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     19441335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1376135167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3876437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       999631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1911719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1403799025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      5140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    363298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467356000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          301                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          301                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              427943                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135547                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135547                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7582880750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1175315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13753284500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32258.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58508.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       192                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126169                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235284                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135547                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    393                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.575642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.835074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.682336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          602      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          640      2.54%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          406      1.61%      6.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          346      1.37%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          383      1.52%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.39%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          435      1.73%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          411      1.63%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21617     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     780.973422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1003.261458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           171     56.81%     56.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.33%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.33%     57.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           43     14.29%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.33%     72.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.00%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           68     22.59%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.66%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      1.99%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           301                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     450.332226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    142.974039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.191739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            129     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.32%     48.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      4.32%     52.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.66%     54.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.33%     54.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.66%     55.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.66%     55.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.33%     56.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.00%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.00%     58.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.66%     58.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.33%     59.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.33%     59.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      1.99%     61.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     38.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           301                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15044032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8675200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15057900                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8675008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       889.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       513.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    890.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    513.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16906013750                       # Total gap between requests
system.mem_ctrls.avgGap                      45589.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14993536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59149.735855763960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 886863693.943887710571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 999630.535962410970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1907933.879763522418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1510447.654812788591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19382185.445216733962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 488366718.306850671768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3876437.089043347165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1064915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13711273690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19142400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21803495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15068888505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5920342375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 276605565500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    681960250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53245.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58471.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72235.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43260.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39759600.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1156316.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2143830.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    665976.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11588422385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    914550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4403408865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21290160.133843                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    133949306.125118                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2014875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9521867500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  11134753750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1447457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1447457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1447457                       # number of overall hits
system.cpu.icache.overall_hits::total         1447457                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4997                       # number of overall misses
system.cpu.icache.overall_misses::total          4997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    218946250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218946250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    218946250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218946250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1452454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1452454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1452454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1452454                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003440                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43815.539324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43815.539324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43815.539324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43815.539324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    211254250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211254250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    211254250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211254250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003440                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42276.215729                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42276.215729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42276.215729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42276.215729                       # average overall mshr miss latency
system.cpu.icache.replacements                   4777                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1447457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1447457                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    218946250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218946250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1452454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1452454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43815.539324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43815.539324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    211254250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211254250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42276.215729                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42276.215729                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.305188                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1499967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            313.997697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.305188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2909904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2909904                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170760                       # number of overall hits
system.cpu.dcache.overall_hits::total          170760                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          674                       # number of overall misses
system.cpu.dcache.overall_misses::total           674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51215375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51215375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51215375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51215375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003932                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75987.203264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75987.203264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75987.203264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75987.203264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.dcache.writebacks::total               321                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39383125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39383125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39383125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39383125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12061250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12061250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75015.476190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75015.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75015.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75015.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.968037                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.968037                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28637375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28637375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75560.356201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75560.356201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26452250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26452250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12061250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12061250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75148.437500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75148.437500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.209386                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.209386                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76535.593220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76535.593220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12930875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12930875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74744.942197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74744.942197                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3864829250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3864829250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10446.924441                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10446.924441                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        63271                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        63271                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       306678                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       306678                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3726267278                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3726267278                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12150.422521                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12150.422521                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           486.997897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10945                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               578                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.935986                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   486.997897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3645854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3645854                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20656621250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20656813750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    339                       # Simulator instruction rate (inst/s)
host_mem_usage                                8767792                       # Number of bytes of host memory used
host_op_rate                                      347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25287.04                       # Real time elapsed on the host
host_tick_rate                                 668581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8571815                       # Number of instructions simulated
sim_ops                                       8784778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016906                       # Number of seconds simulated
sim_ticks                                 16906438750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.386702                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  419315                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430567                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                582                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5063                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            437433                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4221                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              899                       # Number of indirect misses.
system.cpu.branchPred.lookups                  478348                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15689                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          732                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2928350                       # Number of instructions committed
system.cpu.committedOps                       2975917                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.153662                       # CPI: cycles per instruction
system.cpu.discardedOps                         12235                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1644054                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96355                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           789909                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2889189                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317092                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      523                       # number of quiesce instructions executed
system.cpu.numCycles                          9235025                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2059373     69.20%     69.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1720      0.06%     69.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                 103820      3.49%     72.75% # Class of committed instruction
system.cpu.op_class_0::MemWrite                811003     27.25%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2975917                       # Class of committed instruction
system.cpu.quiesceCycles                     17815277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6345836                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1425                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        750731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              235335                       # Transaction distribution
system.membus.trans_dist::ReadResp             240686                       # Transaction distribution
system.membus.trans_dist::WriteReq             140089                       # Transaction distribution
system.membus.trans_dist::WriteResp            140089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          322                       # Transaction distribution
system.membus.trans_dist::WriteClean               58                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4978                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           354                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       369949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        369949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       741486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       752483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1507153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       319808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       319808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74774                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24070978                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1121047                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001285                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035817                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1119607     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    1440      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1121047                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1890240528                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11101250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14349796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2255875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9042130                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1444887105                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26053750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       506184                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       506184                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1495040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1617552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       984040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23920640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25753010                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2678837625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2166768649                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1414728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3876393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2907295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3876393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10660081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3876393                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2907295                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6783688                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3876393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6783688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6783688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17443768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2907295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6783688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9690982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2907295                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       999619                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3906914                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2907295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9690982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       999619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13597896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        10280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       739898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       328680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       457357                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       457357    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       457357                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1070185500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1309060000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1902025641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19381965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19381965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1940789570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38763930                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38823079                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77587008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1940789570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58205043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19381965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2018376579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335424                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25427968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3002368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34887537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1038873311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    488425512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1562186359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    596964514                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    907075951                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1504040465                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34887537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1635837825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1395501462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3066226824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       319808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       321152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       319808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       319808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4997                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5018                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18916343                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18995840                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18916343                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18916343                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18916343                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18995840                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15058092                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8675072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    887693986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       999619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1919269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             890672023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1438505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19381965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    488425512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3876393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            513122375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1438505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     19441114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1376119498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3876393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       999619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1919269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1403794398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      5140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    363298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467356000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          301                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          301                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              427948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135548                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7582880750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1175325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13753337000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32258.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58508.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       192                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219255                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126169                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235286                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    393                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.575642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.835074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.682336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          602      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          640      2.54%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          406      1.61%      6.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          346      1.37%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          383      1.52%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.39%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          435      1.73%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          411      1.63%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21617     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     780.973422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1003.261458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           171     56.81%     56.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.33%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.33%     57.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           43     14.29%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.33%     72.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.00%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           68     22.59%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.66%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      1.99%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           301                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     450.332226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    142.974039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.191739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            129     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.32%     48.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      4.32%     52.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.66%     54.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.33%     54.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.66%     55.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.66%     55.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.33%     56.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.00%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.00%     58.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.66%     58.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.33%     59.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.33%     59.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      1.99%     61.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     38.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           301                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15044160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8675200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15058028                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8675072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       889.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       513.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    890.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    513.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16906408750                       # Total gap between requests
system.mem_ctrls.avgGap                      45590.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14993536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59149.062365366568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 886853595.941368818283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 999619.153974695015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1915483.235640031053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1510430.456562000792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19381964.755883317441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 488361157.668406069279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3876392.951176663861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1064915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13711273690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19142400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21855995                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15068888505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5920342375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 276605565500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    681960250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53245.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58471.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72235.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43193.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39654969.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1156316.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2143830.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    665976.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11588422385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    914550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4403601365                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21290160.133843                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    133949306.125118                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2014875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9522060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  11134753750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1447472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1447472                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1447472                       # number of overall hits
system.cpu.icache.overall_hits::total         1447472                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4997                       # number of overall misses
system.cpu.icache.overall_misses::total          4997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    218988750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218988750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    218988750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218988750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1452469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1452469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1452469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1452469                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003440                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43824.044427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43824.044427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43824.044427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43824.044427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    211295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    211295500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211295500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003440                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42284.470682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42284.470682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42284.470682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42284.470682                       # average overall mshr miss latency
system.cpu.icache.replacements                   4778                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1447472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1447472                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    218988750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218988750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1452469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1452469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43824.044427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43824.044427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    211295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42284.470682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42284.470682                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.305207                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3066027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            590.756647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.305207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2909935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2909935                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170764                       # number of overall hits
system.cpu.dcache.overall_hits::total          170764                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          676                       # number of overall misses
system.cpu.dcache.overall_misses::total           676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51336000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51336000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171440                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171440                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003943                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75940.828402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75940.828402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75940.828402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75940.828402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.dcache.writebacks::total               322                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39500500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39500500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12061250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12061250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74953.510436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74953.510436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74953.510436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74953.510436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.968037                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.968037                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    522                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75480.314961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75480.314961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26569625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26569625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12061250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12061250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75055.437853                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75055.437853                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.209386                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.209386                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76535.593220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76535.593220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12930875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12930875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74744.942197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74744.942197                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3864829250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3864829250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10446.924441                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10446.924441                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        63271                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        63271                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       306678                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       306678                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3726267278                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3726267278                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12150.422521                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12150.422521                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           486.997590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              175534                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            168.782692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   486.997590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3645880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3645880                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20656813750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
