Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 09:25:32 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Test_wrapper_timing_summary_routed.rpt -pb Block_Test_wrapper_timing_summary_routed.pb -rpx Block_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.342        0.000                      0                   78        0.186        0.000                      0                   78       41.160        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.342        0.000                      0                   78        0.186        0.000                      0                   78       41.160        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.342ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.213%)  route 3.513ns (79.787%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.350     7.877    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I3_O)        0.124     8.001 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.820     8.821    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.945 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.797     9.742    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.280    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    88.084    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.084    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 78.342    

Slack (MET) :             78.342ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.213%)  route 3.513ns (79.787%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.350     7.877    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I3_O)        0.124     8.001 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.820     8.821    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.945 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.797     9.742    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.280    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    88.084    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.084    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 78.342    

Slack (MET) :             78.531ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.890ns (20.990%)  route 3.350ns (79.010%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.350     7.877    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I3_O)        0.124     8.001 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.820     8.821    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.945 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.634     9.579    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671    88.366    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.303    88.669    
                         clock uncertainty           -0.035    88.634    
    SLICE_X2Y121         FDRE (Setup_fdre_C_R)       -0.524    88.110    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.110    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                 78.531    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.690%)  route 2.867ns (76.310%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.298     7.824    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           1.024     8.972    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     9.096    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[3]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)        0.032    88.626    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.626    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 79.530    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.890ns (23.698%)  route 2.866ns (76.302%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.298     7.824    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           1.022     8.971    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.124     9.095 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     9.095    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)        0.031    88.625    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                 79.530    

Slack (MET) :             79.773ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.890ns (24.907%)  route 2.683ns (75.093%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 88.364 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.298     7.824    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.840     8.788    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I4_O)        0.124     8.912 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     8.912    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.669    88.364    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/C
                         clock pessimism              0.280    88.644    
                         clock uncertainty           -0.035    88.609    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.077    88.686    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.686    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 79.773    

Slack (MET) :             79.875ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.930ns (28.931%)  route 2.285ns (71.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.794     5.338    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.794 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.034     6.828    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X2Y123         LUT3 (Prop_lut3_I2_O)        0.146     6.974 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.485     7.459    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.328     7.787 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.766     8.553    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671    88.366    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    88.428    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 79.875    

Slack (MET) :             79.920ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.890ns (26.444%)  route 2.476ns (73.556%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.298     7.824    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.632     8.581    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.705 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     8.705    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[1]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)        0.031    88.625    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 79.920    

Slack (MET) :             79.922ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.890ns (26.475%)  route 2.472ns (73.525%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.339    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.857 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.546     7.403    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y121         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.298     7.824    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.628     8.577    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.701 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     8.701    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[0]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)        0.029    88.623    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                 79.922    

Slack (MET) :             79.924ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.890ns (26.430%)  route 2.477ns (73.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 88.365 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=9, routed)           0.889     6.742    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[5]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.866 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=2, routed)           0.878     7.744    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.868 f  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.711     8.578    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     8.702 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     8.702    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.670    88.365    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/C
                         clock pessimism              0.266    88.631    
                         clock uncertainty           -0.035    88.596    
    SLICE_X4Y121         FDRE (Setup_fdre_C_D)        0.031    88.627    Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         88.627    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 79.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.569    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.111     1.844    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.087    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.076     1.658    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.569    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.111     1.844    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.087    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.075     1.657    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.206%)  route 0.157ns (45.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.157     1.866    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.911    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.087    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.120     1.723    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.569    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.110     1.843    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.087    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.072     1.654    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.569    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.111     1.844    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[6]
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.087    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y122         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.071     1.653    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.114     1.823    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[1]
    SLICE_X4Y122         LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[1]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092     1.673    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.829%)  route 0.115ns (38.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.115     1.824    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[1]
    SLICE_X4Y122         LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[0]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.091     1.672    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.658%)  route 0.126ns (40.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.126     1.835    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[2]
    SLICE_X4Y122         LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092     1.673    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.438%)  route 0.127ns (40.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.127     1.836    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[2]
    SLICE_X4Y122         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[3]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092     1.673    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/Pulsemod_0/U0/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.569    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.697 f  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/Q
                         net (fo=3, routed)           0.075     1.772    Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0_n_0
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.099     1.871 r  Block_Test_i/Pulsemod_0/U0/o_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.871    Block_Test_i/Pulsemod_0/U0/o_pulse_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.088    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
                         clock pessimism             -0.518     1.569    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.092     1.661    Block_Test_i/Pulsemod_0/U0/o_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y121   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y122   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y121   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 3.981ns (44.242%)  route 5.017ns (55.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.335    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y123         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           5.017    10.808    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.333 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.333    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 4.099ns (68.354%)  route 1.898ns (31.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.335    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y123         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.754 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           1.898     7.652    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.680    11.332 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.332    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 4.086ns (70.446%)  route 1.714ns (29.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.335    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y123         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.754 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/Q
                         net (fo=2, routed)           1.714     7.468    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.667    11.135 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.135    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.375ns (79.153%)  route 0.362ns (20.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.567    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y123         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     1.695 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/Q
                         net (fo=2, routed)           0.362     2.057    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.305 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.390ns (75.148%)  route 0.460ns (24.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.567    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y123         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     1.695 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           0.460     2.155    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.417 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.212ns  (logic 1.367ns (42.554%)  route 1.845ns (57.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.567    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y123         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.845     3.553    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.779 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.779    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.756ns  (logic 1.466ns (30.828%)  route 3.290ns (69.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.756    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X5Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.670     5.035    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 Block_Test_i/Pulsemod_0/U0/Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Test_i/Pulsemod_0/U0/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.233ns  (logic 0.580ns (47.032%)  route 0.653ns (52.968%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Block_Test_i/Pulsemod_0/U0/Active_reg/Q
                         net (fo=3, routed)           0.653     1.109    Block_Test_i/Pulsemod_0/U0/Active
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.124     1.233 r  Block_Test_i/Pulsemod_0/U0/o_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.233    Block_Test_i/Pulsemod_0/U0/o_pulse_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671     5.036    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C

Slack:                    inf
  Source:                 Block_Test_i/Pulsemod_0/U0/Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.580ns (57.371%)  route 0.431ns (42.629%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Block_Test_i/Pulsemod_0/U0/Active_reg/Q
                         net (fo=3, routed)           0.431     0.887    Block_Test_i/Pulsemod_0/U0/Active
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.124     1.011 r  Block_Test_i/Pulsemod_0/U0/Counter[0]__0_i_1/O
                         net (fo=1, routed)           0.000     1.011    Block_Test_i/Pulsemod_0/U0/Counter[0]__0_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671     5.036    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C

Slack:                    inf
  Source:                 Block_Test_i/Pulsemod_0/U0/Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.005ns  (logic 0.574ns (57.116%)  route 0.431ns (42.884%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Block_Test_i/Pulsemod_0/U0/Active_reg/Q
                         net (fo=3, routed)           0.431     0.887    Block_Test_i/Pulsemod_0/U0/Active
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.118     1.005 r  Block_Test_i/Pulsemod_0/U0/Counter[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.005    Block_Test_i/Pulsemod_0/U0/Counter[1]__0_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671     5.036    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/Pulsemod_0/U0/Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.252%)  route 0.170ns (47.748%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Block_Test_i/Pulsemod_0/U0/Active_reg/Q
                         net (fo=3, routed)           0.170     0.311    Block_Test_i/Pulsemod_0/U0/Active
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  Block_Test_i/Pulsemod_0/U0/Counter[0]__0_i_1/O
                         net (fo=1, routed)           0.000     0.356    Block_Test_i/Pulsemod_0/U0/Counter[0]__0_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.088    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]__0/C

Slack:                    inf
  Source:                 Block_Test_i/Pulsemod_0/U0/Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.651%)  route 0.170ns (47.349%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Block_Test_i/Pulsemod_0/U0/Active_reg/Q
                         net (fo=3, routed)           0.170     0.311    Block_Test_i/Pulsemod_0/U0/Active
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.048     0.359 r  Block_Test_i/Pulsemod_0/U0/Counter[1]__0_i_1/O
                         net (fo=1, routed)           0.000     0.359    Block_Test_i/Pulsemod_0/U0/Counter[1]__0_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.088    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]__0/C

Slack:                    inf
  Source:                 Block_Test_i/Pulsemod_0/U0/Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Test_i/Pulsemod_0/U0/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Block_Test_i/Pulsemod_0/U0/Active_reg/Q
                         net (fo=3, routed)           0.231     0.372    Block_Test_i/Pulsemod_0/U0/Active
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.045     0.417 r  Block_Test_i/Pulsemod_0/U0/o_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.417    Block_Test_i/Pulsemod_0/U0/o_pulse_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.088    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C

Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.234ns (15.362%)  route 1.290ns (84.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           1.290     1.524    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X5Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.936     2.086    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y121         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





