

================================================================
== Vitis HLS Report for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_496_4'
================================================================
* Date:           Tue Sep 19 13:52:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.723 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  2.060 us|  2.060 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_496_4  |      513|      513|         3|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       41|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       43|      117|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-------------------+---------+----+---+----+-----+
    |         Instance        |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+-------------------+---------+----+---+----+-----+
    |mul_8s_8ns_15_1_1_U5313  |mul_8s_8ns_15_1_1  |        0|   0|  0|  40|    0|
    +-------------------------+-------------------+---------+----+---+----+-----+
    |Total                    |                   |        0|   0|  0|  40|    0|
    +-------------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln496_fu_99_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln496_fu_93_p2  |      icmp|   0|  0|  11|          10|          11|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln498_fu_105_p2  |       xor|   0|  0|  11|          10|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          31|          25|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_iacc    |   9|          2|   10|         20|
    |iacc_1_fu_42             |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |iacc_1_fu_42                      |  10|   0|   10|          0|
    |iacc_reg_169                      |  10|   0|   10|          0|
    |iacc_reg_169_pp0_iter1_reg        |  10|   0|   10|          0|
    |trunc_ln1_reg_188                 |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4|  return value|
|tmpres_zr_V_address0       |  out|   10|   ap_memory|                                                        tmpres_zr_V|         array|
|tmpres_zr_V_ce0            |  out|    1|   ap_memory|                                                        tmpres_zr_V|         array|
|tmpres_zr_V_q0             |   in|    8|   ap_memory|                                                        tmpres_zr_V|         array|
|tmpres_state_zr_address0   |  out|   11|   ap_memory|                                                    tmpres_state_zr|         array|
|tmpres_state_zr_ce0        |  out|    1|   ap_memory|                                                    tmpres_state_zr|         array|
|tmpres_state_zr_q0         |   in|    8|   ap_memory|                                                    tmpres_state_zr|         array|
|tmpres_state_h_V_address0  |  out|    9|   ap_memory|                                                   tmpres_state_h_V|         array|
|tmpres_state_h_V_ce0       |  out|    1|   ap_memory|                                                   tmpres_state_h_V|         array|
|tmpres_state_h_V_we0       |  out|    1|   ap_memory|                                                   tmpres_state_h_V|         array|
|tmpres_state_h_V_d0        |  out|    8|   ap_memory|                                                   tmpres_state_h_V|         array|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

