#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  2 16:51:58 2020
# Process ID: 14356
# Current directory: E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/final/final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/final/final.runs/synth_1/top.vds
# Journal file: E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/final/final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v:7]
INFO: [Synth 8-6157] synthesizing module 'clock_enable' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clock_enable' (1#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v:21]
INFO: [Synth 8-6157] synthesizing module 'my_dff_en' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v:31]
INFO: [Synth 8-6155] done synthesizing module 'my_dff_en' (2#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v:31]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v:7]
INFO: [Synth 8-6157] synthesizing module 'fpu_double' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_double.v:51]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (4#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_add.v:37]
INFO: [Synth 8-6157] synthesizing module 'fpu_sub' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_sub.v:39]
INFO: [Synth 8-6155] done synthesizing module 'fpu_sub' (5#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_sub.v:39]
INFO: [Synth 8-6157] synthesizing module 'fpu_mul' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_mul.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_mul.v:214]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul' (6#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_div.v:38]
	Parameter preset bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (7#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_div.v:38]
INFO: [Synth 8-6157] synthesizing module 'fpu_round' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_round.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fpu_round' (8#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_round.v:38]
INFO: [Synth 8-6157] synthesizing module 'fpu_exceptions' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_exceptions.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fpu_exceptions' (9#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_exceptions.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fpu_double' (10#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_double.v:51]
INFO: [Synth 8-6157] synthesizing module 'int_bit_manip' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:17]
WARNING: [Synth 8-567] referenced signal 'operation' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:15]
WARNING: [Synth 8-567] referenced signal 'opa' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:15]
WARNING: [Synth 8-567] referenced signal 'opb' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:15]
INFO: [Synth 8-6155] done synthesizing module 'int_bit_manip' (11#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:7]
INFO: [Synth 8-6157] synthesizing module 'int_calc' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:17]
WARNING: [Synth 8-567] referenced signal 'operation' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:16]
WARNING: [Synth 8-567] referenced signal 'opa' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:16]
WARNING: [Synth 8-567] referenced signal 'opb' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'int_calc' (12#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:7]
INFO: [Synth 8-6157] synthesizing module 'int_log' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:17]
WARNING: [Synth 8-567] referenced signal 'operation' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:15]
WARNING: [Synth 8-567] referenced signal 'opa' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:15]
WARNING: [Synth 8-567] referenced signal 'opb' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:15]
INFO: [Synth 8-6155] done synthesizing module 'int_log' (13#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:7]
INFO: [Synth 8-638] synthesizing module 'uart_out' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_out.vhd:29]
WARNING: [Synth 8-614] signal 'inA' is read in the process but is not in the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_out.vhd:225]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_out.vhd:331]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (14#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'uart_out' (15#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_out.vhd:29]
WARNING: [Synth 8-7071] port 'UART_TXD' of module 'uart_out' is unconnected for instance 'u6' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:70]
WARNING: [Synth 8-7023] instance 'u6' of module 'uart_out' has 4 connections declared, but only 3 given [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:249]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:272]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:98]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'printed' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'uart_mode' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'enable_deb' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'switches' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'operation' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'size_sel' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'op2' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'fp_out' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'bit_manip_out' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'int_calc_out' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'int_logic_out' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
WARNING: [Synth 8-567] referenced signal 'out' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:87]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1025.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'en_IBUF'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1086.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1086.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1086.703 ; gain = 61.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1086.703 ; gain = 61.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1086.703 ; gain = 61.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
WARNING: [Synth 8-327] inferring latch for variable 'product_shift_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/double_fpu/trunk/fpu_mul.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'out_temp_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_bit_manip.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'out_temp_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'out_temp_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_logic.v:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
WARNING: [Synth 8-327] inferring latch for variable 'sign_temp_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:273]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'size_sel_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'opa_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'opb_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:256]
WARNING: [Synth 8-327] inferring latch for variable 'operation_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'printed_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'uart_mode_reg' [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/top.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.703 ; gain = 61.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   56 Bit       Adders := 2     
	   3 Input   55 Bit       Adders := 1     
	   3 Input   54 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 6     
	   4 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              108 Bit    Registers := 1     
	              106 Bit    Registers := 7     
	               64 Bit    Registers := 8     
	               63 Bit    Registers := 4     
	               56 Bit    Registers := 12    
	               55 Bit    Registers := 6     
	               54 Bit    Registers := 6     
	               53 Bit    Registers := 3     
	               52 Bit    Registers := 16    
	               17 Bit    Registers := 4     
	               12 Bit    Registers := 26    
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 145   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 120   
+---Multipliers : 
	              64x64  Multipliers := 1     
+---Muxes : 
	   4 Input  256 Bit        Muxes := 1     
	  18 Input  256 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 3     
	   6 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 8     
	   4 Input   64 Bit        Muxes := 5     
	   7 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 8     
	   3 Input   63 Bit        Muxes := 1     
	   3 Input   56 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 3     
	   2 Input   56 Bit        Muxes := 8     
	   2 Input   55 Bit        Muxes := 3     
	   4 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 5     
	   4 Input   54 Bit        Muxes := 2     
	   3 Input   53 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 7     
	   3 Input   52 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	  56 Input    6 Bit        Muxes := 1     
	  55 Input    6 Bit        Muxes := 1     
	  53 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
	  55 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 7     
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP out_temp0, operation Mode is: A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: PCIN+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: PCIN+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: PCIN+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: PCIN+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: PCIN+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: PCIN+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP out_temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: operator out_temp0 is absorbed into DSP out_temp0.
DSP Report: Generating DSP product_a_reg, operation Mode is: (A''*B'')'.
DSP Report: register product_a_reg is absorbed into DSP product_a_reg.
DSP Report: register mul_b_reg is absorbed into DSP product_a_reg.
DSP Report: register sum_0_reg is absorbed into DSP product_a_reg.
DSP Report: register mul_a_reg is absorbed into DSP product_a_reg.
DSP Report: register product_a_reg is absorbed into DSP product_a_reg.
DSP Report: operator product_a0 is absorbed into DSP product_a_reg.
DSP Report: Generating DSP sum_0_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_b_reg is absorbed into DSP sum_0_reg.
DSP Report: register sum_0_reg is absorbed into DSP sum_0_reg.
DSP Report: register mul_a_reg is absorbed into DSP sum_0_reg.
DSP Report: register sum_0_reg is absorbed into DSP sum_0_reg.
DSP Report: register product_b_reg is absorbed into DSP sum_0_reg.
DSP Report: operator sum_00 is absorbed into DSP sum_0_reg.
DSP Report: operator product_b0 is absorbed into DSP sum_0_reg.
DSP Report: Generating DSP sum_1_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register product_a_reg is absorbed into DSP sum_1_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_1_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_1_reg.
DSP Report: register mul_b_reg is absorbed into DSP sum_1_reg.
DSP Report: register sum_1_reg is absorbed into DSP sum_1_reg.
DSP Report: register product_e_reg is absorbed into DSP sum_1_reg.
DSP Report: operator sum_10 is absorbed into DSP sum_1_reg.
DSP Report: operator product_e0 is absorbed into DSP sum_1_reg.
DSP Report: Generating DSP sum_2_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register sum_2_reg is absorbed into DSP sum_2_reg.
DSP Report: register sum_2_reg is absorbed into DSP sum_2_reg.
DSP Report: register sum_0_reg is absorbed into DSP sum_2_reg.
DSP Report: register mul_a_reg is absorbed into DSP sum_2_reg.
DSP Report: register sum_2_reg is absorbed into DSP sum_2_reg.
DSP Report: register product_c_reg is absorbed into DSP sum_2_reg.
DSP Report: operator sum_20 is absorbed into DSP sum_2_reg.
DSP Report: operator product_c0 is absorbed into DSP sum_2_reg.
DSP Report: Generating DSP sum_3_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register product_a_reg is absorbed into DSP sum_3_reg.
DSP Report: register mul_b_reg is absorbed into DSP sum_3_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_3_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_3_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_3_reg.
DSP Report: register product_h_reg is absorbed into DSP sum_3_reg.
DSP Report: operator sum_30 is absorbed into DSP sum_3_reg.
DSP Report: operator product_h0 is absorbed into DSP sum_3_reg.
DSP Report: Generating DSP sum_4_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_b_reg is absorbed into DSP sum_4_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_4_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_4_reg.
DSP Report: register sum_4_reg is absorbed into DSP sum_4_reg.
DSP Report: register product_f_reg is absorbed into DSP sum_4_reg.
DSP Report: operator sum_40 is absorbed into DSP sum_4_reg.
DSP Report: operator product_f0 is absorbed into DSP sum_4_reg.
DSP Report: Generating DSP sum_6_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mul_b_reg is absorbed into DSP sum_6_reg.
DSP Report: register sum_6_reg is absorbed into DSP sum_6_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_6_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_6_reg.
DSP Report: register sum_6_reg is absorbed into DSP sum_6_reg.
DSP Report: register product_i_reg is absorbed into DSP sum_6_reg.
DSP Report: operator sum_60 is absorbed into DSP sum_6_reg.
DSP Report: operator product_i0 is absorbed into DSP sum_6_reg.
DSP Report: Generating DSP sum_7_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register sum_7_reg is absorbed into DSP sum_7_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_7_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_7_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_7_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_7_reg.
DSP Report: register product_g_reg is absorbed into DSP sum_7_reg.
DSP Report: operator sum_70 is absorbed into DSP sum_7_reg.
DSP Report: operator product_g0 is absorbed into DSP sum_7_reg.
DSP Report: Generating DSP sum_8_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sum_7_reg is absorbed into DSP sum_8_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_8_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_8_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_8_reg.
DSP Report: register sum_8_reg is absorbed into DSP sum_8_reg.
DSP Report: register product_j_reg is absorbed into DSP sum_8_reg.
DSP Report: operator sum_80 is absorbed into DSP sum_8_reg.
DSP Report: operator product_j0 is absorbed into DSP sum_8_reg.
