<MODULE>
example_frequency
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,00BF,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0001,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,017F,NO
</SEGMENTS>

<LOCALS>
L006011?,R_CSEG,0092,0000
L006010?,R_CSEG,006D,0000
L005009?,R_CSEG,005E,0000
L005008?,R_CSEG,005B,0000
L005006?,R_CSEG,0047,0000
L005001?,R_CSEG,004C,0000
L006001?,R_CSEG,0066,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,004E,0000
__str_3,R_CONST,009C,0000
__str_4,R_CONST,00A8,0000
__str_5,R_CONST,00B1,0000
__str_6,R_CONST,00BA,0000
L008002?,R_CSEG,00FA,0000
L005019?,R_CSEG,0059,0000
</LOCALS>

<PUBLICS>
_TIMER0_Init,R_CSEG,0094,0000
_main,R_CSEG,009D,0000
_UART0_Init,R_CSEG,0017,0000
_overflow_count,R_DSEG,0000,0001
_SYSCLK_Init,R_CSEG,000D,0000
_Timer3us,R_CSEG,0031,0000
_PORT_Init,R_CSEG,0000,0000
_waitms,R_CSEG,0062,0000
</PUBLICS>

<EXTERNALS>
_printf,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
43 A4 10
75 E1 01
75 E2 50
75 E3 00
22
43 A9 03
43 B2 03
75 EF 04
22
75 98 10
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
22
AA 82
43 8E 40
75 92 D0
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L005009?;)
E5 91
30 E7 rel3(L005001?;)
53 91 7F
10 8D rel3(L005019?;)
80 rel2(L005008?;)
05 data8(_overflow_count;)
0B
80 rel2(L005006?;)
75 91 00
22
AA 82
AB 83
BA 00 rel3(L006010?;)
BB 00 rel3(L006010?;)
22
75 82 F9
C0 02
C0 03
12 addr16(_Timer3us;)  
75 82 F9
12 addr16(_Timer3us;)  
75 82 F9
12 addr16(_Timer3us;)  
75 82 FA
12 addr16(_Timer3us;)  
D0 03
D0 02
1A
BA FF rel3(L006011?;)
1B
80 rel2(L006001?;)
53 89 F0
43 89 05
C2 8C
22
53 D9 BF
12 addr16(_PORT_Init;)  
12 addr16(_SYSCLK_Init;)  
12 addr16(_UART0_Init;)  
12 addr16(_TIMER0_Init;)  
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
75 8A 00
75 8C 00
75 data8(_overflow_count;) 00
C2 8D
D2 8C
90 03 E8
12 addr16(_waitms;)  
C2 8C
AA data8(_overflow_count;)
7B 00
8B 05
8A 04
7B 00
7A 00
AE 8C
7F 00
78 00
88 01
8F 00
8E 07
7E 00
EE
2A
FA
EF
3B
FB
E8
3C
FC
E9
3D
FD
AE 8A
E4
FF
33
95 E0
F8
F9
EE
2A
FA
EF
3B
FB
E8
3C
FC
E9
3D
FD
C0 02
C0 03
C0 04
C0 05
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
02 addr16(L008002?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
46 72 65 71 75 65 6E 63 79 20 6D 65 61 73 75 72 65
6D 65 6E 74 20 75 73 69 6E 67 20 54 69 6D 65 72
2F 43 6F 75 6E 74 65 72 20 30 2E 
0A
46 69 6C 65 3A 20 25 73 
0A
43 6F 6D 70 69 6C 
65 64 3A 20 25 73 2C 20 25 73 
0A
0A
00
43 3A 
5C
55 73 65 72 73 
5C
6D 61 6E 73 75 
5C
4F 6E 65 44 72 69 76 65 
5C
44 6F 63 75 6D 65 6E 74 73 
5C
32 30 31 37 20 55 42 43 
5C
45 4C 45 43 20 32 39 31 
5C
4C 61 62 20 34 
5C
65 78 
61 6D 70 6C 65 5F 66 72 65 71 75 65 6E 63 79 2E 63

00
4D 61 72 20 20 31 20 32 30 31 37 
00
31 36 3A 32 38 3A 30 31 
00
0D
66 3D 25 6C 75 48 7A 
00
1B
5B 30 4B 
00
</CODE>

<CODE AT 0003>
</CODE>
