#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  1 20:42:06 2024
# Process ID: 21928
# Current directory: F:/Desktop/Vivado_prj/current_conv_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12952 F:\Desktop\Vivado_prj\current_conv_test\current_conv_test.xpr
# Log file: F:/Desktop/Vivado_prj/current_conv_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/current_conv_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv:1.0 conv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {0.5 -131 -66} [get_bd_cells processing_system7_0]
set_property location {2 556 -69} [get_bd_cells conv_0]
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
set_property location {2 578 -19} [get_bd_cells conv_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/conv_0/m_axi_feature_in} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_weight} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_weight]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_feature_out} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_feature_out]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_bias} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_bias]
endgroup
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_conv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_conv_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1}
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
