
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 359.176 ; gain = 99.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/Christian/Documents/DigitalDesignProjekt/Vivado projects/project_1_setup_fpga/project_1_setup_fpga.srcs/sources_1/new/Top.vhd:40]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [C:/Users/Christian/Documents/DigitalDesignProjekt/Vivado projects/project_1_setup_fpga/project_1_setup_fpga.srcs/sources_1/new/Top.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Top' (1#1) [C:/Users/Christian/Documents/DigitalDesignProjekt/Vivado projects/project_1_setup_fpga/project_1_setup_fpga.srcs/sources_1/new/Top.vhd:40]
WARNING: [Synth 8-3331] design Top has unconnected port LED[15]
WARNING: [Synth 8-3331] design Top has unconnected port LED[14]
WARNING: [Synth 8-3331] design Top has unconnected port LED[13]
WARNING: [Synth 8-3331] design Top has unconnected port LED[12]
WARNING: [Synth 8-3331] design Top has unconnected port LED[11]
WARNING: [Synth 8-3331] design Top has unconnected port LED[10]
WARNING: [Synth 8-3331] design Top has unconnected port LED[9]
WARNING: [Synth 8-3331] design Top has unconnected port LED[8]
WARNING: [Synth 8-3331] design Top has unconnected port LED[7]
WARNING: [Synth 8-3331] design Top has unconnected port LED[6]
WARNING: [Synth 8-3331] design Top has unconnected port LED[5]
WARNING: [Synth 8-3331] design Top has unconnected port LED[4]
WARNING: [Synth 8-3331] design Top has unconnected port LED[3]
WARNING: [Synth 8-3331] design Top has unconnected port LED[2]
WARNING: [Synth 8-3331] design Top has unconnected port LED[1]
WARNING: [Synth 8-3331] design Top has unconnected port CLK100MHZ
WARNING: [Synth 8-3331] design Top has unconnected port SW[15]
WARNING: [Synth 8-3331] design Top has unconnected port SW[14]
WARNING: [Synth 8-3331] design Top has unconnected port SW[13]
WARNING: [Synth 8-3331] design Top has unconnected port SW[12]
WARNING: [Synth 8-3331] design Top has unconnected port SW[11]
WARNING: [Synth 8-3331] design Top has unconnected port SW[10]
WARNING: [Synth 8-3331] design Top has unconnected port SW[9]
WARNING: [Synth 8-3331] design Top has unconnected port SW[8]
WARNING: [Synth 8-3331] design Top has unconnected port SW[7]
WARNING: [Synth 8-3331] design Top has unconnected port SW[6]
WARNING: [Synth 8-3331] design Top has unconnected port SW[5]
WARNING: [Synth 8-3331] design Top has unconnected port SW[4]
WARNING: [Synth 8-3331] design Top has unconnected port SW[3]
WARNING: [Synth 8-3331] design Top has unconnected port SW[2]
WARNING: [Synth 8-3331] design Top has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 411.078 ; gain = 150.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 411.078 ; gain = 150.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Christian/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Christian/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Christian/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 668.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 668.719 ; gain = 408.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 668.719 ; gain = 408.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 668.719 ; gain = 408.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 668.719 ; gain = 408.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design Top has an empty top module
WARNING: [Synth 8-3331] design Top has unconnected port LED[15]
WARNING: [Synth 8-3331] design Top has unconnected port LED[14]
WARNING: [Synth 8-3331] design Top has unconnected port LED[13]
WARNING: [Synth 8-3331] design Top has unconnected port LED[12]
WARNING: [Synth 8-3331] design Top has unconnected port LED[11]
WARNING: [Synth 8-3331] design Top has unconnected port LED[10]
WARNING: [Synth 8-3331] design Top has unconnected port LED[9]
WARNING: [Synth 8-3331] design Top has unconnected port LED[8]
WARNING: [Synth 8-3331] design Top has unconnected port LED[7]
WARNING: [Synth 8-3331] design Top has unconnected port LED[6]
WARNING: [Synth 8-3331] design Top has unconnected port LED[5]
WARNING: [Synth 8-3331] design Top has unconnected port LED[4]
WARNING: [Synth 8-3331] design Top has unconnected port LED[3]
WARNING: [Synth 8-3331] design Top has unconnected port LED[2]
WARNING: [Synth 8-3331] design Top has unconnected port LED[1]
WARNING: [Synth 8-3331] design Top has unconnected port CLK100MHZ
WARNING: [Synth 8-3331] design Top has unconnected port SW[15]
WARNING: [Synth 8-3331] design Top has unconnected port SW[14]
WARNING: [Synth 8-3331] design Top has unconnected port SW[13]
WARNING: [Synth 8-3331] design Top has unconnected port SW[12]
WARNING: [Synth 8-3331] design Top has unconnected port SW[11]
WARNING: [Synth 8-3331] design Top has unconnected port SW[10]
WARNING: [Synth 8-3331] design Top has unconnected port SW[9]
WARNING: [Synth 8-3331] design Top has unconnected port SW[8]
WARNING: [Synth 8-3331] design Top has unconnected port SW[7]
WARNING: [Synth 8-3331] design Top has unconnected port SW[6]
WARNING: [Synth 8-3331] design Top has unconnected port SW[5]
WARNING: [Synth 8-3331] design Top has unconnected port SW[4]
WARNING: [Synth 8-3331] design Top has unconnected port SW[3]
WARNING: [Synth 8-3331] design Top has unconnected port SW[2]
WARNING: [Synth 8-3331] design Top has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 668.719 ; gain = 408.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 728.293 ; gain = 468.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 728.293 ; gain = 468.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |IBUF  |     1|
|2     |OBUF  |     1|
|3     |OBUFT |    15|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 737.820 ; gain = 220.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 737.820 ; gain = 477.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 749.516 ; gain = 501.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/Christian/Documents/DigitalDesignProjekt/Vivado projects/project_1_setup_fpga/project_1_setup_fpga.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 749.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 17:55:08 2018...
