============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:37 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g211__9945/A2                                                         +0     500   
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R 
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548   
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R 
  g304__5122/B                                                        +0     620   
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R 
  g303__1705/B                                                        +0     695   
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R 
  g299__3680/B                                                        +0     762   
  g299__3680/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R 
  g297__5526/A1                                                       +0     823   
  g297__5526/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     898 F 
  g293__6260/A2                                                       +0     898   
  g293__6260/Z           XOR2D0BWP16P90(timing)        2  2.2   35   +78     976 F 
  g309__1881/A2                                                       +0     976   
  g309__1881/Z           XOR2D0BWP16P90(timing)        1  1.2   23   +69    1045 R 
  g308__6131/A1                                                       +0    1045   
  g308__6131/ZN          ND2D0BWP16P90(timing)         1  1.2   35   +34    1079 F 
  g307__7098/A1                                                       +0    1079   
  g307__7098/ZN          NR4D0BWP16P90(timing)         1  1.3   76   +62    1142 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1142   
  wfull_reg/CP           setup                                   0   +69    1211 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     789ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

