
RTOS2_prj/freeRTOS2_TP1/out/freeRTOS2_TP1.elf:     file format elf32-littlearm
RTOS2_prj/freeRTOS2_TP1/out/freeRTOS2_TP1.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00097d

Program Header:
0x70000001 off    0x0000d100 vaddr 0x1a005100 paddr 0x1a005100 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**15
         filesz 0x000000b4 memsz 0x00002d10 flags rw-
    LOAD off    0x00008000 vaddr 0x1a000000 paddr 0x1a000000 align 2**15
         filesz 0x00005108 memsz 0x00005108 flags rwx
    LOAD off    0x00010000 vaddr 0x10000000 paddr 0x1a005108 align 2**15
         filesz 0x0000013c memsz 0x0000013c flags rw-
private flags = 5000402: [Version5 EABI] [hard-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000050fc  1a000000  1a000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000013c  10000000  1a005108  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  0001013c  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  0001013c  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  0001013c  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  0001013c  2**2
                  CONTENTS
  6 .bss          00002bd0  10000140  10000140  00000140  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  0001013c  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  0001013c  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  0001013c  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  0001013c  2**2
                  CONTENTS
 11 .init_array   00000004  1a0050fc  1a0050fc  0000d0fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a005100  1a005100  0000d100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  0001013c  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  0001013c  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  0001013c  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  0001013c  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  0001013c  2**2
                  CONTENTS
 18 .noinit       00000000  10002d10  10002d10  0001013c  2**2
                  CONTENTS
 19 .debug_info   00020ef0  00000000  00000000  0001013c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00004f10  00000000  00000000  0003102c  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000b9a6  00000000  00000000  00035f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00001098  00000000  00000000  000418e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000fa0  00000000  00000000  0004297a  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0001053a  00000000  00000000  0004391a  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00014e4b  00000000  00000000  00053e54  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002f9b3  00000000  00000000  00068c9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000070  00000000  00000000  00098652  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000039  00000000  00000000  000986c2  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002f78  00000000  00000000  000986fc  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000140 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0050fc l    d  .init_array	00000000 .init_array
1a005100 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002d10 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0035b4 l     F .text	00000094 uartProcessIRQ
10002b94 l     O .bss	00000004 rxIsrCallbackUART2Params
10002b98 l     O .bss	00000004 txIsrCallbackUART2Params
10002b9c l     O .bss	00000004 rxIsrCallbackUART0
10002ba0 l     O .bss	00000004 txIsrCallbackUART0Params
10002ba4 l     O .bss	00000004 rxIsrCallbackUART3Params
10002ba8 l     O .bss	00000004 txIsrCallbackUART0
10002bac l     O .bss	00000004 txIsrCallbackUART3Params
10002bb0 l     O .bss	00000004 txIsrCallbackUART2
10002bb4 l     O .bss	00000004 txIsrCallbackUART3
10002bb8 l     O .bss	00000004 rxIsrCallbackUART0Params
1a004ecc l     O .text	00000048 lpcUarts
10002bbc l     O .bss	00000004 rxIsrCallbackUART2
10002bc0 l     O .bss	00000004 rxIsrCallbackUART3
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 General.c
00000000 l    df *ABS*	00000000 Task1.c
10000140 l     O .bss	00000002 cont.13304
00000000 l    df *ABS*	00000000 DriverDinamicMemoryRTOS.c
00000000 l    df *ABS*	00000000 freeRTOS2_01.c
00000000 l    df *ABS*	00000000 system.c
10000148 l     O .bss	00000004 heap_end.4429
00000000 l    df *ABS*	00000000 heap_4.c
1a000a28 l     F .text	00000064 prvHeapInit
1a000a8c l     F .text	00000058 prvInsertBlockIntoFreeList
1000014c l     O .bss	00000004 xFreeBytesRemaining
10000150 l     O .bss	00000004 pxEnd
10000154 l     O .bss	00000008 xStart
1000015c l     O .bss	00002000 ucHeap
1000215c l     O .bss	00000004 xBlockAllocatedBit
10002160 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
00000000 l    df *ABS*	00000000 queue.c
1a000c5c l     F .text	0000001e prvIsQueueFull
1a000c7c l     F .text	0000001a prvIsQueueEmpty
1a000c98 l     F .text	00000076 prvCopyDataToQueue
1a000d10 l     F .text	00000024 prvCopyDataFromQueue
1a000d34 l     F .text	0000006a prvUnlockQueue
1a000e20 l     F .text	00000022 prvInitialiseNewQueue
1a0010d0 l     F .text	00000018 prvInitialiseMutex
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10002164 l     O .bss	000005a0 uxTimerTaskStack.9436
10002704 l     O .bss	00000168 uxIdleTaskStack.9429
1000286c l     O .bss	00000060 xIdleTaskTCB.9428
100028cc l     O .bss	00000060 xTimerTaskTCB.9435
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a00147c l     F .text	00000014 prvTaskCheckFreeStackSpace
1a001490 l     F .text	00000034 prvResetNextTaskUnblockTime
1a0014c4 l     F .text	00000092 prvInitialiseNewTask
1a001558 l     F .text	00000068 prvInitialiseTaskLists
1a0015c0 l     F .text	000000a8 prvAddNewTaskToReadyList
1a001668 l     F .text	0000003a prvDeleteTCB
1a0016a4 l     F .text	00000044 prvCheckTasksWaitingTermination
1a0016e8 l     F .text	00000028 prvIdleTask
1a001710 l     F .text	00000094 prvAddCurrentTaskToDelayedList
1000292c l     O .bss	00000004 xNumOfOverflows
10002930 l     O .bss	00000004 pxDelayedTaskList
10002934 l     O .bss	00000004 xSchedulerRunning
10002938 l     O .bss	00000014 xTasksWaitingTermination
1000294c l     O .bss	00000004 pxOverflowDelayedTaskList
10002950 l     O .bss	00000004 uxPendedTicks
10002954 l     O .bss	0000008c pxReadyTasksLists
100029e0 l     O .bss	00000004 uxSchedulerSuspended
100029e4 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100029e8 l     O .bss	00000004 uxCurrentNumberOfTasks
100029f0 l     O .bss	00000014 xPendingReadyList
10002a04 l     O .bss	00000004 xIdleTaskHandle
10002a08 l     O .bss	00000004 xTickCount
10002a0c l     O .bss	00000004 xNextTaskUnblockTime
10002a10 l     O .bss	00000004 uxTaskNumber
10002a14 l     O .bss	00000014 xDelayedTaskList1
10002a28 l     O .bss	00000014 xDelayedTaskList2
10002a3c l     O .bss	00000014 xSuspendedTaskList
10002a50 l     O .bss	00000004 uxTopReadyPriority
10002a54 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a002064 l     F .text	00000020 prvGetNextExpireTime
1a002084 l     F .text	00000048 prvInsertTimerInActiveList
1a0020cc l     F .text	0000006c prvCheckForValidListAndQueue
1a002138 l     F .text	00000040 prvInitialiseNewTimer
1a0024ec l     F .text	00000016 prvTimerTask
1a0022a4 l     F .text	0000007c prvSwitchTimerLists
1a002320 l     F .text	0000002c prvSampleTimeNow
1a00234c l     F .text	0000005c prvProcessExpiredTimer
1a0023a8 l     F .text	00000074 prvProcessTimerOrBlockTask
1a00241c l     F .text	000000d0 prvProcessReceivedCommands
10002a58 l     O .bss	00000004 pxCurrentTimerList
10002a5c l     O .bss	00000014 xActiveTimerList1
10002a70 l     O .bss	00000014 xActiveTimerList2
10002a84 l     O .bss	000000a0 ucStaticTimerQueueStorage.10431
10002b24 l     O .bss	00000050 xStaticTimerQueue.10430
10002b74 l     O .bss	00000004 xLastTime.10380
10002b78 l     O .bss	00000004 xTimerQueue
10002b7c l     O .bss	00000004 pxOverflowTimerList
10002b80 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a002504 l     F .text	00000040 prvTaskExitError
1a002544 l     F .text	00000022 prvPortStartFirstTask
1a00256c l     F .text	0000000e vPortEnableVFP
1a0025d0 l       .text	00000000 pxCurrentTCBConst2
1a0026b0 l       .text	00000000 pxCurrentTCBConst
10002b84 l     O .bss	00000001 ucMaxSysCallPriority
10002b88 l     O .bss	00000004 ulMaxPRIGROUPValue
10000010 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 board.c
1a0028a8 l     F .text	00000040 Board_LED_Init
1a0028e8 l     F .text	0000003c Board_TEC_Init
1a002924 l     F .text	0000003c Board_GPIO_Init
1a002960 l     F .text	00000030 Board_ADC_Init
1a002990 l     F .text	00000038 Board_SPI_Init
1a0029c8 l     F .text	00000024 Board_I2C_Init
1a004d54 l     O .text	00000012 GpioPorts
1a004d70 l     O .text	00000008 GpioButtons
1a004d78 l     O .text	0000000c GpioLeds
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004d84 l     O .text	00000004 InitClkStates
1a004d88 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002af0 l     F .text	0000002c Chip_UART_GetIndex
1a004dfc l     O .text	00000008 UART_BClock
1a004e04 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002c94 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002ca8 l     F .text	00000030 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002d58 l     F .text	000000a8 pll_calc_divs
1a002e00 l     F .text	00000104 pll_get_frac
1a002f04 l     F .text	00000048 Chip_Clock_FindBaseClock
1a003170 l     F .text	00000022 Chip_Clock_GetDivRate
10002b8c l     O .bss	00000008 audio_usb_pll_freq
1a004e18 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a004e84 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000014 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0034a0 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0034b4 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000004c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10002bc4 l     O .bss	00000004 tickHookFunction
10002bc8 l     O .bss	00000030 tickerObject.10593
10002bf8 l     O .bss	00000008 tickCounter
10002c00 l     O .bss	00000004 callBackFuncParams
00000000 l    df *ABS*	00000000 sapi_timer.c
1a003914 l     F .text	00000002 errorOcurred
1a003918 l     F .text	00000002 doNothing
10000050 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a003a18 l     F .text	0000002c gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002c04 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a003db8 l     F .text	00000010 clearInterrupt
1a003dc8 l     F .text	00000060 serveInterrupt
10000090 l     O .data	00000048 ultrasonicSensors
1a005060 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 impure.c
100000d8 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a080000 l       *ABS*	00000000 __top_MFlashA512
1a005108 l       .ARM.exidx	00000000 __exidx_end
1a005108 l       .ARM.exidx	00000000 _etext
00000000 l       *UND*	00000000 USB_StringDescriptor
00000000 l       *UND*	00000000 USB_DeviceDescriptor
20008000 l       *ABS*	00000000 __top_RamAHB32
1a005100 l       .ARM.exidx	00000000 __exidx_start
20010000 l       *ABS*	00000000 __top_RamAHB_ETB16
10008000 l       *ABS*	00000000 __top_RamLoc32
00000000 l       *UND*	00000000 Keyboard_ReportDescSize
2000c000 l       *ABS*	00000000 __top_RamAHB16
1008a000 l       *ABS*	00000000 __top_RamLoc40
1a005100 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 Keyboard_ReportDescriptor
00000000 l       *UND*	00000000 USB_DeviceQualifier
1a0050fc l       .bss_RAM5	00000000 __preinit_array_end
00000000 l       *UND*	00000000 USB_HsConfigDescriptor
00000000 l       *UND*	00000000 USB_FsConfigDescriptor
1b080000 l       *ABS*	00000000 __top_MFlashB512
1a0050fc l       .init_array	00000000 __init_array_start
1a0050fc l       .bss_RAM5	00000000 __preinit_array_start
1a004c9c g     F .text	00000014 _malloc_usable_size_r
1a002f98 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0044c0 g     F .text	00000010 strcpy
1a003eac g     F .text	0000002e .hidden __gnu_uldivmod_helper
1a003998 g     F .text	00000040 TIMER2_IRQHandler
1a0037ac g     F .text	00000014 uartRxRead
1a000190  w    F .text	00000002 DebugMon_Handler
1a0001cc  w    F .text	00000002 RIT_IRQHandler
1a000c50 g     F .text	0000000c xPortGetFreeHeapSize
1a0001cc  w    F .text	00000002 ADCHS_IRQHandler
1a003ee0 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
1a0001cc  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002624 g     F .text	0000002c vPortExitCritical
1a0001cc  w    F .text	00000002 I2C0_IRQHandler
1a002a3c g     F .text	00000008 __stdio_init
1a00017c  w    F .text	00000002 HardFault_Handler
1a0003bc g     F .text	00000038 SelecQueueFromOperation
1a001364 g     F .text	0000004c vQueueWaitForMessageRestricted
1a000000 g       *ABS*	00000000 __vectors_start__
1a002d4c g     F .text	0000000c Chip_ADC_SetResolution
1a0026c0 g     F .text	0000002c SysTick_Handler
1a002b70 g     F .text	00000040 Chip_UART_SetBaud
1a000978  w    F .text	00000002 initialise_monitor_handles
1a0006bc g     F .text	000000a8 Task_ReportStack_OP2
1a0001cc  w    F .text	00000002 SDIO_IRQHandler
1a0001cc  w    F .text	00000002 ATIMER_IRQHandler
1a004c1a g     F .text	00000036 memmove
10002c10 g     O .bss	00000004 SemTxUart
1a002650 g     F .text	00000064 PendSV_Handler
1a00058c g     F .text	000000a0 TaskService
1a001100 g     F .text	000000e4 xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a000150 g       .text	00000000 __data_section_table_end
10002c14 g     O .bss	00000004 xPointerQueue_OP2
1a0001cc  w    F .text	00000002 I2C1_IRQHandler
1a0001cc  w    F .text	00000002 UART1_IRQHandler
1a0001cc  w    F .text	00000002 GPIO5_IRQHandler
1a0001cc  w    F .text	00000002 CAN1_IRQHandler
100029ec g     O .bss	00000004 pxCurrentTCB
53ff6efe g       *ABS*	00000000 __valid_user_code_checksum
1a0003f4 g     F .text	00000036 packetToLower
1a0001cc  w    F .text	00000002 USB1_IRQHandler
1a0001cc  w    F .text	00000002 I2S0_IRQHandler
1a000890 g     F .text	00000018 ModuleDinamicMemory_initialize
1a001d18 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0039d8 g     F .text	00000040 TIMER3_IRQHandler
1a0031fc g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001d0 g     F .text	0000000a UART0_IRQHandler
1a0001b8 g     F .text	00000012 bss_init
1a002724 g     F .text	00000128 xPortStartScheduler
1a004434 g     F .text	00000016 memcpy
1a001c24 g     F .text	00000030 vTaskPlaceOnEventList
1a0001cc  w    F .text	00000002 SGPIO_IRQHandler
1a0046ec g     F .text	000001e4 _svfprintf_r
1a0026ec  w    F .text	00000038 vPortSetupTimerInterrupt
1a003e4c g     F .text	00000000 .hidden __aeabi_uldivmod
10002d10 g       .noinit	00000000 _noinit
1a000bd8 g     F .text	00000078 vPortFree
1a00386c g     F .text	00000018 uartWriteString
10002d08 g     O .bss	00000004 SystemCoreClock
1a002b1c g     F .text	00000054 Chip_UART_Init
1a00389c g     F .text	0000002c tickerCallback
1a0001cc  w    F .text	00000002 ADC0_IRQHandler
1a00284c g     F .text	0000005c vPortValidateInterruptPriority
1a001dbc g     F .text	00000018 uxTaskGetStackHighWaterMark
10002c18 g     O .bss	00000004 SemRxUart
1a000188  w    F .text	00000002 UsageFault_Handler
1a003278 g     F .text	0000004c Chip_Clock_GetRate
1a0013d0 g     F .text	00000018 vListInsertEnd
1a0001cc  w    F .text	00000002 GPIO6_IRQHandler
1a002a78 g     F .text	0000006c Board_SetupClocking
1a000a08 g     F .text	00000020 _sbrk_r
1a004d6c g     O .text	00000004 ExtRateIn
1a0001cc  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0013c8 g     F .text	00000006 vListInitialiseItem
1a003e34 g     F .text	0000000a GPIO1_IRQHandler
1a0011e4 g     F .text	00000158 xQueueReceive
10002cc8 g     O .bss	00000040 xQueueRegistry
1a00145c g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001cc  w    F .text	00000002 SSP0_IRQHandler
1a0002fc g     O .text	00000004 CRP_WORD
1a004c50 g     F .text	0000004c _realloc_r
1a0043e8 g     F .text	0000004c __libc_init_array
1a00417c g     F .text	0000026a .hidden __udivdi3
1a0001cc  w    F .text	00000002 ADC1_IRQHandler
1a000ae4 g     F .text	000000f4 pvPortMalloc
1a002a10 g     F .text	0000002c Board_Init
1a000a04  w    F .text	00000002 _init
1a0013b0 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
10002c1c g     O .bss	00000004 xPointerQueue_3
1a001938 g     F .text	0000000c xTaskGetTickCount
1a000f40 g     F .text	00000190 xQueueGenericSend
1a0001cc  w    F .text	00000002 RTC_IRQHandler
10002d10 g       .bss	00000000 _ebss
1a00391c g     F .text	0000003c TIMER0_IRQHandler
1a00097c g     F .text	00000088 Reset_Handler
1a0038c8 g     F .text	0000004c tickInit
1a0001cc  w    F .text	00000002 SPI_IRQHandler
1a003470 g     F .text	00000030 Chip_I2C_SetClockRate
1a001df4 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001cc  w    F .text	00000002 LCD_IRQHandler
1a000870 g     F .text	00000020 CallbackRx
1a002f4c g     F .text	0000004c Chip_Clock_EnableCrystal
1a001c8c g     F .text	0000008c xTaskRemoveFromEventList
1a001478 g     F .text	00000002 vApplicationMallocFailedHook
1a00019c g     F .text	0000001a data_init
10002c20 g     O .bss	00000004 xTaskHandle_MayOP0
1a003958 g     F .text	00000040 TIMER1_IRQHandler
1a0050a4 g     O .text	00000020 __sf_fake_stderr
10002c24 g     O .bss	00000004 xPointerQueue_OP3
1a00344c g     F .text	00000024 Chip_I2C_Init
1a000568 g     F .text	00000024 semaphoreCreateAll
1a003884 g     F .text	0000000a UART2_IRQHandler
1a000464 g     F .text	000000a4 TaskCreateAll
1a003108 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a004638 g     F .text	000000b2 __ssputs_r
1a004f20 g     O .text	00000140 gpioPinsInit
1a003648 g     F .text	00000094 uartInterrupt
1a003850 g     F .text	0000001a uartWriteByte
1a0034cc g     F .text	00000012 Chip_SSP_SetClockRate
1a00062c g     F .text	00000048 Task_ToMayusculas_OP0
1a003c90 g     F .text	00000016 gpioToggle
1a003e40 g     F .text	0000000a GPIO2_IRQHandler
1a004bfc g     F .text	0000001e memchr
00000000  w      *UND*	00000000 _printf_float
1a001d30 g     F .text	00000080 xTaskCheckForTimeOut
1a004504 g     F .text	00000088 _free_r
1a0031d8 g     F .text	00000024 Chip_Clock_GetBaseClock
10000140 g       .bss	00000000 _bss
1a002d18 g     F .text	00000032 Chip_ADC_SetSampleRate
1a000810 g     F .text	00000060 TaskTxUart
1a001928 g     F .text	00000010 vTaskSuspendAll
1a0001cc  w    F .text	00000002 I2S1_IRQHandler
1a0034e0 g     F .text	0000003e Chip_SSP_SetBitRate
1a00141c g     F .text	00000026 uxListRemove
10002c28 g     O .bss	0000006d Data
1a003428 g     F .text	00000002 Chip_GPIO_Init
1a004d68 g     O .text	00000004 OscRateIn
1a0037d4 g     F .text	0000007c uartInit
1a0017a4 g     F .text	0000007c xTaskCreateStatic
10002d10 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0044e0 g     F .text	00000024 strncpy
1a001b60 g     F .text	000000c4 vTaskSwitchContext
1a0001cc  w    F .text	00000002 SSP1_IRQHandler
1a000e44 g     F .text	000000aa xQueueGenericCreateStatic
1a001c54 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
10002c98 g     O .bss	00000020 ModuleData
1a003a44 g     F .text	0000019c gpioInit
1a001ea8 g     F .text	00000098 xTaskNotifyWait
1a001444 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a002238 g     F .text	0000006c xTimerGenericCommand
1a001474 g     F .text	00000002 vApplicationStackOverflowHook
1a003edc  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003ca8 g     F .text	0000001c USB0_IRQHandler
1a0001cc  w    F .text	00000002 GPIO3_IRQHandler
10000144 g     O .bss	00000004 xTaskHandle_RxNotify
1a0001cc  w    F .text	00000002 SCT_IRQHandler
1a005064 g     O .text	00000020 __sf_fake_stdin
1a002fb4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00444a g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a000904 g     F .text	00000074 main
1a0008f8 g     F .text	0000000a ModuleDinamicMemory_Free
1a0001cc  w    F .text	00000002 WDT_IRQHandler
1a0013e8 g     F .text	00000034 vListInsert
10002cb8 g     O .bss	00000004 SemMutexUart
1a0025b0 g     F .text	00000024 SVC_Handler
1a002178 g     F .text	00000070 xTimerCreateTimerTask
1a00458c g     F .text	000000ac _malloc_r
1a003794 g     F .text	00000018 uartTxReady
1a000764 g     F .text	000000ac Task_ReportHeap_OP3
1a0001cc  w    F .text	00000002 GPIO7_IRQHandler
1a003208 g     F .text	0000003c Chip_Clock_EnableOpts
1a000ef0 g     F .text	00000050 xQueueGenericCreate
1a002fd0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a003088 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a003558 g     F .text	00000040 SystemInit
1a0001cc  w    F .text	00000002 SPIFI_IRQHandler
1a001f40 g     F .text	00000124 xTaskGenericNotifyFromISR
1a0001cc  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a003be0 g     F .text	00000058 gpioWrite
1a001a68 g     F .text	000000f8 xTaskResumeAll
1a00445c g     F .text	00000048 sprintf
1a001888 g     F .text	000000a0 vTaskStartScheduler
1a002cd8 g     F .text	00000040 Chip_ADC_Init
10002d0c g     O .bss	00000004 g_pUsbApi
1a002a44 g     F .text	00000034 Board_SetupMuxing
1a002bb0 g     F .text	000000e4 Chip_UART_SetBaudFDR
1a0001cc  w    F .text	00000002 ETH_IRQHandler
1a0048d0 g     F .text	000000ea _printf_common
10000138 g     O .data	00000004 _impure_ptr
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0046ec g     F .text	000001e4 _svfiprintf_r
1a0037c0 g     F .text	00000014 uartTxWrite
1a0001cc  w    F .text	00000002 CAN0_IRQHandler
10002cbc g     O .bss	00000004 xTaskHandle_MinOP1
10000000 g       .data	00000000 _data
1a001db0 g     F .text	0000000c vTaskMissedYield
10002d10 g       .bss	00000000 _pvHeapStart
10000000 g     O .data	00000010 Frame_parameters
1a000178 g       .text	00000000 __section_table_end
1a003520 g     F .text	00000038 Chip_SSP_Init
1a00133c g     F .text	00000028 vQueueAddToRegistry
1a0001cc  w    F .text	00000002 GINT0_IRQHandler
1a000300 g     F .text	000000bc Add_IncommingFrame
1a001944 g     F .text	00000124 xTaskIncrementTick
1a0001cc  w    F .text	00000002 DAC_IRQHandler
1a0029ec g     F .text	00000024 Board_Debug_Init
1a000da0 g     F .text	00000080 xQueueGenericReset
1000013c g       .data	00000000 _edata
1a00342c g     F .text	00000020 Chip_I2C_EventHandler
1a0001cc  w    F .text	00000002 M0SUB_IRQHandler
1a001820 g     F .text	00000066 xTaskCreate
1a0032d8 g     F .text	00000150 Chip_SetupCoreClock
1a003e28 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a0032c4 g     F .text	00000014 SystemCoreClockUpdate
1a00042c g     F .text	00000036 packetToUpper
10002cc0 g     O .bss	00000004 xPointerQueue_OP1
1a0001cc  w    F .text	00000002 DMA_IRQHandler
1a0001cc  w    F .text	00000002 EVRT_IRQHandler
1a005084 g     O .text	00000020 __sf_fake_stdout
1a00445c g     F .text	00000048 siprintf
1a001dd4 g     F .text	00000020 xTaskGetSchedulerState
1a003edc  w    F .text	00000002 .hidden __aeabi_idiv0
1a000674 g     F .text	00000048 Task_ToMinusculas_OP1
1a0036dc g     F .text	000000b8 uartCallbackSet
1a000184  w    F .text	00000002 BusFault_Handler
1a0044d0 g     F .text	00000010 strlen
1a002580 g     F .text	0000002c pxPortInitialiseStack
1a0049bc g     F .text	00000240 _printf_i
1a003244 g     F .text	00000034 Chip_Clock_Enable
1a003890 g     F .text	0000000a UART3_IRQHandler
1a0008a8 g     F .text	0000003c ModuleDinamicMemory_send
10002c08 g     O .bss	00000004 __malloc_sbrk_start
1a0001cc  w    F .text	00000002 MCPWM_IRQHandler
1a0021e8 g     F .text	0000004e xTimerCreateStatic
1a003e7c g     F .text	0000002e .hidden __gnu_ldivmod_helper
10002cc4 g     O .bss	00000004 xPointerQueue_OP0
1a0001cc  w    F .text	00000002 M0APP_IRQHandler
1a0044a4 g     F .text	0000001c strchr
1a003c38 g     F .text	00000058 gpioRead
1a003cc4 g     F .text	000000f4 boardInit
1a0025e0 g     F .text	00000044 vPortEnterCritical
1a0008e4 g     F .text	00000014 ModuleDinamicMemory_receive
10002c0c g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001cc  w    F .text	00000002 GINT1_IRQHandler
1a000508 g     F .text	00000060 QueueCreateAll
1a0010e8 g     F .text	00000016 xQueueCreateMutex
1a003194 g     F .text	00000044 Chip_Clock_SetBaseClock
1a003598 g     F .text	0000001c cyclesCounterInit
1a0001cc  w    F .text	00000002 GPIO4_IRQHandler
1a002ae4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 7d 09 00 1a 79 01 00 1a 7d 01 00 1a     ....}...y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a fe 6e ff 53     .............n.S
	...
1a00002c:	b1 25 00 1a 91 01 00 1a 00 00 00 00 51 26 00 1a     .%..........Q&..
1a00003c:	c1 26 00 1a                                         .&..

1a000040 <g_pfnVendorVectors>:
1a000040:	cd 01 00 1a cd 01 00 1a cd 01 00 1a 00 00 00 00     ................
1a000050:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000060:	a9 3c 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     .<..............
1a000070:	1d 39 00 1a 59 39 00 1a 99 39 00 1a d9 39 00 1a     .9..Y9...9...9..
1a000080:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000090:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000a0:	d1 01 00 1a cd 01 00 1a 85 38 00 1a 91 38 00 1a     .........8...8..
1a0000b0:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000c0:	29 3e 00 1a 35 3e 00 1a 41 3e 00 1a cd 01 00 1a     )>..5>..A>......
1a0000d0:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000e0:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000f0:	00 00 00 00 cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000100:	00 00 00 00 cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000110:	cd 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a005108 	.word	0x1a005108
1a000118:	10000000 	.word	0x10000000
1a00011c:	0000013c 	.word	0x0000013c
1a000120:	1a005108 	.word	0x1a005108
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005108 	.word	0x1a005108
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005108 	.word	0x1a005108
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005108 	.word	0x1a005108
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000140 	.word	0x10000140
1a000154:	00002bd0 	.word	0x00002bd0
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a00018c:	e7fe      	b.n	1a00018c <UsageFault_Handler+0x4>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000194:	e7fe      	b.n	1a000194 <DebugMon_Handler+0x4>
1a000196:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000198:	e7fe      	b.n	1a000198 <DebugMon_Handler+0x8>
1a00019a:	bf00      	nop

1a00019c <data_init>:
    PendSV_Handler,                 // The PendSV handler
    SysTick_Handler,                // The SysTick handler
};

__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00019c:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00019e:	2300      	movs	r3, #0
1a0001a0:	e004      	b.n	1a0001ac <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001a2:	6804      	ldr	r4, [r0, #0]
1a0001a4:	600c      	str	r4, [r1, #0]
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a6:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001a8:	3004      	adds	r0, #4
1a0001aa:	3104      	adds	r1, #4
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001ac:	4293      	cmp	r3, r2
1a0001ae:	d3f8      	bcc.n	1a0001a2 <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001b0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b4:	4770      	bx	lr
1a0001b6:	bf00      	nop

1a0001b8 <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b8:	2300      	movs	r3, #0
1a0001ba:	e003      	b.n	1a0001c4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001bc:	2200      	movs	r2, #0
1a0001be:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001c2:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c4:	428b      	cmp	r3, r1
1a0001c6:	d3f9      	bcc.n	1a0001bc <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001c8:	4770      	bx	lr
1a0001ca:	bf00      	nop

1a0001cc <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001cc:	e7fe      	b.n	1a0001cc <ADC0_IRQHandler>
1a0001ce:	bf00      	nop

1a0001d0 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001d0:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001d2:	2000      	movs	r0, #0
1a0001d4:	f003 f9ee 	bl	1a0035b4 <uartProcessIRQ>
1a0001d8:	bd08      	pop	{r3, pc}
1a0001da:	bf00      	nop
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Add_IncommingFrame>:


/*=================================================================================
						Almacena en el buffer de la RX ISR
=================================================================================*/
void Add_IncommingFrame(UBaseType_t uxSavedInterruptStatus ,BaseType_t xHigherPriorityTaskWoken, volatile char c){
1a000300:	b530      	push	{r4, r5, lr}
1a000302:	b085      	sub	sp, #20
1a000304:	9103      	str	r1, [sp, #12]
1a000306:	f88d 200b 	strb.w	r2, [sp, #11]
	char *PtrSOF = NULL;
	char *PtrEOF = NULL;
	void* XPointerQueUe = NULL; /*Puntero auxiliar  a cola*/

	/*Verifica Inicio de trama*/
	if( Frame_parameters._SOF == c) Data.StartFrame = 1;
1a00030a:	4b29      	ldr	r3, [pc, #164]	; (1a0003b0 <Add_IncommingFrame+0xb0>)
1a00030c:	781b      	ldrb	r3, [r3, #0]
1a00030e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000312:	b2db      	uxtb	r3, r3
1a000314:	4293      	cmp	r3, r2
1a000316:	d103      	bne.n	1a000320 <Add_IncommingFrame+0x20>
1a000318:	2201      	movs	r2, #1
1a00031a:	4b26      	ldr	r3, [pc, #152]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a00031c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

	if(Data.StartFrame){
1a000320:	4b24      	ldr	r3, [pc, #144]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a000322:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
1a000326:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00032a:	d03e      	beq.n	1a0003aa <Add_IncommingFrame+0xaa>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a00032c:	f3ef 8011 	mrs	r0, BASEPRI
1a000330:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000334:	f383 8811 	msr	BASEPRI, r3
1a000338:	f3bf 8f6f 	isb	sy
1a00033c:	f3bf 8f4f 	dsb	sy
		/*Proteger acceso al buffer*/
		uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
		Data.Buffer[Data.Index++]= c;
1a000340:	4b1c      	ldr	r3, [pc, #112]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a000342:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
1a000346:	b2d2      	uxtb	r2, r2
1a000348:	1c51      	adds	r1, r2, #1
1a00034a:	b2c9      	uxtb	r1, r1
1a00034c:	f883 106b 	strb.w	r1, [r3, #107]	; 0x6b
1a000350:	f89d 100b 	ldrb.w	r1, [sp, #11]
1a000354:	b2c9      	uxtb	r1, r1
1a000356:	5499      	strb	r1, [r3, r2]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000358:	f380 8811 	msr	BASEPRI, r0
		taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
	}
	else return;

	if(Data.Index > sizeof(Data)-1) Data.Index =0;  /*Garantiza no desbordamiento del buffer*/
1a00035c:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
1a000360:	b2db      	uxtb	r3, r3
1a000362:	2b6c      	cmp	r3, #108	; 0x6c
1a000364:	d903      	bls.n	1a00036e <Add_IncommingFrame+0x6e>
1a000366:	2200      	movs	r2, #0
1a000368:	4b12      	ldr	r3, [pc, #72]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a00036a:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

	Data.Buffer[Data.Index] = 0; 					/*char NULL pos siguiente*/
1a00036e:	4a11      	ldr	r2, [pc, #68]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a000370:	f892 306b 	ldrb.w	r3, [r2, #107]	; 0x6b
1a000374:	b2db      	uxtb	r3, r3
1a000376:	2100      	movs	r1, #0
1a000378:	54d1      	strb	r1, [r2, r3]

	if(Frame_parameters._EOF == c){
1a00037a:	4b0d      	ldr	r3, [pc, #52]	; (1a0003b0 <Add_IncommingFrame+0xb0>)
1a00037c:	7b1b      	ldrb	r3, [r3, #12]
1a00037e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000382:	b2db      	uxtb	r3, r3
1a000384:	4293      	cmp	r3, r2
1a000386:	d110      	bne.n	1a0003aa <Add_IncommingFrame+0xaa>
		Data.StartFrame = 0;
1a000388:	4d0a      	ldr	r5, [pc, #40]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a00038a:	460c      	mov	r4, r1
1a00038c:	f885 106c 	strb.w	r1, [r5, #108]	; 0x6c
		Data.Ready = 1;
1a000390:	2301      	movs	r3, #1
1a000392:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
		/*Frame buena en el buffer*/

		xTaskNotifyFromISR(xTaskHandle_RxNotify,0,eNoAction,&xHigherPriorityTaskWoken);
1a000396:	4b08      	ldr	r3, [pc, #32]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a000398:	6818      	ldr	r0, [r3, #0]
1a00039a:	ab03      	add	r3, sp, #12
1a00039c:	9300      	str	r3, [sp, #0]
1a00039e:	460a      	mov	r2, r1
1a0003a0:	460b      	mov	r3, r1
1a0003a2:	f001 fdcd 	bl	1a001f40 <xTaskGenericNotifyFromISR>
		Data.Index =0;
1a0003a6:	f885 406b 	strb.w	r4, [r5, #107]	; 0x6b
	}
}
1a0003aa:	b005      	add	sp, #20
1a0003ac:	bd30      	pop	{r4, r5, pc}
1a0003ae:	bf00      	nop
1a0003b0:	10000000 	.word	0x10000000
1a0003b4:	10002c28 	.word	0x10002c28
1a0003b8:	10000144 	.word	0x10000144

1a0003bc <SelecQueueFromOperation>:
/*=================================================================================
 	 	 	 	 	 	selecionar puntero a cola segun operacion
 =================================================================================*/
void* SelecQueueFromOperation(Enum_Op_t OP){
	void * XpointerSelected = NULL;
	switch(OP){
1a0003bc:	2803      	cmp	r0, #3
1a0003be:	d80f      	bhi.n	1a0003e0 <SelecQueueFromOperation+0x24>
1a0003c0:	e8df f000 	tbb	[pc, r0]
1a0003c4:	0b080502 	.word	0x0b080502

	case OP0:   /*Operacion 0*/
		XpointerSelected = xPointerQueue_OP0;
1a0003c8:	4b06      	ldr	r3, [pc, #24]	; (1a0003e4 <SelecQueueFromOperation+0x28>)
1a0003ca:	6818      	ldr	r0, [r3, #0]
		break;
1a0003cc:	4770      	bx	lr
	case OP1:	/*Operacion 1*/
		XpointerSelected = xPointerQueue_OP1;
1a0003ce:	4b06      	ldr	r3, [pc, #24]	; (1a0003e8 <SelecQueueFromOperation+0x2c>)
1a0003d0:	6818      	ldr	r0, [r3, #0]
		break;
1a0003d2:	4770      	bx	lr
	case OP2:	/*Operacion 2*/
		XpointerSelected = xPointerQueue_OP2;
1a0003d4:	4b05      	ldr	r3, [pc, #20]	; (1a0003ec <SelecQueueFromOperation+0x30>)
1a0003d6:	6818      	ldr	r0, [r3, #0]
		break;
1a0003d8:	4770      	bx	lr
	case OP3:	/*Operacion 3*/
		XpointerSelected = xPointerQueue_OP3;
1a0003da:	4b05      	ldr	r3, [pc, #20]	; (1a0003f0 <SelecQueueFromOperation+0x34>)
1a0003dc:	6818      	ldr	r0, [r3, #0]
		break;
1a0003de:	4770      	bx	lr

/*=================================================================================
 	 	 	 	 	 	selecionar puntero a cola segun operacion
 =================================================================================*/
void* SelecQueueFromOperation(Enum_Op_t OP){
	void * XpointerSelected = NULL;
1a0003e0:	2000      	movs	r0, #0
	case OP3:	/*Operacion 3*/
		XpointerSelected = xPointerQueue_OP3;
		break;
	}
	return XpointerSelected;
}
1a0003e2:	4770      	bx	lr
1a0003e4:	10002cc4 	.word	0x10002cc4
1a0003e8:	10002cc0 	.word	0x10002cc0
1a0003ec:	10002c14 	.word	0x10002c14
1a0003f0:	10002c24 	.word	0x10002c24

1a0003f4 <packetToLower>:

/*=================================================================================
 	 	 	 	 	 	 	 	 packetToLower
 =================================================================================*/
void packetToLower(uint8_t *ptrToPacketLower){
1a0003f4:	b430      	push	{r4, r5}

	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ((*(ptrToPacketLower + OFFSET_TAMANO)) -'0')*256;
1a0003f6:	7885      	ldrb	r5, [r0, #2]
	tSizePacket = tSizePacket + ( (*(ptrToPacketLower+OFFSET_OP+OFFSET_TAMANO)) -'0');
1a0003f8:	78c3      	ldrb	r3, [r0, #3]
1a0003fa:	eb03 2505 	add.w	r5, r3, r5, lsl #8
1a0003fe:	f5a5 5540 	sub.w	r5, r5, #12288	; 0x3000
1a000402:	3d30      	subs	r5, #48	; 0x30
1a000404:	b2ad      	uxth	r5, r5
	for(i = 0; i < tSizePacket ; i++){
1a000406:	2300      	movs	r3, #0
1a000408:	e00a      	b.n	1a000420 <packetToLower+0x2c>
		if( *(ptrToPacketLower + i + OFFSET_DATO) >= MIN_LOWER &&  *(ptrToPacketLower + i + OFFSET_DATO) <= MAX_LOWER)
1a00040a:	1d1c      	adds	r4, r3, #4
1a00040c:	5d01      	ldrb	r1, [r0, r4]
1a00040e:	f1a1 0229 	sub.w	r2, r1, #41	; 0x29
1a000412:	b2d2      	uxtb	r2, r2
1a000414:	2a31      	cmp	r2, #49	; 0x31
1a000416:	d801      	bhi.n	1a00041c <packetToLower+0x28>
			*(ptrToPacketLower + i + OFFSET_DATO) = *(ptrToPacketLower + i + OFFSET_DATO) + UP_LW_LW_UP;
1a000418:	3120      	adds	r1, #32
1a00041a:	5501      	strb	r1, [r0, r4]

	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ((*(ptrToPacketLower + OFFSET_TAMANO)) -'0')*256;
	tSizePacket = tSizePacket + ( (*(ptrToPacketLower+OFFSET_OP+OFFSET_TAMANO)) -'0');
	for(i = 0; i < tSizePacket ; i++){
1a00041c:	3301      	adds	r3, #1
1a00041e:	b2db      	uxtb	r3, r3
1a000420:	b29a      	uxth	r2, r3
1a000422:	42aa      	cmp	r2, r5
1a000424:	d3f1      	bcc.n	1a00040a <packetToLower+0x16>
		if( *(ptrToPacketLower + i + OFFSET_DATO) >= MIN_LOWER &&  *(ptrToPacketLower + i + OFFSET_DATO) <= MAX_LOWER)
			*(ptrToPacketLower + i + OFFSET_DATO) = *(ptrToPacketLower + i + OFFSET_DATO) + UP_LW_LW_UP;
	}
}
1a000426:	bc30      	pop	{r4, r5}
1a000428:	4770      	bx	lr
1a00042a:	bf00      	nop

1a00042c <packetToUpper>:
/*=================================================================================
 	 	 	 	 	 	 	 	 packetToUpper
 =================================================================================*/
void packetToUpper(uint8_t *ptrToPacketUpper){
1a00042c:	b430      	push	{r4, r5}
	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ( *( ptrToPacketUpper + OFFSET_TAMANO) -'0')*256;
1a00042e:	7885      	ldrb	r5, [r0, #2]
	tSizePacket = tSizePacket + ( *( ptrToPacketUpper + OFFSET_OP+OFFSET_TAMANO) -'0');
1a000430:	78c3      	ldrb	r3, [r0, #3]
1a000432:	eb03 2505 	add.w	r5, r3, r5, lsl #8
1a000436:	f5a5 5540 	sub.w	r5, r5, #12288	; 0x3000
1a00043a:	3d30      	subs	r5, #48	; 0x30
1a00043c:	b2ad      	uxth	r5, r5
	for(i = 0;i < tSizePacket; i++){
1a00043e:	2300      	movs	r3, #0
1a000440:	e00a      	b.n	1a000458 <packetToUpper+0x2c>
		if( *(ptrToPacketUpper + i + OFFSET_DATO) >= MIN_UPPER &&  *(ptrToPacketUpper + i + OFFSET_DATO) <= MAX_UPPER)
1a000442:	1d1c      	adds	r4, r3, #4
1a000444:	5d01      	ldrb	r1, [r0, r4]
1a000446:	f1a1 0261 	sub.w	r2, r1, #97	; 0x61
1a00044a:	b2d2      	uxtb	r2, r2
1a00044c:	2a19      	cmp	r2, #25
1a00044e:	d801      	bhi.n	1a000454 <packetToUpper+0x28>
			*(ptrToPacketUpper + i + OFFSET_DATO) = *(ptrToPacketUpper + i + OFFSET_DATO)-UP_LW_LW_UP;
1a000450:	3920      	subs	r1, #32
1a000452:	5501      	strb	r1, [r0, r4]
void packetToUpper(uint8_t *ptrToPacketUpper){
	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ( *( ptrToPacketUpper + OFFSET_TAMANO) -'0')*256;
	tSizePacket = tSizePacket + ( *( ptrToPacketUpper + OFFSET_OP+OFFSET_TAMANO) -'0');
	for(i = 0;i < tSizePacket; i++){
1a000454:	3301      	adds	r3, #1
1a000456:	b2db      	uxtb	r3, r3
1a000458:	b29a      	uxth	r2, r3
1a00045a:	42aa      	cmp	r2, r5
1a00045c:	d3f1      	bcc.n	1a000442 <packetToUpper+0x16>
		if( *(ptrToPacketUpper + i + OFFSET_DATO) >= MIN_UPPER &&  *(ptrToPacketUpper + i + OFFSET_DATO) <= MAX_UPPER)
			*(ptrToPacketUpper + i + OFFSET_DATO) = *(ptrToPacketUpper + i + OFFSET_DATO)-UP_LW_LW_UP;
	}
}
1a00045e:	bc30      	pop	{r4, r5}
1a000460:	4770      	bx	lr
1a000462:	bf00      	nop

1a000464 <TaskCreateAll>:
	xSemaphoreGive(SemMutexUart);
}
/*=================================================================================
 	 	 	 	 	 	 	 	task create
 =================================================================================*/
void TaskCreateAll(void){
1a000464:	b530      	push	{r4, r5, lr}
1a000466:	b083      	sub	sp, #12

	xTaskCreate(TaskTxUart, (const char *)"TaskTxUart",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000468:	2501      	movs	r5, #1
1a00046a:	9500      	str	r5, [sp, #0]
1a00046c:	2400      	movs	r4, #0
1a00046e:	9401      	str	r4, [sp, #4]
1a000470:	4818      	ldr	r0, [pc, #96]	; (1a0004d4 <TaskCreateAll+0x70>)
1a000472:	4919      	ldr	r1, [pc, #100]	; (1a0004d8 <TaskCreateAll+0x74>)
1a000474:	22b4      	movs	r2, #180	; 0xb4
1a000476:	4623      	mov	r3, r4
1a000478:	f001 f9d2 	bl	1a001820 <xTaskCreate>
	xTaskCreate(TaskService, (const char *)"TaskService",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 2, &xTaskHandle_RxNotify);
1a00047c:	2302      	movs	r3, #2
1a00047e:	9300      	str	r3, [sp, #0]
1a000480:	4b16      	ldr	r3, [pc, #88]	; (1a0004dc <TaskCreateAll+0x78>)
1a000482:	9301      	str	r3, [sp, #4]
1a000484:	4816      	ldr	r0, [pc, #88]	; (1a0004e0 <TaskCreateAll+0x7c>)
1a000486:	4917      	ldr	r1, [pc, #92]	; (1a0004e4 <TaskCreateAll+0x80>)
1a000488:	22b4      	movs	r2, #180	; 0xb4
1a00048a:	4623      	mov	r3, r4
1a00048c:	f001 f9c8 	bl	1a001820 <xTaskCreate>
	xTaskCreate(Task_ToMayusculas_OP0, (const char *)"Task_ToMayusculas_OP0",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000490:	9500      	str	r5, [sp, #0]
1a000492:	9401      	str	r4, [sp, #4]
1a000494:	4814      	ldr	r0, [pc, #80]	; (1a0004e8 <TaskCreateAll+0x84>)
1a000496:	4915      	ldr	r1, [pc, #84]	; (1a0004ec <TaskCreateAll+0x88>)
1a000498:	22b4      	movs	r2, #180	; 0xb4
1a00049a:	4623      	mov	r3, r4
1a00049c:	f001 f9c0 	bl	1a001820 <xTaskCreate>
	xTaskCreate(Task_ToMinusculas_OP1, (const char *)"Task_ToMinusculas_OP1",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004a0:	9500      	str	r5, [sp, #0]
1a0004a2:	9401      	str	r4, [sp, #4]
1a0004a4:	4812      	ldr	r0, [pc, #72]	; (1a0004f0 <TaskCreateAll+0x8c>)
1a0004a6:	4913      	ldr	r1, [pc, #76]	; (1a0004f4 <TaskCreateAll+0x90>)
1a0004a8:	22b4      	movs	r2, #180	; 0xb4
1a0004aa:	4623      	mov	r3, r4
1a0004ac:	f001 f9b8 	bl	1a001820 <xTaskCreate>
	xTaskCreate(Task_ReportStack_OP2, (const char *)"Task_ToMayusculas_OP2",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004b0:	9500      	str	r5, [sp, #0]
1a0004b2:	9401      	str	r4, [sp, #4]
1a0004b4:	4810      	ldr	r0, [pc, #64]	; (1a0004f8 <TaskCreateAll+0x94>)
1a0004b6:	4911      	ldr	r1, [pc, #68]	; (1a0004fc <TaskCreateAll+0x98>)
1a0004b8:	22b4      	movs	r2, #180	; 0xb4
1a0004ba:	4623      	mov	r3, r4
1a0004bc:	f001 f9b0 	bl	1a001820 <xTaskCreate>
	xTaskCreate(Task_ReportHeap_OP3, (const char *)"Task_ToMinusculas_OP3",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004c0:	9500      	str	r5, [sp, #0]
1a0004c2:	9401      	str	r4, [sp, #4]
1a0004c4:	480e      	ldr	r0, [pc, #56]	; (1a000500 <TaskCreateAll+0x9c>)
1a0004c6:	490f      	ldr	r1, [pc, #60]	; (1a000504 <TaskCreateAll+0xa0>)
1a0004c8:	22b4      	movs	r2, #180	; 0xb4
1a0004ca:	4623      	mov	r3, r4
1a0004cc:	f001 f9a8 	bl	1a001820 <xTaskCreate>
}
1a0004d0:	b003      	add	sp, #12
1a0004d2:	bd30      	pop	{r4, r5, pc}
1a0004d4:	1a000811 	.word	0x1a000811
1a0004d8:	1a004cb0 	.word	0x1a004cb0
1a0004dc:	10000144 	.word	0x10000144
1a0004e0:	1a00058d 	.word	0x1a00058d
1a0004e4:	1a004cbc 	.word	0x1a004cbc
1a0004e8:	1a00062d 	.word	0x1a00062d
1a0004ec:	1a004cc8 	.word	0x1a004cc8
1a0004f0:	1a000675 	.word	0x1a000675
1a0004f4:	1a004ce0 	.word	0x1a004ce0
1a0004f8:	1a0006bd 	.word	0x1a0006bd
1a0004fc:	1a004cf8 	.word	0x1a004cf8
1a000500:	1a000765 	.word	0x1a000765
1a000504:	1a004d10 	.word	0x1a004d10

1a000508 <QueueCreateAll>:

/*=================================================================================
 	 	 	 	 	 	 	 	queue create
 =================================================================================*/
void QueueCreateAll(void){
1a000508:	b508      	push	{r3, lr}

	xPointerQueue_OP0	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a00050a:	2010      	movs	r0, #16
1a00050c:	2104      	movs	r1, #4
1a00050e:	2200      	movs	r2, #0
1a000510:	f000 fcee 	bl	1a000ef0 <xQueueGenericCreate>
1a000514:	4b0f      	ldr	r3, [pc, #60]	; (1a000554 <QueueCreateAll+0x4c>)
1a000516:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP1	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000518:	2010      	movs	r0, #16
1a00051a:	2104      	movs	r1, #4
1a00051c:	2200      	movs	r2, #0
1a00051e:	f000 fce7 	bl	1a000ef0 <xQueueGenericCreate>
1a000522:	4b0d      	ldr	r3, [pc, #52]	; (1a000558 <QueueCreateAll+0x50>)
1a000524:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP2	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000526:	2010      	movs	r0, #16
1a000528:	2104      	movs	r1, #4
1a00052a:	2200      	movs	r2, #0
1a00052c:	f000 fce0 	bl	1a000ef0 <xQueueGenericCreate>
1a000530:	4b0a      	ldr	r3, [pc, #40]	; (1a00055c <QueueCreateAll+0x54>)
1a000532:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP3	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000534:	2010      	movs	r0, #16
1a000536:	2104      	movs	r1, #4
1a000538:	2200      	movs	r2, #0
1a00053a:	f000 fcd9 	bl	1a000ef0 <xQueueGenericCreate>
1a00053e:	4b08      	ldr	r3, [pc, #32]	; (1a000560 <QueueCreateAll+0x58>)
1a000540:	6018      	str	r0, [r3, #0]
	xPointerQueue_3		= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000542:	2010      	movs	r0, #16
1a000544:	2104      	movs	r1, #4
1a000546:	2200      	movs	r2, #0
1a000548:	f000 fcd2 	bl	1a000ef0 <xQueueGenericCreate>
1a00054c:	4b05      	ldr	r3, [pc, #20]	; (1a000564 <QueueCreateAll+0x5c>)
1a00054e:	6018      	str	r0, [r3, #0]
1a000550:	bd08      	pop	{r3, pc}
1a000552:	bf00      	nop
1a000554:	10002cc4 	.word	0x10002cc4
1a000558:	10002cc0 	.word	0x10002cc0
1a00055c:	10002c14 	.word	0x10002c14
1a000560:	10002c24 	.word	0x10002c24
1a000564:	10002c1c 	.word	0x10002c1c

1a000568 <semaphoreCreateAll>:
}
/*=================================================================================
 	 	 	 	 	 	 	 	semaphore create
 =================================================================================*/

void semaphoreCreateAll(void){
1a000568:	b508      	push	{r3, lr}
	SemTxUart 	 =  xSemaphoreCreateBinary();
1a00056a:	2001      	movs	r0, #1
1a00056c:	2100      	movs	r1, #0
1a00056e:	2203      	movs	r2, #3
1a000570:	f000 fcbe 	bl	1a000ef0 <xQueueGenericCreate>
1a000574:	4b03      	ldr	r3, [pc, #12]	; (1a000584 <semaphoreCreateAll+0x1c>)
1a000576:	6018      	str	r0, [r3, #0]
	SemMutexUart =	xSemaphoreCreateMutex() ;
1a000578:	2001      	movs	r0, #1
1a00057a:	f000 fdb5 	bl	1a0010e8 <xQueueCreateMutex>
1a00057e:	4b02      	ldr	r3, [pc, #8]	; (1a000588 <semaphoreCreateAll+0x20>)
1a000580:	6018      	str	r0, [r3, #0]
1a000582:	bd08      	pop	{r3, pc}
1a000584:	10002c10 	.word	0x10002c10
1a000588:	10002cb8 	.word	0x10002cb8

1a00058c <TaskService>:
/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea  |
 =================================================================================*/

void TaskService( void* taskParmPtr )
{
1a00058c:	b510      	push	{r4, lr}
1a00058e:	b082      	sub	sp, #8
	char *PtrEOF = NULL;
	void* XPointerQueUe = NULL; /*Puntero auxiliar  a cola*/

	while(TRUE) {
		/*Notifica que llego trama Buena*/
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
1a000590:	2000      	movs	r0, #0
1a000592:	4601      	mov	r1, r0
1a000594:	4602      	mov	r2, r0
1a000596:	f04f 33ff 	mov.w	r3, #4294967295
1a00059a:	f001 fc85 	bl	1a001ea8 <xTaskNotifyWait>

		/*Proteger datos para hacer copia local*/
		taskENTER_CRITICAL();
1a00059e:	f002 f81f 	bl	1a0025e0 <vPortEnterCritical>
		Frame_parameters.BufferAux = ModuleData.pvPortMallocFunction(sizeof(Data.Buffer));
1a0005a2:	4b1f      	ldr	r3, [pc, #124]	; (1a000620 <TaskService+0x94>)
1a0005a4:	695b      	ldr	r3, [r3, #20]
1a0005a6:	206a      	movs	r0, #106	; 0x6a
1a0005a8:	2100      	movs	r1, #0
1a0005aa:	4798      	blx	r3
1a0005ac:	4c1d      	ldr	r4, [pc, #116]	; (1a000624 <TaskService+0x98>)
1a0005ae:	60a0      	str	r0, [r4, #8]
		strcpy((char*)Frame_parameters.BufferAux,(const char*)Data.Buffer);
1a0005b0:	68a0      	ldr	r0, [r4, #8]
1a0005b2:	491d      	ldr	r1, [pc, #116]	; (1a000628 <TaskService+0x9c>)
1a0005b4:	f003 ff84 	bl	1a0044c0 <strcpy>
		taskEXIT_CRITICAL();
1a0005b8:	f002 f834 	bl	1a002624 <vPortExitCritical>

		/*Buscar posición del inicio de la trama*/
		PtrSOF = strchr((const char*)Frame_parameters.BufferAux, Frame_parameters._SOF);
1a0005bc:	68a0      	ldr	r0, [r4, #8]
1a0005be:	7821      	ldrb	r1, [r4, #0]
1a0005c0:	f003 ff70 	bl	1a0044a4 <strchr>

		if( PtrSOF != NULL ){
1a0005c4:	b190      	cbz	r0, 1a0005ec <TaskService+0x60>
1a0005c6:	4601      	mov	r1, r0
			/** Decodificar T :  T[0] -'0' *10 + T[1] - '0'*/
			Frame_parameters.T[0] =  ( *(PtrSOF +  OFFSET_TAMANO)-'0' )*10 + (*(PtrSOF +  OFFSET_TAMANO + 1)-'0' ) ;
1a0005c8:	7882      	ldrb	r2, [r0, #2]
1a0005ca:	3a30      	subs	r2, #48	; 0x30
1a0005cc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a0005d0:	0050      	lsls	r0, r2, #1
1a0005d2:	78cb      	ldrb	r3, [r1, #3]
1a0005d4:	4403      	add	r3, r0
1a0005d6:	3b30      	subs	r3, #48	; 0x30
1a0005d8:	b2db      	uxtb	r3, r3
1a0005da:	70a3      	strb	r3, [r4, #2]

			/** Decodificar OP */
			Frame_parameters.Operation = *(PtrSOF +  OFFSET_OP)-'0';
1a0005dc:	784b      	ldrb	r3, [r1, #1]
1a0005de:	3b30      	subs	r3, #48	; 0x30
1a0005e0:	b2db      	uxtb	r3, r3
1a0005e2:	7063      	strb	r3, [r4, #1]

			/* Cantidad de memoria a reservar*/
			ModuleData.xMaxStringLength = Frame_parameters.T[0] + NUM_ELEMENTOS_REST_FRAME;
1a0005e4:	78a3      	ldrb	r3, [r4, #2]
1a0005e6:	3306      	adds	r3, #6
1a0005e8:	4a0d      	ldr	r2, [pc, #52]	; (1a000620 <TaskService+0x94>)
1a0005ea:	7113      	strb	r3, [r2, #4]
		}

		/*Selecionar operaacion*/
		XPointerQueUe = SelecQueueFromOperation(Frame_parameters.Operation);
1a0005ec:	4b0d      	ldr	r3, [pc, #52]	; (1a000624 <TaskService+0x98>)
1a0005ee:	7858      	ldrb	r0, [r3, #1]
1a0005f0:	f7ff fee4 	bl	1a0003bc <SelecQueueFromOperation>

		if(XPointerQueUe != NULL){
1a0005f4:	b150      	cbz	r0, 1a00060c <TaskService+0x80>
			/*Envía el puntero al buffer con la trama a la cola*/
			ModuleDinamicMemory_send(&ModuleData,0,NULL,(char*)Frame_parameters.BufferAux,XPointerQueUe ,portMAX_DELAY);
1a0005f6:	4b0b      	ldr	r3, [pc, #44]	; (1a000624 <TaskService+0x98>)
1a0005f8:	689b      	ldr	r3, [r3, #8]
1a0005fa:	9000      	str	r0, [sp, #0]
1a0005fc:	f04f 32ff 	mov.w	r2, #4294967295
1a000600:	9201      	str	r2, [sp, #4]
1a000602:	4807      	ldr	r0, [pc, #28]	; (1a000620 <TaskService+0x94>)
1a000604:	2100      	movs	r1, #0
1a000606:	460a      	mov	r2, r1
1a000608:	f000 f94e 	bl	1a0008a8 <ModuleDinamicMemory_send>
		}
		/*Libero memoria del buffer aux*/
		ModuleData.vPortFreeFunction(Frame_parameters.BufferAux );
1a00060c:	4b04      	ldr	r3, [pc, #16]	; (1a000620 <TaskService+0x94>)
1a00060e:	699b      	ldr	r3, [r3, #24]
1a000610:	4a04      	ldr	r2, [pc, #16]	; (1a000624 <TaskService+0x98>)
1a000612:	6890      	ldr	r0, [r2, #8]
1a000614:	4798      	blx	r3
		gpioToggle( LEDB );
1a000616:	202c      	movs	r0, #44	; 0x2c
1a000618:	f003 fb3a 	bl	1a003c90 <gpioToggle>
	}
1a00061c:	e7b8      	b.n	1a000590 <TaskService+0x4>
1a00061e:	bf00      	nop
1a000620:	10002c98 	.word	0x10002c98
1a000624:	10000000 	.word	0x10000000
1a000628:	10002c28 	.word	0x10002c28

1a00062c <Task_ToMayusculas_OP0>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Mayusculizar |
 =================================================================================*/
void Task_ToMayusculas_OP0( void* taskParmPtr ){
1a00062c:	b530      	push	{r4, r5, lr}
1a00062e:	b083      	sub	sp, #12
	char * rx;
	while(1){

		rx = ModuleDinamicMemory_receive(&ModuleData,xPointerQueue_OP0,  portMAX_DELAY);
1a000630:	4c0d      	ldr	r4, [pc, #52]	; (1a000668 <Task_ToMayusculas_OP0+0x3c>)
1a000632:	4620      	mov	r0, r4
1a000634:	4b0d      	ldr	r3, [pc, #52]	; (1a00066c <Task_ToMayusculas_OP0+0x40>)
1a000636:	6819      	ldr	r1, [r3, #0]
1a000638:	f04f 32ff 	mov.w	r2, #4294967295
1a00063c:	f000 f952 	bl	1a0008e4 <ModuleDinamicMemory_receive>
1a000640:	4605      	mov	r5, r0
		packetToUpper(rx);
1a000642:	f7ff fef3 	bl	1a00042c <packetToUpper>

		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send(&ModuleData,0,NULL,rx, xPointerQueue_3,portMAX_DELAY);
1a000646:	4b0a      	ldr	r3, [pc, #40]	; (1a000670 <Task_ToMayusculas_OP0+0x44>)
1a000648:	681b      	ldr	r3, [r3, #0]
1a00064a:	9300      	str	r3, [sp, #0]
1a00064c:	f04f 33ff 	mov.w	r3, #4294967295
1a000650:	9301      	str	r3, [sp, #4]
1a000652:	4620      	mov	r0, r4
1a000654:	2100      	movs	r1, #0
1a000656:	460a      	mov	r2, r1
1a000658:	462b      	mov	r3, r5
1a00065a:	f000 f925 	bl	1a0008a8 <ModuleDinamicMemory_send>
		/*Libera memoria dinamica*/
		ModuleDinamicMemory_Free(&ModuleData, rx);
1a00065e:	4620      	mov	r0, r4
1a000660:	4629      	mov	r1, r5
1a000662:	f000 f949 	bl	1a0008f8 <ModuleDinamicMemory_Free>
	}
1a000666:	e7e3      	b.n	1a000630 <Task_ToMayusculas_OP0+0x4>
1a000668:	10002c98 	.word	0x10002c98
1a00066c:	10002cc4 	.word	0x10002cc4
1a000670:	10002c1c 	.word	0x10002c1c

1a000674 <Task_ToMinusculas_OP1>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Minusculizar |
 =================================================================================*/
void Task_ToMinusculas_OP1( void* taskParmPtr ){
1a000674:	b530      	push	{r4, r5, lr}
1a000676:	b083      	sub	sp, #12
	char * rx;
	while(1){

		rx = ModuleDinamicMemory_receive(&ModuleData,xPointerQueue_OP1,  portMAX_DELAY);
1a000678:	4c0d      	ldr	r4, [pc, #52]	; (1a0006b0 <Task_ToMinusculas_OP1+0x3c>)
1a00067a:	4620      	mov	r0, r4
1a00067c:	4b0d      	ldr	r3, [pc, #52]	; (1a0006b4 <Task_ToMinusculas_OP1+0x40>)
1a00067e:	6819      	ldr	r1, [r3, #0]
1a000680:	f04f 32ff 	mov.w	r2, #4294967295
1a000684:	f000 f92e 	bl	1a0008e4 <ModuleDinamicMemory_receive>
1a000688:	4605      	mov	r5, r0
		packetToLower(rx);
1a00068a:	f7ff feb3 	bl	1a0003f4 <packetToLower>
		ModuleDinamicMemory_send(&ModuleData,0,NULL,rx, xPointerQueue_3,portMAX_DELAY);
1a00068e:	4b0a      	ldr	r3, [pc, #40]	; (1a0006b8 <Task_ToMinusculas_OP1+0x44>)
1a000690:	681b      	ldr	r3, [r3, #0]
1a000692:	9300      	str	r3, [sp, #0]
1a000694:	f04f 33ff 	mov.w	r3, #4294967295
1a000698:	9301      	str	r3, [sp, #4]
1a00069a:	4620      	mov	r0, r4
1a00069c:	2100      	movs	r1, #0
1a00069e:	460a      	mov	r2, r1
1a0006a0:	462b      	mov	r3, r5
1a0006a2:	f000 f901 	bl	1a0008a8 <ModuleDinamicMemory_send>

		/*Libera memoria dinamica*/
		ModuleDinamicMemory_Free(&ModuleData, rx);
1a0006a6:	4620      	mov	r0, r4
1a0006a8:	4629      	mov	r1, r5
1a0006aa:	f000 f925 	bl	1a0008f8 <ModuleDinamicMemory_Free>
	}
1a0006ae:	e7e3      	b.n	1a000678 <Task_ToMinusculas_OP1+0x4>
1a0006b0:	10002c98 	.word	0x10002c98
1a0006b4:	10002cc0 	.word	0x10002cc0
1a0006b8:	10002c1c 	.word	0x10002c1c

1a0006bc <Task_ReportStack_OP2>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar stack disponible |
 =================================================================================*/
void Task_ReportStack_OP2( void* taskParmPtr ){
1a0006bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0006c0:	b090      	sub	sp, #64	; 0x40
	UBaseType_t uxHighWaterMark;
	char *BSend;
	char tempStack[30],BuffA[20];
	while(1){
		BSend = ModuleDinamicMemory_receive(&ModuleData,xPointerQueue_OP2,  portMAX_DELAY);
1a0006c2:	4e21      	ldr	r6, [pc, #132]	; (1a000748 <Task_ReportStack_OP2+0x8c>)
1a0006c4:	4630      	mov	r0, r6
1a0006c6:	4b21      	ldr	r3, [pc, #132]	; (1a00074c <Task_ReportStack_OP2+0x90>)
1a0006c8:	6819      	ldr	r1, [r3, #0]
1a0006ca:	f04f 32ff 	mov.w	r2, #4294967295
1a0006ce:	f000 f909 	bl	1a0008e4 <ModuleDinamicMemory_receive>
1a0006d2:	4605      	mov	r5, r0
		uxHighWaterMark = uxTaskGetStackHighWaterMark( &xTaskHandle_MayOP0);
1a0006d4:	481e      	ldr	r0, [pc, #120]	; (1a000750 <Task_ReportStack_OP2+0x94>)
1a0006d6:	f001 fb71 	bl	1a001dbc <uxTaskGetStackHighWaterMark>
1a0006da:	4680      	mov	r8, r0
		memset(tempStack, 0, sizeof(tempStack ) );
1a0006dc:	2400      	movs	r4, #0
1a0006de:	9408      	str	r4, [sp, #32]
1a0006e0:	9409      	str	r4, [sp, #36]	; 0x24
1a0006e2:	940a      	str	r4, [sp, #40]	; 0x28
1a0006e4:	940b      	str	r4, [sp, #44]	; 0x2c
1a0006e6:	940c      	str	r4, [sp, #48]	; 0x30
1a0006e8:	940d      	str	r4, [sp, #52]	; 0x34
1a0006ea:	940e      	str	r4, [sp, #56]	; 0x38
1a0006ec:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
		sprintf(BuffA,"%u",uxHighWaterMark);
1a0006f0:	a803      	add	r0, sp, #12
1a0006f2:	4918      	ldr	r1, [pc, #96]	; (1a000754 <Task_ReportStack_OP2+0x98>)
1a0006f4:	4642      	mov	r2, r8
1a0006f6:	f003 feb1 	bl	1a00445c <siprintf>
		//"{%c%u%u}"
		sprintf(tempStack, "{200}",Frame_parameters.Operation,strlen(BuffA), uxHighWaterMark );
1a0006fa:	4b17      	ldr	r3, [pc, #92]	; (1a000758 <Task_ReportStack_OP2+0x9c>)
1a0006fc:	785f      	ldrb	r7, [r3, #1]
1a0006fe:	b2ff      	uxtb	r7, r7
1a000700:	a803      	add	r0, sp, #12
1a000702:	f003 fee5 	bl	1a0044d0 <strlen>
1a000706:	4603      	mov	r3, r0
1a000708:	f8cd 8000 	str.w	r8, [sp]
1a00070c:	a808      	add	r0, sp, #32
1a00070e:	4913      	ldr	r1, [pc, #76]	; (1a00075c <Task_ReportStack_OP2+0xa0>)
1a000710:	463a      	mov	r2, r7
1a000712:	f003 fea3 	bl	1a00445c <siprintf>
		strncpy(BSend, tempStack, strlen(tempStack));
1a000716:	a808      	add	r0, sp, #32
1a000718:	f003 feda 	bl	1a0044d0 <strlen>
1a00071c:	4602      	mov	r2, r0
1a00071e:	4628      	mov	r0, r5
1a000720:	a908      	add	r1, sp, #32
1a000722:	f003 fedd 	bl	1a0044e0 <strncpy>

		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send(&ModuleData,0,NULL,BSend, xPointerQueue_3,portMAX_DELAY);
1a000726:	4b0e      	ldr	r3, [pc, #56]	; (1a000760 <Task_ReportStack_OP2+0xa4>)
1a000728:	681b      	ldr	r3, [r3, #0]
1a00072a:	9300      	str	r3, [sp, #0]
1a00072c:	f04f 33ff 	mov.w	r3, #4294967295
1a000730:	9301      	str	r3, [sp, #4]
1a000732:	4630      	mov	r0, r6
1a000734:	4621      	mov	r1, r4
1a000736:	4622      	mov	r2, r4
1a000738:	462b      	mov	r3, r5
1a00073a:	f000 f8b5 	bl	1a0008a8 <ModuleDinamicMemory_send>
		/*Libera memoria dinamica*/
		ModuleDinamicMemory_Free(&ModuleData, BSend);
1a00073e:	4630      	mov	r0, r6
1a000740:	4629      	mov	r1, r5
1a000742:	f000 f8d9 	bl	1a0008f8 <ModuleDinamicMemory_Free>
	}
1a000746:	e7bc      	b.n	1a0006c2 <Task_ReportStack_OP2+0x6>
1a000748:	10002c98 	.word	0x10002c98
1a00074c:	10002c14 	.word	0x10002c14
1a000750:	10002c20 	.word	0x10002c20
1a000754:	1a004d28 	.word	0x1a004d28
1a000758:	10000000 	.word	0x10000000
1a00075c:	1a004d2c 	.word	0x1a004d2c
1a000760:	10002c1c 	.word	0x10002c1c

1a000764 <Task_ReportHeap_OP3>:
}
/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar heap disponible |
 =================================================================================*/
void Task_ReportHeap_OP3( void* taskParmPtr ){
1a000764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000768:	b090      	sub	sp, #64	; 0x40
	char *BSend;
	char tempHeap[30],BuffA[22];
	while(1){
		BSend = ModuleDinamicMemory_receive(&ModuleData,xPointerQueue_OP3,  portMAX_DELAY);
1a00076a:	4e23      	ldr	r6, [pc, #140]	; (1a0007f8 <Task_ReportHeap_OP3+0x94>)
1a00076c:	4630      	mov	r0, r6
1a00076e:	4b23      	ldr	r3, [pc, #140]	; (1a0007fc <Task_ReportHeap_OP3+0x98>)
1a000770:	6819      	ldr	r1, [r3, #0]
1a000772:	f04f 32ff 	mov.w	r2, #4294967295
1a000776:	f000 f8b5 	bl	1a0008e4 <ModuleDinamicMemory_receive>
1a00077a:	4605      	mov	r5, r0
		/** Decodificar OP */
		Frame_parameters.Operation = *(BSend +  OFFSET_OP)-'0';
1a00077c:	7843      	ldrb	r3, [r0, #1]
1a00077e:	3b30      	subs	r3, #48	; 0x30
1a000780:	b2db      	uxtb	r3, r3
1a000782:	4f1f      	ldr	r7, [pc, #124]	; (1a000800 <Task_ReportHeap_OP3+0x9c>)
1a000784:	707b      	strb	r3, [r7, #1]

		memset(tempHeap, 0, sizeof(tempHeap) );
1a000786:	2400      	movs	r4, #0
1a000788:	9408      	str	r4, [sp, #32]
1a00078a:	9409      	str	r4, [sp, #36]	; 0x24
1a00078c:	940a      	str	r4, [sp, #40]	; 0x28
1a00078e:	940b      	str	r4, [sp, #44]	; 0x2c
1a000790:	940c      	str	r4, [sp, #48]	; 0x30
1a000792:	940d      	str	r4, [sp, #52]	; 0x34
1a000794:	940e      	str	r4, [sp, #56]	; 0x38
1a000796:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
		sprintf(BuffA,"%u",xPortGetFreeHeapSize());
1a00079a:	f000 fa59 	bl	1a000c50 <xPortGetFreeHeapSize>
1a00079e:	4602      	mov	r2, r0
1a0007a0:	a802      	add	r0, sp, #8
1a0007a2:	4918      	ldr	r1, [pc, #96]	; (1a000804 <Task_ReportHeap_OP3+0xa0>)
1a0007a4:	f003 fe5a 	bl	1a00445c <siprintf>
		//{%c%u%s}"
		sprintf(tempHeap, "{300}", Frame_parameters.Operation,strlen(BuffA), xPortGetFreeHeapSize() );
1a0007a8:	787f      	ldrb	r7, [r7, #1]
1a0007aa:	b2ff      	uxtb	r7, r7
1a0007ac:	a802      	add	r0, sp, #8
1a0007ae:	f003 fe8f 	bl	1a0044d0 <strlen>
1a0007b2:	4680      	mov	r8, r0
1a0007b4:	f000 fa4c 	bl	1a000c50 <xPortGetFreeHeapSize>
1a0007b8:	9000      	str	r0, [sp, #0]
1a0007ba:	a808      	add	r0, sp, #32
1a0007bc:	4912      	ldr	r1, [pc, #72]	; (1a000808 <Task_ReportHeap_OP3+0xa4>)
1a0007be:	463a      	mov	r2, r7
1a0007c0:	4643      	mov	r3, r8
1a0007c2:	f003 fe4b 	bl	1a00445c <siprintf>
		strncpy(BSend, tempHeap, strlen(tempHeap));
1a0007c6:	a808      	add	r0, sp, #32
1a0007c8:	f003 fe82 	bl	1a0044d0 <strlen>
1a0007cc:	4602      	mov	r2, r0
1a0007ce:	4628      	mov	r0, r5
1a0007d0:	a908      	add	r1, sp, #32
1a0007d2:	f003 fe85 	bl	1a0044e0 <strncpy>
		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send(&ModuleData,0,NULL,BSend, xPointerQueue_3,portMAX_DELAY);
1a0007d6:	4b0d      	ldr	r3, [pc, #52]	; (1a00080c <Task_ReportHeap_OP3+0xa8>)
1a0007d8:	681b      	ldr	r3, [r3, #0]
1a0007da:	9300      	str	r3, [sp, #0]
1a0007dc:	f04f 33ff 	mov.w	r3, #4294967295
1a0007e0:	9301      	str	r3, [sp, #4]
1a0007e2:	4630      	mov	r0, r6
1a0007e4:	4621      	mov	r1, r4
1a0007e6:	4622      	mov	r2, r4
1a0007e8:	462b      	mov	r3, r5
1a0007ea:	f000 f85d 	bl	1a0008a8 <ModuleDinamicMemory_send>
		/*Libera memoria dinamica*/
		ModuleDinamicMemory_Free(&ModuleData, BSend);
1a0007ee:	4630      	mov	r0, r6
1a0007f0:	4629      	mov	r1, r5
1a0007f2:	f000 f881 	bl	1a0008f8 <ModuleDinamicMemory_Free>
	}
1a0007f6:	e7b8      	b.n	1a00076a <Task_ReportHeap_OP3+0x6>
1a0007f8:	10002c98 	.word	0x10002c98
1a0007fc:	10002c24 	.word	0x10002c24
1a000800:	10000000 	.word	0x10000000
1a000804:	1a004d28 	.word	0x1a004d28
1a000808:	1a004d34 	.word	0x1a004d34
1a00080c:	10002c1c 	.word	0x10002c1c

1a000810 <TaskTxUart>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea tx |
 =================================================================================*/
void TaskTxUart( void* taskParmPtr ){
1a000810:	b510      	push	{r4, lr}
1a000812:	b09a      	sub	sp, #104	; 0x68
	char Txbuffer[100];
	static uint16_t cont=0;
	while(true){

		/*Recibe por la cola*/
		BSend = ModuleDinamicMemory_receive(&ModuleData, xPointerQueue_3, portMAX_DELAY);
1a000814:	4813      	ldr	r0, [pc, #76]	; (1a000864 <TaskTxUart+0x54>)
1a000816:	4b14      	ldr	r3, [pc, #80]	; (1a000868 <TaskTxUart+0x58>)
1a000818:	6819      	ldr	r1, [r3, #0]
1a00081a:	f04f 32ff 	mov.w	r2, #4294967295
1a00081e:	f000 f861 	bl	1a0008e4 <ModuleDinamicMemory_receive>
1a000822:	4604      	mov	r4, r0
		cont++;
1a000824:	4a11      	ldr	r2, [pc, #68]	; (1a00086c <TaskTxUart+0x5c>)
1a000826:	8813      	ldrh	r3, [r2, #0]
1a000828:	3301      	adds	r3, #1
1a00082a:	8013      	strh	r3, [r2, #0]
		gpioToggle( LED3 );
1a00082c:	202f      	movs	r0, #47	; 0x2f
1a00082e:	f003 fa2f 	bl	1a003c90 <gpioToggle>
		if( uartTxReady( UART_USB ) ){
1a000832:	2003      	movs	r0, #3
1a000834:	f002 ffae 	bl	1a003794 <uartTxReady>
1a000838:	b138      	cbz	r0, 1a00084a <TaskTxUart+0x3a>
			sprintf( Txbuffer, "%s",BSend);
1a00083a:	a801      	add	r0, sp, #4
1a00083c:	4621      	mov	r1, r4
1a00083e:	f003 fe3f 	bl	1a0044c0 <strcpy>
			//Transmit_UART( 0 );   // La primera vez – con esto arranca
			uartWriteString(UART_USB,Txbuffer);
1a000842:	2003      	movs	r0, #3
1a000844:	a901      	add	r1, sp, #4
1a000846:	f003 f811 	bl	1a00386c <uartWriteString>
		}
		if(cont >= 100){
1a00084a:	4b08      	ldr	r3, [pc, #32]	; (1a00086c <TaskTxUart+0x5c>)
1a00084c:	881b      	ldrh	r3, [r3, #0]
1a00084e:	2b63      	cmp	r3, #99	; 0x63
1a000850:	d902      	bls.n	1a000858 <TaskTxUart+0x48>

			cont = 0;
1a000852:	2200      	movs	r2, #0
1a000854:	4b05      	ldr	r3, [pc, #20]	; (1a00086c <TaskTxUart+0x5c>)
1a000856:	801a      	strh	r2, [r3, #0]
		}
		ModuleDinamicMemory_Free(&ModuleData, BSend);
1a000858:	4802      	ldr	r0, [pc, #8]	; (1a000864 <TaskTxUart+0x54>)
1a00085a:	4621      	mov	r1, r4
1a00085c:	f000 f84c 	bl	1a0008f8 <ModuleDinamicMemory_Free>
	}
1a000860:	e7d8      	b.n	1a000814 <TaskTxUart+0x4>
1a000862:	bf00      	nop
1a000864:	10002c98 	.word	0x10002c98
1a000868:	10002c1c 	.word	0x10002c1c
1a00086c:	10000140 	.word	0x10000140

1a000870 <CallbackRx>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Callback IT RX |
 =================================================================================*/
void CallbackRx( void *noUsado ){
1a000870:	b500      	push	{lr}
1a000872:	b083      	sub	sp, #12

	UBaseType_t uxSavedInterruptStatus;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	volatile char c = uartRxRead( UART_USB );  /*Char received*/
1a000874:	2003      	movs	r0, #3
1a000876:	f002 ff99 	bl	1a0037ac <uartRxRead>
1a00087a:	f88d 0007 	strb.w	r0, [sp, #7]

	Add_IncommingFrame(uxSavedInterruptStatus ,xHigherPriorityTaskWoken,c);
1a00087e:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a000882:	2000      	movs	r0, #0
1a000884:	4601      	mov	r1, r0
1a000886:	f7ff fd3b 	bl	1a000300 <Add_IncommingFrame>

	if(xHigherPriorityTaskWoken) portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
}
1a00088a:	b003      	add	sp, #12
1a00088c:	f85d fb04 	ldr.w	pc, [sp], #4

1a000890 <ModuleDinamicMemory_initialize>:
#include "DriverDinamicMemoryRTOS.h"

#include "Task1.h"

void ModuleDinamicMemory_initialize( Module_Data_t *obj , uint32_t MaxLength, xQueueSendFCN xQueueSendFCN,xQueueSendFromISRFCN xQueueSendFromISRFCN, xQueueReceiveFCN xQueueReceiveFCN, xQueueCreateFCN xQueueCreateFCN, pvPortMallocFCN pvPortMallocFCN,vPortFreeFCN vPortFreeFCN){
	obj->xMaxStringLength = MaxLength;
1a000890:	7101      	strb	r1, [r0, #4]
	obj->xQueueCreateFunction =xQueueCreateFCN;
1a000892:	9901      	ldr	r1, [sp, #4]
1a000894:	61c1      	str	r1, [r0, #28]
	obj->xQueueSendFunction = xQueueSendFCN;
1a000896:	6082      	str	r2, [r0, #8]
	obj->xQueueSendFromISRFunction = xQueueSendFromISRFCN;
1a000898:	60c3      	str	r3, [r0, #12]
	obj->xQueueReceiveFunction = xQueueReceiveFCN;
1a00089a:	9b00      	ldr	r3, [sp, #0]
1a00089c:	6103      	str	r3, [r0, #16]
	obj->pvPortMallocFunction = pvPortMallocFCN;
1a00089e:	9b02      	ldr	r3, [sp, #8]
1a0008a0:	6143      	str	r3, [r0, #20]
	obj->vPortFreeFunction = vPortFreeFCN;
1a0008a2:	9b03      	ldr	r3, [sp, #12]
1a0008a4:	6183      	str	r3, [r0, #24]
1a0008a6:	4770      	bx	lr

1a0008a8 <ModuleDinamicMemory_send>:
}

void ModuleDinamicMemory_send( Module_Data_t *obj ,uint8_t Isr, long * const xHigherPriorityTaskWoken, char* pbuf ,char * XpointerQueue, uint32_t portMaxDelay){
1a0008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0008aa:	b083      	sub	sp, #12
1a0008ac:	4604      	mov	r4, r0
1a0008ae:	460d      	mov	r5, r1
1a0008b0:	4617      	mov	r7, r2
1a0008b2:	461e      	mov	r6, r3
	char* PcStringToSend = obj->pvPortMallocFunction( obj->xMaxStringLength );
1a0008b4:	6943      	ldr	r3, [r0, #20]
1a0008b6:	7920      	ldrb	r0, [r4, #4]
1a0008b8:	2100      	movs	r1, #0
1a0008ba:	4798      	blx	r3
1a0008bc:	9001      	str	r0, [sp, #4]
	strcpy(PcStringToSend ,pbuf);
1a0008be:	4631      	mov	r1, r6
1a0008c0:	f003 fdfe 	bl	1a0044c0 <strcpy>

	/*Si uso el enviar en una isr*/
	if(Isr) obj->xQueueSendFromISRFunction(XpointerQueue ,&PcStringToSend,xHigherPriorityTaskWoken, 0);
1a0008c4:	b135      	cbz	r5, 1a0008d4 <ModuleDinamicMemory_send+0x2c>
1a0008c6:	68e4      	ldr	r4, [r4, #12]
1a0008c8:	9808      	ldr	r0, [sp, #32]
1a0008ca:	a901      	add	r1, sp, #4
1a0008cc:	463a      	mov	r2, r7
1a0008ce:	2300      	movs	r3, #0
1a0008d0:	47a0      	blx	r4
1a0008d2:	e005      	b.n	1a0008e0 <ModuleDinamicMemory_send+0x38>
	else  obj->xQueueSendFunction(XpointerQueue ,&PcStringToSend,portMaxDelay, 0);
1a0008d4:	68a4      	ldr	r4, [r4, #8]
1a0008d6:	9808      	ldr	r0, [sp, #32]
1a0008d8:	a901      	add	r1, sp, #4
1a0008da:	9a09      	ldr	r2, [sp, #36]	; 0x24
1a0008dc:	2300      	movs	r3, #0
1a0008de:	47a0      	blx	r4
}
1a0008e0:	b003      	add	sp, #12
1a0008e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a0008e4 <ModuleDinamicMemory_receive>:

char* ModuleDinamicMemory_receive(Module_Data_t *obj ,char * XpointerQueue, uint32_t portMaxDelay){
1a0008e4:	b500      	push	{lr}
1a0008e6:	b083      	sub	sp, #12

	char* pbuffer; /*Dato recibido*/
	obj->xQueueReceiveFunction(XpointerQueue , &pbuffer, portMaxDelay );
1a0008e8:	6903      	ldr	r3, [r0, #16]
1a0008ea:	4608      	mov	r0, r1
1a0008ec:	a901      	add	r1, sp, #4
1a0008ee:	4798      	blx	r3
	return pbuffer;
}
1a0008f0:	9801      	ldr	r0, [sp, #4]
1a0008f2:	b003      	add	sp, #12
1a0008f4:	f85d fb04 	ldr.w	pc, [sp], #4

1a0008f8 <ModuleDinamicMemory_Free>:

void ModuleDinamicMemory_Free(Module_Data_t *obj , char *ultimo_mensaje){
1a0008f8:	b508      	push	{r3, lr}
	obj->vPortFreeFunction(ultimo_mensaje);
1a0008fa:	6983      	ldr	r3, [r0, #24]
1a0008fc:	4608      	mov	r0, r1
1a0008fe:	4798      	blx	r3
1a000900:	bd08      	pop	{r3, pc}
1a000902:	bf00      	nop

1a000904 <main>:
#include "sapi_uart.h"




int main(void){
1a000904:	b500      	push	{lr}
1a000906:	b085      	sub	sp, #20

	boardConfig();
1a000908:	f003 f9dc 	bl	1a003cc4 <boardInit>
	/*=======Config Uart===============================*/
	uartConfig(UART_USB, 115200);
1a00090c:	2003      	movs	r0, #3
1a00090e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000912:	f002 ff5f 	bl	1a0037d4 <uartInit>
	/*Callback interrupt*/
	uartCallbackSet(UART_USB, UART_RECEIVE, CallbackRx, NULL);
1a000916:	2003      	movs	r0, #3
1a000918:	2100      	movs	r1, #0
1a00091a:	4a0f      	ldr	r2, [pc, #60]	; (1a000958 <main+0x54>)
1a00091c:	460b      	mov	r3, r1
1a00091e:	f002 fedd 	bl	1a0036dc <uartCallbackSet>
	/*Habilito todas las interrupciones de UART_USB*/
	uartInterrupt(UART_USB, true);
1a000922:	2003      	movs	r0, #3
1a000924:	2101      	movs	r1, #1
1a000926:	f002 fe8f 	bl	1a003648 <uartInterrupt>

	semaphoreCreateAll();
1a00092a:	f7ff fe1d 	bl	1a000568 <semaphoreCreateAll>
	QueueCreateAll();
1a00092e:	f7ff fdeb 	bl	1a000508 <QueueCreateAll>
	TaskCreateAll();
1a000932:	f7ff fd97 	bl	1a000464 <TaskCreateAll>

	/*Inicializar Driver memoria dinamica*/
	ModuleDinamicMemory_initialize(&ModuleData,50,xQueueGenericSend,xQueueGenericSendFromISR, xQueueReceive,xQueueGenericCreate, pvPortMalloc, vPortFree);
1a000936:	4b09      	ldr	r3, [pc, #36]	; (1a00095c <main+0x58>)
1a000938:	9300      	str	r3, [sp, #0]
1a00093a:	4b09      	ldr	r3, [pc, #36]	; (1a000960 <main+0x5c>)
1a00093c:	9301      	str	r3, [sp, #4]
1a00093e:	4b09      	ldr	r3, [pc, #36]	; (1a000964 <main+0x60>)
1a000940:	9302      	str	r3, [sp, #8]
1a000942:	4b09      	ldr	r3, [pc, #36]	; (1a000968 <main+0x64>)
1a000944:	9303      	str	r3, [sp, #12]
1a000946:	4809      	ldr	r0, [pc, #36]	; (1a00096c <main+0x68>)
1a000948:	2132      	movs	r1, #50	; 0x32
1a00094a:	4a09      	ldr	r2, [pc, #36]	; (1a000970 <main+0x6c>)
1a00094c:	4b09      	ldr	r3, [pc, #36]	; (1a000974 <main+0x70>)
1a00094e:	f7ff ff9f 	bl	1a000890 <ModuleDinamicMemory_initialize>

	/* Iniciar scheduler*/
	vTaskStartScheduler();
1a000952:	f000 ff99 	bl	1a001888 <vTaskStartScheduler>

	while( TRUE ) {
	}
1a000956:	e7fe      	b.n	1a000956 <main+0x52>
1a000958:	1a000871 	.word	0x1a000871
1a00095c:	1a0011e5 	.word	0x1a0011e5
1a000960:	1a000ef1 	.word	0x1a000ef1
1a000964:	1a000ae5 	.word	0x1a000ae5
1a000968:	1a000bd9 	.word	0x1a000bd9
1a00096c:	10002c98 	.word	0x10002c98
1a000970:	1a000f41 	.word	0x1a000f41
1a000974:	1a001101 	.word	0x1a001101

1a000978 <initialise_monitor_handles>:
WEAK void SysTick_Handler(void);

WEAK void initialise_monitor_handles(void);

void initialise_monitor_handles(void)
{
1a000978:	4770      	bx	lr
1a00097a:	bf00      	nop

1a00097c <Reset_Handler>:
extern unsigned int __data_section_table_end;
extern unsigned int __bss_section_table;
extern unsigned int __bss_section_table_end;

void Reset_Handler(void) {
    __asm__ volatile("cpsid i");
1a00097c:	b672      	cpsid	i

    volatile unsigned int *RESET_CONTROL = (unsigned int *) 0x40053100;
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a00097e:	4a1a      	ldr	r2, [pc, #104]	; (1a0009e8 <Reset_Handler+0x6c>)
1a000980:	4b1a      	ldr	r3, [pc, #104]	; (1a0009ec <Reset_Handler+0x70>)
1a000982:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000984:	4a1a      	ldr	r2, [pc, #104]	; (1a0009f0 <Reset_Handler+0x74>)
1a000986:	3304      	adds	r3, #4
1a000988:	601a      	str	r2, [r3, #0]

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00098a:	2300      	movs	r3, #0
1a00098c:	e005      	b.n	1a00099a <Reset_Handler+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00098e:	f04f 31ff 	mov.w	r1, #4294967295
1a000992:	4a18      	ldr	r2, [pc, #96]	; (1a0009f4 <Reset_Handler+0x78>)
1a000994:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    *(RESET_CONTROL + 0) = 0x10DF1000;
    *(RESET_CONTROL + 1) = 0x01DFF7FF;

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000998:	3301      	adds	r3, #1
1a00099a:	2b07      	cmp	r3, #7
1a00099c:	d9f7      	bls.n	1a00098e <Reset_Handler+0x12>
extern unsigned int __data_section_table;
extern unsigned int __data_section_table_end;
extern unsigned int __bss_section_table;
extern unsigned int __bss_section_table_end;

void Reset_Handler(void) {
1a00099e:	b510      	push	{r4, lr}
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }
    __asm__ volatile("cpsie i");
1a0009a0:	b662      	cpsie	i

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
1a0009a2:	4b15      	ldr	r3, [pc, #84]	; (1a0009f8 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0009a4:	e007      	b.n	1a0009b6 <Reset_Handler+0x3a>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0009a6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0009aa:	6818      	ldr	r0, [r3, #0]
1a0009ac:	6859      	ldr	r1, [r3, #4]
1a0009ae:	689a      	ldr	r2, [r3, #8]
1a0009b0:	f7ff fbf4 	bl	1a00019c <data_init>

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0009b4:	4623      	mov	r3, r4

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
1a0009b6:	4a11      	ldr	r2, [pc, #68]	; (1a0009fc <Reset_Handler+0x80>)
1a0009b8:	4293      	cmp	r3, r2
1a0009ba:	d3f4      	bcc.n	1a0009a6 <Reset_Handler+0x2a>
1a0009bc:	e006      	b.n	1a0009cc <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a0009be:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a0009c0:	f854 0b08 	ldr.w	r0, [r4], #8
1a0009c4:	6859      	ldr	r1, [r3, #4]
1a0009c6:	f7ff fbf7 	bl	1a0001b8 <bss_init>
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0009ca:	4623      	mov	r3, r4
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
1a0009cc:	4a0c      	ldr	r2, [pc, #48]	; (1a000a00 <Reset_Handler+0x84>)
1a0009ce:	4293      	cmp	r3, r2
1a0009d0:	d3f5      	bcc.n	1a0009be <Reset_Handler+0x42>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
    }

    SystemInit();
1a0009d2:	f002 fdc1 	bl	1a003558 <SystemInit>

    __libc_init_array();
1a0009d6:	f003 fd07 	bl	1a0043e8 <__libc_init_array>
    initialise_monitor_handles();
1a0009da:	f7ff ffcd 	bl	1a000978 <initialise_monitor_handles>
    main();
1a0009de:	f7ff ff91 	bl	1a000904 <main>
    while (1) {
        __asm__ volatile("wfi");
1a0009e2:	bf30      	wfi
    }
1a0009e4:	e7fd      	b.n	1a0009e2 <Reset_Handler+0x66>
1a0009e6:	bf00      	nop
1a0009e8:	10df1000 	.word	0x10df1000
1a0009ec:	40053100 	.word	0x40053100
1a0009f0:	01dff7ff 	.word	0x01dff7ff
1a0009f4:	e000e280 	.word	0xe000e280
1a0009f8:	1a000114 	.word	0x1a000114
1a0009fc:	1a000150 	.word	0x1a000150
1a000a00:	1a000178 	.word	0x1a000178

1a000a04 <_init>:

WEAK void _fini(void);
void _fini(void) {}

WEAK void _init(void);
void _init(void) {}
1a000a04:	4770      	bx	lr
1a000a06:	bf00      	nop

1a000a08 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000a08:	4b05      	ldr	r3, [pc, #20]	; (1a000a20 <_sbrk_r+0x18>)
1a000a0a:	681b      	ldr	r3, [r3, #0]
1a000a0c:	b913      	cbnz	r3, 1a000a14 <_sbrk_r+0xc>
       heap_end = &_pvHeapStart;
1a000a0e:	4a05      	ldr	r2, [pc, #20]	; (1a000a24 <_sbrk_r+0x1c>)
1a000a10:	4b03      	ldr	r3, [pc, #12]	; (1a000a20 <_sbrk_r+0x18>)
1a000a12:	601a      	str	r2, [r3, #0]
   }
   prev_heap_end = heap_end;
1a000a14:	4b02      	ldr	r3, [pc, #8]	; (1a000a20 <_sbrk_r+0x18>)
1a000a16:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000a18:	4401      	add	r1, r0
1a000a1a:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000a1c:	4770      	bx	lr
1a000a1e:	bf00      	nop
1a000a20:	10000148 	.word	0x10000148
1a000a24:	10002d10 	.word	0x10002d10

1a000a28 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a000a28:	4a12      	ldr	r2, [pc, #72]	; (1a000a74 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a000a2a:	f012 0f07 	tst.w	r2, #7
1a000a2e:	d007      	beq.n	1a000a40 <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000a30:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a32:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a000a36:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a000a3a:	4413      	add	r3, r2
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a3c:	460a      	mov	r2, r1
1a000a3e:	e001      	b.n	1a000a44 <prvHeapInit+0x1c>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a000a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000a44:	480c      	ldr	r0, [pc, #48]	; (1a000a78 <prvHeapInit+0x50>)
1a000a46:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000a48:	2100      	movs	r1, #0
1a000a4a:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a000a4c:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a000a4e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a50:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a000a54:	4809      	ldr	r0, [pc, #36]	; (1a000a7c <prvHeapInit+0x54>)
1a000a56:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000a58:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000a5a:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000a5c:	1a99      	subs	r1, r3, r2
1a000a5e:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a000a60:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000a62:	4b07      	ldr	r3, [pc, #28]	; (1a000a80 <prvHeapInit+0x58>)
1a000a64:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000a66:	4b07      	ldr	r3, [pc, #28]	; (1a000a84 <prvHeapInit+0x5c>)
1a000a68:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000a6a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000a6e:	4b06      	ldr	r3, [pc, #24]	; (1a000a88 <prvHeapInit+0x60>)
1a000a70:	601a      	str	r2, [r3, #0]
1a000a72:	4770      	bx	lr
1a000a74:	1000015c 	.word	0x1000015c
1a000a78:	10000154 	.word	0x10000154
1a000a7c:	10000150 	.word	0x10000150
1a000a80:	10002160 	.word	0x10002160
1a000a84:	1000014c 	.word	0x1000014c
1a000a88:	1000215c 	.word	0x1000215c

1a000a8c <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a000a8c:	4a13      	ldr	r2, [pc, #76]	; (1a000adc <prvInsertBlockIntoFreeList+0x50>)
1a000a8e:	e000      	b.n	1a000a92 <prvInsertBlockIntoFreeList+0x6>
1a000a90:	461a      	mov	r2, r3
1a000a92:	6813      	ldr	r3, [r2, #0]
1a000a94:	4283      	cmp	r3, r0
1a000a96:	d3fb      	bcc.n	1a000a90 <prvInsertBlockIntoFreeList+0x4>
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a000a98:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000a9a:	6851      	ldr	r1, [r2, #4]
1a000a9c:	1854      	adds	r4, r2, r1
1a000a9e:	4284      	cmp	r4, r0
1a000aa0:	d103      	bne.n	1a000aaa <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a000aa2:	6840      	ldr	r0, [r0, #4]
1a000aa4:	4401      	add	r1, r0
1a000aa6:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a000aa8:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000aaa:	6841      	ldr	r1, [r0, #4]
1a000aac:	1844      	adds	r4, r0, r1
1a000aae:	429c      	cmp	r4, r3
1a000ab0:	d10c      	bne.n	1a000acc <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a000ab2:	4c0b      	ldr	r4, [pc, #44]	; (1a000ae0 <prvInsertBlockIntoFreeList+0x54>)
1a000ab4:	6824      	ldr	r4, [r4, #0]
1a000ab6:	42a3      	cmp	r3, r4
1a000ab8:	d006      	beq.n	1a000ac8 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000aba:	685b      	ldr	r3, [r3, #4]
1a000abc:	4419      	add	r1, r3
1a000abe:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a000ac0:	6813      	ldr	r3, [r2, #0]
1a000ac2:	681b      	ldr	r3, [r3, #0]
1a000ac4:	6003      	str	r3, [r0, #0]
1a000ac6:	e002      	b.n	1a000ace <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a000ac8:	6004      	str	r4, [r0, #0]
1a000aca:	e000      	b.n	1a000ace <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000acc:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000ace:	4282      	cmp	r2, r0
1a000ad0:	d000      	beq.n	1a000ad4 <prvInsertBlockIntoFreeList+0x48>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000ad2:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000ad8:	4770      	bx	lr
1a000ada:	bf00      	nop
1a000adc:	10000154 	.word	0x10000154
1a000ae0:	10000150 	.word	0x10000150

1a000ae4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a000ae4:	b570      	push	{r4, r5, r6, lr}
1a000ae6:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
1a000ae8:	f000 ff1e 	bl	1a001928 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
1a000aec:	4b35      	ldr	r3, [pc, #212]	; (1a000bc4 <pvPortMalloc+0xe0>)
1a000aee:	681b      	ldr	r3, [r3, #0]
1a000af0:	b90b      	cbnz	r3, 1a000af6 <pvPortMalloc+0x12>
		{
			prvHeapInit();
1a000af2:	f7ff ff99 	bl	1a000a28 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a000af6:	4b34      	ldr	r3, [pc, #208]	; (1a000bc8 <pvPortMalloc+0xe4>)
1a000af8:	681b      	ldr	r3, [r3, #0]
1a000afa:	421c      	tst	r4, r3
1a000afc:	d147      	bne.n	1a000b8e <pvPortMalloc+0xaa>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
1a000afe:	b134      	cbz	r4, 1a000b0e <pvPortMalloc+0x2a>
			{
				xWantedSize += xHeapStructSize;
1a000b00:	3408      	adds	r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a000b02:	f014 0f07 	tst.w	r4, #7
1a000b06:	d002      	beq.n	1a000b0e <pvPortMalloc+0x2a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a000b08:	f024 0407 	bic.w	r4, r4, #7
1a000b0c:	3408      	adds	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a000b0e:	2c00      	cmp	r4, #0
1a000b10:	d03f      	beq.n	1a000b92 <pvPortMalloc+0xae>
1a000b12:	4b2e      	ldr	r3, [pc, #184]	; (1a000bcc <pvPortMalloc+0xe8>)
1a000b14:	681b      	ldr	r3, [r3, #0]
1a000b16:	429c      	cmp	r4, r3
1a000b18:	d83d      	bhi.n	1a000b96 <pvPortMalloc+0xb2>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
1a000b1a:	4b2d      	ldr	r3, [pc, #180]	; (1a000bd0 <pvPortMalloc+0xec>)
1a000b1c:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000b1e:	e001      	b.n	1a000b24 <pvPortMalloc+0x40>
				{
					pxPreviousBlock = pxBlock;
1a000b20:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a000b22:	4615      	mov	r5, r2
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000b24:	686a      	ldr	r2, [r5, #4]
1a000b26:	42a2      	cmp	r2, r4
1a000b28:	d202      	bcs.n	1a000b30 <pvPortMalloc+0x4c>
1a000b2a:	682a      	ldr	r2, [r5, #0]
1a000b2c:	2a00      	cmp	r2, #0
1a000b2e:	d1f7      	bne.n	1a000b20 <pvPortMalloc+0x3c>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
1a000b30:	4a24      	ldr	r2, [pc, #144]	; (1a000bc4 <pvPortMalloc+0xe0>)
1a000b32:	6812      	ldr	r2, [r2, #0]
1a000b34:	4295      	cmp	r5, r2
1a000b36:	d030      	beq.n	1a000b9a <pvPortMalloc+0xb6>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000b38:	681e      	ldr	r6, [r3, #0]
1a000b3a:	3608      	adds	r6, #8

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000b3c:	682a      	ldr	r2, [r5, #0]
1a000b3e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a000b40:	686b      	ldr	r3, [r5, #4]
1a000b42:	1b1b      	subs	r3, r3, r4
1a000b44:	2b10      	cmp	r3, #16
1a000b46:	d910      	bls.n	1a000b6a <pvPortMalloc+0x86>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000b48:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000b4a:	f010 0f07 	tst.w	r0, #7
1a000b4e:	d008      	beq.n	1a000b62 <pvPortMalloc+0x7e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000b50:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b54:	f383 8811 	msr	BASEPRI, r3
1a000b58:	f3bf 8f6f 	isb	sy
1a000b5c:	f3bf 8f4f 	dsb	sy
1a000b60:	e7fe      	b.n	1a000b60 <pvPortMalloc+0x7c>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000b62:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a000b64:	606c      	str	r4, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000b66:	f7ff ff91 	bl	1a000a8c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000b6a:	686a      	ldr	r2, [r5, #4]
1a000b6c:	4917      	ldr	r1, [pc, #92]	; (1a000bcc <pvPortMalloc+0xe8>)
1a000b6e:	680b      	ldr	r3, [r1, #0]
1a000b70:	1a9b      	subs	r3, r3, r2
1a000b72:	600b      	str	r3, [r1, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a000b74:	4917      	ldr	r1, [pc, #92]	; (1a000bd4 <pvPortMalloc+0xf0>)
1a000b76:	6809      	ldr	r1, [r1, #0]
1a000b78:	428b      	cmp	r3, r1
1a000b7a:	d201      	bcs.n	1a000b80 <pvPortMalloc+0x9c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000b7c:	4915      	ldr	r1, [pc, #84]	; (1a000bd4 <pvPortMalloc+0xf0>)
1a000b7e:	600b      	str	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a000b80:	4b11      	ldr	r3, [pc, #68]	; (1a000bc8 <pvPortMalloc+0xe4>)
1a000b82:	681b      	ldr	r3, [r3, #0]
1a000b84:	4313      	orrs	r3, r2
1a000b86:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a000b88:	2300      	movs	r3, #0
1a000b8a:	602b      	str	r3, [r5, #0]
1a000b8c:	e006      	b.n	1a000b9c <pvPortMalloc+0xb8>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a000b8e:	2600      	movs	r6, #0
1a000b90:	e004      	b.n	1a000b9c <pvPortMalloc+0xb8>
1a000b92:	2600      	movs	r6, #0
1a000b94:	e002      	b.n	1a000b9c <pvPortMalloc+0xb8>
1a000b96:	2600      	movs	r6, #0
1a000b98:	e000      	b.n	1a000b9c <pvPortMalloc+0xb8>
1a000b9a:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a000b9c:	f000 ff64 	bl	1a001a68 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
1a000ba0:	b90e      	cbnz	r6, 1a000ba6 <pvPortMalloc+0xc2>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a000ba2:	f000 fc69 	bl	1a001478 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a000ba6:	f016 0f07 	tst.w	r6, #7
1a000baa:	d008      	beq.n	1a000bbe <pvPortMalloc+0xda>
1a000bac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bb0:	f383 8811 	msr	BASEPRI, r3
1a000bb4:	f3bf 8f6f 	isb	sy
1a000bb8:	f3bf 8f4f 	dsb	sy
1a000bbc:	e7fe      	b.n	1a000bbc <pvPortMalloc+0xd8>
	return pvReturn;
}
1a000bbe:	4630      	mov	r0, r6
1a000bc0:	bd70      	pop	{r4, r5, r6, pc}
1a000bc2:	bf00      	nop
1a000bc4:	10000150 	.word	0x10000150
1a000bc8:	1000215c 	.word	0x1000215c
1a000bcc:	1000014c 	.word	0x1000014c
1a000bd0:	10000154 	.word	0x10000154
1a000bd4:	10002160 	.word	0x10002160

1a000bd8 <vPortFree>:
void vPortFree( void *pv )
{
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
1a000bd8:	b3a0      	cbz	r0, 1a000c44 <vPortFree+0x6c>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
1a000bda:	b538      	push	{r3, r4, r5, lr}
1a000bdc:	4603      	mov	r3, r0

	if( pv != NULL )
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
1a000bde:	f1a0 0508 	sub.w	r5, r0, #8

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a000be2:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a000be6:	4918      	ldr	r1, [pc, #96]	; (1a000c48 <vPortFree+0x70>)
1a000be8:	6809      	ldr	r1, [r1, #0]
1a000bea:	ea12 0401 	ands.w	r4, r2, r1
1a000bee:	d108      	bne.n	1a000c02 <vPortFree+0x2a>
1a000bf0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bf4:	f383 8811 	msr	BASEPRI, r3
1a000bf8:	f3bf 8f6f 	isb	sy
1a000bfc:	f3bf 8f4f 	dsb	sy
1a000c00:	e7fe      	b.n	1a000c00 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a000c02:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000c06:	b140      	cbz	r0, 1a000c1a <vPortFree+0x42>
1a000c08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c0c:	f383 8811 	msr	BASEPRI, r3
1a000c10:	f3bf 8f6f 	isb	sy
1a000c14:	f3bf 8f4f 	dsb	sy
1a000c18:	e7fe      	b.n	1a000c18 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
1a000c1a:	b194      	cbz	r4, 1a000c42 <vPortFree+0x6a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
1a000c1c:	b988      	cbnz	r0, 1a000c42 <vPortFree+0x6a>
1a000c1e:	461c      	mov	r4, r3
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a000c20:	ea22 0201 	bic.w	r2, r2, r1
1a000c24:	f843 2c04 	str.w	r2, [r3, #-4]

				vTaskSuspendAll();
1a000c28:	f000 fe7e 	bl	1a001928 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000c2c:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000c30:	4a06      	ldr	r2, [pc, #24]	; (1a000c4c <vPortFree+0x74>)
1a000c32:	6813      	ldr	r3, [r2, #0]
1a000c34:	440b      	add	r3, r1
1a000c36:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000c38:	4628      	mov	r0, r5
1a000c3a:	f7ff ff27 	bl	1a000a8c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
1a000c3e:	f000 ff13 	bl	1a001a68 <xTaskResumeAll>
1a000c42:	bd38      	pop	{r3, r4, r5, pc}
1a000c44:	4770      	bx	lr
1a000c46:	bf00      	nop
1a000c48:	1000215c 	.word	0x1000215c
1a000c4c:	1000014c 	.word	0x1000014c

1a000c50 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
	return xFreeBytesRemaining;
}
1a000c50:	4b01      	ldr	r3, [pc, #4]	; (1a000c58 <xPortGetFreeHeapSize+0x8>)
1a000c52:	6818      	ldr	r0, [r3, #0]
1a000c54:	4770      	bx	lr
1a000c56:	bf00      	nop
1a000c58:	1000014c 	.word	0x1000014c

1a000c5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000c5c:	b510      	push	{r4, lr}
1a000c5e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000c60:	f001 fcbe 	bl	1a0025e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000c64:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000c66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000c68:	429a      	cmp	r2, r3
1a000c6a:	d101      	bne.n	1a000c70 <prvIsQueueFull+0x14>
		{
			xReturn = pdTRUE;
1a000c6c:	2401      	movs	r4, #1
1a000c6e:	e000      	b.n	1a000c72 <prvIsQueueFull+0x16>
		}
		else
		{
			xReturn = pdFALSE;
1a000c70:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000c72:	f001 fcd7 	bl	1a002624 <vPortExitCritical>

	return xReturn;
}
1a000c76:	4620      	mov	r0, r4
1a000c78:	bd10      	pop	{r4, pc}
1a000c7a:	bf00      	nop

1a000c7c <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
1a000c7c:	b510      	push	{r4, lr}
1a000c7e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000c80:	f001 fcae 	bl	1a0025e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000c84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000c86:	b90b      	cbnz	r3, 1a000c8c <prvIsQueueEmpty+0x10>
		{
			xReturn = pdTRUE;
1a000c88:	2401      	movs	r4, #1
1a000c8a:	e000      	b.n	1a000c8e <prvIsQueueEmpty+0x12>
		}
		else
		{
			xReturn = pdFALSE;
1a000c8c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000c8e:	f001 fcc9 	bl	1a002624 <vPortExitCritical>

	return xReturn;
}
1a000c92:	4620      	mov	r0, r4
1a000c94:	bd10      	pop	{r4, pc}
1a000c96:	bf00      	nop

1a000c98 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
1a000c98:	b570      	push	{r4, r5, r6, lr}
1a000c9a:	4604      	mov	r4, r0
1a000c9c:	4616      	mov	r6, r2
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000c9e:	6b85      	ldr	r5, [r0, #56]	; 0x38

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000ca0:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000ca2:	b93a      	cbnz	r2, 1a000cb4 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000ca4:	6803      	ldr	r3, [r0, #0]
1a000ca6:	bb43      	cbnz	r3, 1a000cfa <prvCopyDataToQueue+0x62>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000ca8:	6840      	ldr	r0, [r0, #4]
1a000caa:	f001 f8a3 	bl	1a001df4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000cae:	2300      	movs	r3, #0
1a000cb0:	6063      	str	r3, [r4, #4]
1a000cb2:	e029      	b.n	1a000d08 <prvCopyDataToQueue+0x70>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
1a000cb4:	b96e      	cbnz	r6, 1a000cd2 <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000cb6:	6880      	ldr	r0, [r0, #8]
1a000cb8:	f003 fbbc 	bl	1a004434 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000cbc:	68a2      	ldr	r2, [r4, #8]
1a000cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000cc0:	4413      	add	r3, r2
1a000cc2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000cc4:	6862      	ldr	r2, [r4, #4]
1a000cc6:	4293      	cmp	r3, r2
1a000cc8:	d319      	bcc.n	1a000cfe <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000cca:	6823      	ldr	r3, [r4, #0]
1a000ccc:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a000cce:	2000      	movs	r0, #0
1a000cd0:	e01a      	b.n	1a000d08 <prvCopyDataToQueue+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000cd2:	68c0      	ldr	r0, [r0, #12]
1a000cd4:	f003 fbae 	bl	1a004434 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000cd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000cda:	425b      	negs	r3, r3
1a000cdc:	68e2      	ldr	r2, [r4, #12]
1a000cde:	441a      	add	r2, r3
1a000ce0:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000ce2:	6821      	ldr	r1, [r4, #0]
1a000ce4:	428a      	cmp	r2, r1
1a000ce6:	d202      	bcs.n	1a000cee <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000ce8:	6862      	ldr	r2, [r4, #4]
1a000cea:	4413      	add	r3, r2
1a000cec:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
1a000cee:	2e02      	cmp	r6, #2
1a000cf0:	d107      	bne.n	1a000d02 <prvCopyDataToQueue+0x6a>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000cf2:	b145      	cbz	r5, 1a000d06 <prvCopyDataToQueue+0x6e>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
1a000cf4:	3d01      	subs	r5, #1
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a000cf6:	2000      	movs	r0, #0
1a000cf8:	e006      	b.n	1a000d08 <prvCopyDataToQueue+0x70>
1a000cfa:	2000      	movs	r0, #0
1a000cfc:	e004      	b.n	1a000d08 <prvCopyDataToQueue+0x70>
1a000cfe:	2000      	movs	r0, #0
1a000d00:	e002      	b.n	1a000d08 <prvCopyDataToQueue+0x70>
1a000d02:	2000      	movs	r0, #0
1a000d04:	e000      	b.n	1a000d08 <prvCopyDataToQueue+0x70>
1a000d06:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000d08:	3501      	adds	r5, #1
1a000d0a:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
1a000d0c:	bd70      	pop	{r4, r5, r6, pc}
1a000d0e:	bf00      	nop

1a000d10 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000d10:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000d12:	b172      	cbz	r2, 1a000d32 <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
1a000d14:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a000d16:	68c3      	ldr	r3, [r0, #12]
1a000d18:	4413      	add	r3, r2
1a000d1a:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000d1c:	6844      	ldr	r4, [r0, #4]
1a000d1e:	42a3      	cmp	r3, r4
1a000d20:	d301      	bcc.n	1a000d26 <prvCopyDataFromQueue+0x16>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000d22:	6803      	ldr	r3, [r0, #0]
1a000d24:	60c3      	str	r3, [r0, #12]
1a000d26:	4603      	mov	r3, r0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a000d28:	4608      	mov	r0, r1
1a000d2a:	68d9      	ldr	r1, [r3, #12]
1a000d2c:	f003 fb82 	bl	1a004434 <memcpy>
1a000d30:	bd10      	pop	{r4, pc}
1a000d32:	4770      	bx	lr

1a000d34 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
1a000d34:	b538      	push	{r3, r4, r5, lr}
1a000d36:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
1a000d38:	f001 fc52 	bl	1a0025e0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
1a000d3c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000d40:	b2e4      	uxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000d42:	e00a      	b.n	1a000d5a <prvUnlockQueue+0x26>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000d44:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000d46:	b15b      	cbz	r3, 1a000d60 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000d48:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000d4c:	f000 ff9e 	bl	1a001c8c <xTaskRemoveFromEventList>
1a000d50:	b108      	cbz	r0, 1a000d56 <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
1a000d52:	f001 f82d 	bl	1a001db0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
1a000d56:	3c01      	subs	r4, #1
1a000d58:	b2e4      	uxtb	r4, r4
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000d5a:	b263      	sxtb	r3, r4
1a000d5c:	2b00      	cmp	r3, #0
1a000d5e:	dcf1      	bgt.n	1a000d44 <prvUnlockQueue+0x10>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
1a000d60:	23ff      	movs	r3, #255	; 0xff
1a000d62:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
1a000d66:	f001 fc5d 	bl	1a002624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
1a000d6a:	f001 fc39 	bl	1a0025e0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
1a000d6e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000d72:	b2e4      	uxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000d74:	e00a      	b.n	1a000d8c <prvUnlockQueue+0x58>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000d76:	692b      	ldr	r3, [r5, #16]
1a000d78:	b15b      	cbz	r3, 1a000d92 <prvUnlockQueue+0x5e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000d7a:	f105 0010 	add.w	r0, r5, #16
1a000d7e:	f000 ff85 	bl	1a001c8c <xTaskRemoveFromEventList>
1a000d82:	b108      	cbz	r0, 1a000d88 <prvUnlockQueue+0x54>
				{
					vTaskMissedYield();
1a000d84:	f001 f814 	bl	1a001db0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
1a000d88:	3c01      	subs	r4, #1
1a000d8a:	b2e4      	uxtb	r4, r4
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000d8c:	b263      	sxtb	r3, r4
1a000d8e:	2b00      	cmp	r3, #0
1a000d90:	dcf1      	bgt.n	1a000d76 <prvUnlockQueue+0x42>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
1a000d92:	23ff      	movs	r3, #255	; 0xff
1a000d94:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
1a000d98:	f001 fc44 	bl	1a002624 <vPortExitCritical>
1a000d9c:	bd38      	pop	{r3, r4, r5, pc}
1a000d9e:	bf00      	nop

1a000da0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
1a000da0:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a000da2:	b940      	cbnz	r0, 1a000db6 <xQueueGenericReset+0x16>
1a000da4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000da8:	f383 8811 	msr	BASEPRI, r3
1a000dac:	f3bf 8f6f 	isb	sy
1a000db0:	f3bf 8f4f 	dsb	sy
1a000db4:	e7fe      	b.n	1a000db4 <xQueueGenericReset+0x14>
1a000db6:	4604      	mov	r4, r0
1a000db8:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
1a000dba:	f001 fc11 	bl	1a0025e0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000dbe:	6821      	ldr	r1, [r4, #0]
1a000dc0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000dc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000dc4:	fb03 1002 	mla	r0, r3, r2, r1
1a000dc8:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000dca:	2000      	movs	r0, #0
1a000dcc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000dce:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000dd0:	3a01      	subs	r2, #1
1a000dd2:	fb02 1303 	mla	r3, r2, r3, r1
1a000dd6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000dd8:	23ff      	movs	r3, #255	; 0xff
1a000dda:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000dde:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
1a000de2:	b97d      	cbnz	r5, 1a000e04 <xQueueGenericReset+0x64>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000de4:	6923      	ldr	r3, [r4, #16]
1a000de6:	b1ab      	cbz	r3, 1a000e14 <xQueueGenericReset+0x74>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000de8:	f104 0010 	add.w	r0, r4, #16
1a000dec:	f000 ff4e 	bl	1a001c8c <xTaskRemoveFromEventList>
1a000df0:	b180      	cbz	r0, 1a000e14 <xQueueGenericReset+0x74>
				{
					queueYIELD_IF_USING_PREEMPTION();
1a000df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000df6:	4b09      	ldr	r3, [pc, #36]	; (1a000e1c <xQueueGenericReset+0x7c>)
1a000df8:	601a      	str	r2, [r3, #0]
1a000dfa:	f3bf 8f4f 	dsb	sy
1a000dfe:	f3bf 8f6f 	isb	sy
1a000e02:	e007      	b.n	1a000e14 <xQueueGenericReset+0x74>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000e04:	f104 0010 	add.w	r0, r4, #16
1a000e08:	f000 fad2 	bl	1a0013b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000e0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000e10:	f000 face 	bl	1a0013b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
1a000e14:	f001 fc06 	bl	1a002624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
1a000e18:	2001      	movs	r0, #1
1a000e1a:	bd38      	pop	{r3, r4, r5, pc}
1a000e1c:	e000ed04 	.word	0xe000ed04

1a000e20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
1a000e20:	b538      	push	{r3, r4, r5, lr}
1a000e22:	461d      	mov	r5, r3
1a000e24:	9c04      	ldr	r4, [sp, #16]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
1a000e26:	460b      	mov	r3, r1
1a000e28:	b909      	cbnz	r1, 1a000e2e <prvInitialiseNewQueue+0xe>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000e2a:	6024      	str	r4, [r4, #0]
1a000e2c:	e000      	b.n	1a000e30 <prvInitialiseNewQueue+0x10>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000e2e:	6022      	str	r2, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
1a000e30:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000e32:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000e34:	4620      	mov	r0, r4
1a000e36:	2101      	movs	r1, #1
1a000e38:	f7ff ffb2 	bl	1a000da0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
1a000e3c:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
1a000e40:	bd38      	pop	{r3, r4, r5, pc}
1a000e42:	bf00      	nop

1a000e44 <xQueueGenericCreateStatic>:

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000e44:	b940      	cbnz	r0, 1a000e58 <xQueueGenericCreateStatic+0x14>
1a000e46:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e4a:	f383 8811 	msr	BASEPRI, r3
1a000e4e:	f3bf 8f6f 	isb	sy
1a000e52:	f3bf 8f4f 	dsb	sy
1a000e56:	e7fe      	b.n	1a000e56 <xQueueGenericCreateStatic+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
1a000e58:	b510      	push	{r4, lr}
1a000e5a:	b084      	sub	sp, #16
1a000e5c:	4604      	mov	r4, r0

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
1a000e5e:	b943      	cbnz	r3, 1a000e72 <xQueueGenericCreateStatic+0x2e>
1a000e60:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e64:	f383 8811 	msr	BASEPRI, r3
1a000e68:	f3bf 8f6f 	isb	sy
1a000e6c:	f3bf 8f4f 	dsb	sy
1a000e70:	e7fe      	b.n	1a000e70 <xQueueGenericCreateStatic+0x2c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000e72:	b112      	cbz	r2, 1a000e7a <xQueueGenericCreateStatic+0x36>
1a000e74:	b119      	cbz	r1, 1a000e7e <xQueueGenericCreateStatic+0x3a>
1a000e76:	2001      	movs	r0, #1
1a000e78:	e002      	b.n	1a000e80 <xQueueGenericCreateStatic+0x3c>
1a000e7a:	2001      	movs	r0, #1
1a000e7c:	e000      	b.n	1a000e80 <xQueueGenericCreateStatic+0x3c>
1a000e7e:	2000      	movs	r0, #0
1a000e80:	b940      	cbnz	r0, 1a000e94 <xQueueGenericCreateStatic+0x50>
1a000e82:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e86:	f383 8811 	msr	BASEPRI, r3
1a000e8a:	f3bf 8f6f 	isb	sy
1a000e8e:	f3bf 8f4f 	dsb	sy
1a000e92:	e7fe      	b.n	1a000e92 <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000e94:	b912      	cbnz	r2, 1a000e9c <xQueueGenericCreateStatic+0x58>
1a000e96:	b919      	cbnz	r1, 1a000ea0 <xQueueGenericCreateStatic+0x5c>
1a000e98:	2001      	movs	r0, #1
1a000e9a:	e002      	b.n	1a000ea2 <xQueueGenericCreateStatic+0x5e>
1a000e9c:	2001      	movs	r0, #1
1a000e9e:	e000      	b.n	1a000ea2 <xQueueGenericCreateStatic+0x5e>
1a000ea0:	2000      	movs	r0, #0
1a000ea2:	b940      	cbnz	r0, 1a000eb6 <xQueueGenericCreateStatic+0x72>
1a000ea4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ea8:	f383 8811 	msr	BASEPRI, r3
1a000eac:	f3bf 8f6f 	isb	sy
1a000eb0:	f3bf 8f4f 	dsb	sy
1a000eb4:	e7fe      	b.n	1a000eb4 <xQueueGenericCreateStatic+0x70>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000eb6:	2050      	movs	r0, #80	; 0x50
1a000eb8:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000eba:	9803      	ldr	r0, [sp, #12]
1a000ebc:	2850      	cmp	r0, #80	; 0x50
1a000ebe:	d008      	beq.n	1a000ed2 <xQueueGenericCreateStatic+0x8e>
1a000ec0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ec4:	f383 8811 	msr	BASEPRI, r3
1a000ec8:	f3bf 8f6f 	isb	sy
1a000ecc:	f3bf 8f4f 	dsb	sy
1a000ed0:	e7fe      	b.n	1a000ed0 <xQueueGenericCreateStatic+0x8c>
1a000ed2:	4620      	mov	r0, r4
1a000ed4:	461c      	mov	r4, r3
		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewQueue != NULL )
1a000ed6:	b13b      	cbz	r3, 1a000ee8 <xQueueGenericCreateStatic+0xa4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000ed8:	2301      	movs	r3, #1
1a000eda:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000ede:	9400      	str	r4, [sp, #0]
1a000ee0:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000ee4:	f7ff ff9c 	bl	1a000e20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
1a000ee8:	4620      	mov	r0, r4
1a000eea:	b004      	add	sp, #16
1a000eec:	bd10      	pop	{r4, pc}
1a000eee:	bf00      	nop

1a000ef0 <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000ef0:	b940      	cbnz	r0, 1a000f04 <xQueueGenericCreate+0x14>
1a000ef2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ef6:	f383 8811 	msr	BASEPRI, r3
1a000efa:	f3bf 8f6f 	isb	sy
1a000efe:	f3bf 8f4f 	dsb	sy
1a000f02:	e7fe      	b.n	1a000f02 <xQueueGenericCreate+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
1a000f04:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f06:	b083      	sub	sp, #12
1a000f08:	4603      	mov	r3, r0
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
1a000f0a:	b111      	cbz	r1, 1a000f12 <xQueueGenericCreate+0x22>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000f0c:	fb01 f000 	mul.w	r0, r1, r0
1a000f10:	e000      	b.n	1a000f14 <xQueueGenericCreate+0x24>
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
1a000f12:	2000      	movs	r0, #0
1a000f14:	461e      	mov	r6, r3
1a000f16:	4617      	mov	r7, r2
1a000f18:	460c      	mov	r4, r1
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000f1a:	3050      	adds	r0, #80	; 0x50
1a000f1c:	f7ff fde2 	bl	1a000ae4 <pvPortMalloc>

		if( pxNewQueue != NULL )
1a000f20:	4605      	mov	r5, r0
1a000f22:	b150      	cbz	r0, 1a000f3a <xQueueGenericCreate+0x4a>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a000f24:	2300      	movs	r3, #0
1a000f26:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000f2a:	9000      	str	r0, [sp, #0]
1a000f2c:	4630      	mov	r0, r6
1a000f2e:	4621      	mov	r1, r4
1a000f30:	f105 0250 	add.w	r2, r5, #80	; 0x50
1a000f34:	463b      	mov	r3, r7
1a000f36:	f7ff ff73 	bl	1a000e20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
1a000f3a:	4628      	mov	r0, r5
1a000f3c:	b003      	add	sp, #12
1a000f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a000f40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
1a000f40:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f42:	b085      	sub	sp, #20
1a000f44:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a000f46:	b940      	cbnz	r0, 1a000f5a <xQueueGenericSend+0x1a>
1a000f48:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f4c:	f383 8811 	msr	BASEPRI, r3
1a000f50:	f3bf 8f6f 	isb	sy
1a000f54:	f3bf 8f4f 	dsb	sy
1a000f58:	e7fe      	b.n	1a000f58 <xQueueGenericSend+0x18>
1a000f5a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000f5c:	b919      	cbnz	r1, 1a000f66 <xQueueGenericSend+0x26>
1a000f5e:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000f60:	b91a      	cbnz	r2, 1a000f6a <xQueueGenericSend+0x2a>
1a000f62:	2201      	movs	r2, #1
1a000f64:	e002      	b.n	1a000f6c <xQueueGenericSend+0x2c>
1a000f66:	2201      	movs	r2, #1
1a000f68:	e000      	b.n	1a000f6c <xQueueGenericSend+0x2c>
1a000f6a:	2200      	movs	r2, #0
1a000f6c:	b942      	cbnz	r2, 1a000f80 <xQueueGenericSend+0x40>
1a000f6e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f72:	f383 8811 	msr	BASEPRI, r3
1a000f76:	f3bf 8f6f 	isb	sy
1a000f7a:	f3bf 8f4f 	dsb	sy
1a000f7e:	e7fe      	b.n	1a000f7e <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000f80:	2b02      	cmp	r3, #2
1a000f82:	d103      	bne.n	1a000f8c <xQueueGenericSend+0x4c>
1a000f84:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000f86:	2a01      	cmp	r2, #1
1a000f88:	d102      	bne.n	1a000f90 <xQueueGenericSend+0x50>
1a000f8a:	e002      	b.n	1a000f92 <xQueueGenericSend+0x52>
1a000f8c:	2201      	movs	r2, #1
1a000f8e:	e000      	b.n	1a000f92 <xQueueGenericSend+0x52>
1a000f90:	2200      	movs	r2, #0
1a000f92:	b942      	cbnz	r2, 1a000fa6 <xQueueGenericSend+0x66>
1a000f94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f98:	f383 8811 	msr	BASEPRI, r3
1a000f9c:	f3bf 8f6f 	isb	sy
1a000fa0:	f3bf 8f4f 	dsb	sy
1a000fa4:	e7fe      	b.n	1a000fa4 <xQueueGenericSend+0x64>
1a000fa6:	461d      	mov	r5, r3
1a000fa8:	460e      	mov	r6, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000faa:	f000 ff13 	bl	1a001dd4 <xTaskGetSchedulerState>
1a000fae:	b918      	cbnz	r0, 1a000fb8 <xQueueGenericSend+0x78>
1a000fb0:	9b01      	ldr	r3, [sp, #4]
1a000fb2:	b91b      	cbnz	r3, 1a000fbc <xQueueGenericSend+0x7c>
1a000fb4:	2301      	movs	r3, #1
1a000fb6:	e002      	b.n	1a000fbe <xQueueGenericSend+0x7e>
1a000fb8:	2301      	movs	r3, #1
1a000fba:	e000      	b.n	1a000fbe <xQueueGenericSend+0x7e>
1a000fbc:	2300      	movs	r3, #0
1a000fbe:	b943      	cbnz	r3, 1a000fd2 <xQueueGenericSend+0x92>
1a000fc0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fc4:	f383 8811 	msr	BASEPRI, r3
1a000fc8:	f3bf 8f6f 	isb	sy
1a000fcc:	f3bf 8f4f 	dsb	sy
1a000fd0:	e7fe      	b.n	1a000fd0 <xQueueGenericSend+0x90>
1a000fd2:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
1a000fd4:	f001 fb04 	bl	1a0025e0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000fd8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000fda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000fdc:	429a      	cmp	r2, r3
1a000fde:	d301      	bcc.n	1a000fe4 <xQueueGenericSend+0xa4>
1a000fe0:	2d02      	cmp	r5, #2
1a000fe2:	d121      	bne.n	1a001028 <xQueueGenericSend+0xe8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000fe4:	4620      	mov	r0, r4
1a000fe6:	4631      	mov	r1, r6
1a000fe8:	462a      	mov	r2, r5
1a000fea:	f7ff fe55 	bl	1a000c98 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000fee:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000ff0:	b16b      	cbz	r3, 1a00100e <xQueueGenericSend+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000ff2:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000ff6:	f000 fe49 	bl	1a001c8c <xTaskRemoveFromEventList>
1a000ffa:	b188      	cbz	r0, 1a001020 <xQueueGenericSend+0xe0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
1a000ffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001000:	4b32      	ldr	r3, [pc, #200]	; (1a0010cc <xQueueGenericSend+0x18c>)
1a001002:	601a      	str	r2, [r3, #0]
1a001004:	f3bf 8f4f 	dsb	sy
1a001008:	f3bf 8f6f 	isb	sy
1a00100c:	e008      	b.n	1a001020 <xQueueGenericSend+0xe0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
1a00100e:	b138      	cbz	r0, 1a001020 <xQueueGenericSend+0xe0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
1a001010:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001014:	4b2d      	ldr	r3, [pc, #180]	; (1a0010cc <xQueueGenericSend+0x18c>)
1a001016:	601a      	str	r2, [r3, #0]
1a001018:	f3bf 8f4f 	dsb	sy
1a00101c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
1a001020:	f001 fb00 	bl	1a002624 <vPortExitCritical>
				return pdPASS;
1a001024:	2001      	movs	r0, #1
1a001026:	e04e      	b.n	1a0010c6 <xQueueGenericSend+0x186>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a001028:	9b01      	ldr	r3, [sp, #4]
1a00102a:	b91b      	cbnz	r3, 1a001034 <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a00102c:	f001 fafa 	bl	1a002624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
1a001030:	2000      	movs	r0, #0
1a001032:	e048      	b.n	1a0010c6 <xQueueGenericSend+0x186>
				}
				else if( xEntryTimeSet == pdFALSE )
1a001034:	b91f      	cbnz	r7, 1a00103e <xQueueGenericSend+0xfe>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001036:	a802      	add	r0, sp, #8
1a001038:	f000 fe6e 	bl	1a001d18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00103c:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a00103e:	f001 faf1 	bl	1a002624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a001042:	f000 fc71 	bl	1a001928 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001046:	f001 facb 	bl	1a0025e0 <vPortEnterCritical>
1a00104a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a00104e:	b25b      	sxtb	r3, r3
1a001050:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001054:	d102      	bne.n	1a00105c <xQueueGenericSend+0x11c>
1a001056:	2300      	movs	r3, #0
1a001058:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00105c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001060:	b25b      	sxtb	r3, r3
1a001062:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001066:	d102      	bne.n	1a00106e <xQueueGenericSend+0x12e>
1a001068:	2300      	movs	r3, #0
1a00106a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00106e:	f001 fad9 	bl	1a002624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001072:	a802      	add	r0, sp, #8
1a001074:	a901      	add	r1, sp, #4
1a001076:	f000 fe5b 	bl	1a001d30 <xTaskCheckForTimeOut>
1a00107a:	b9f0      	cbnz	r0, 1a0010ba <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a00107c:	4620      	mov	r0, r4
1a00107e:	f7ff fded 	bl	1a000c5c <prvIsQueueFull>
1a001082:	b1a0      	cbz	r0, 1a0010ae <xQueueGenericSend+0x16e>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a001084:	f104 0010 	add.w	r0, r4, #16
1a001088:	9901      	ldr	r1, [sp, #4]
1a00108a:	f000 fdcb 	bl	1a001c24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
1a00108e:	4620      	mov	r0, r4
1a001090:	f7ff fe50 	bl	1a000d34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
1a001094:	f000 fce8 	bl	1a001a68 <xTaskResumeAll>
1a001098:	2800      	cmp	r0, #0
1a00109a:	d19b      	bne.n	1a000fd4 <xQueueGenericSend+0x94>
				{
					portYIELD_WITHIN_API();
1a00109c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0010a0:	4b0a      	ldr	r3, [pc, #40]	; (1a0010cc <xQueueGenericSend+0x18c>)
1a0010a2:	601a      	str	r2, [r3, #0]
1a0010a4:	f3bf 8f4f 	dsb	sy
1a0010a8:	f3bf 8f6f 	isb	sy
1a0010ac:	e792      	b.n	1a000fd4 <xQueueGenericSend+0x94>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
1a0010ae:	4620      	mov	r0, r4
1a0010b0:	f7ff fe40 	bl	1a000d34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a0010b4:	f000 fcd8 	bl	1a001a68 <xTaskResumeAll>
1a0010b8:	e78c      	b.n	1a000fd4 <xQueueGenericSend+0x94>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
1a0010ba:	4620      	mov	r0, r4
1a0010bc:	f7ff fe3a 	bl	1a000d34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0010c0:	f000 fcd2 	bl	1a001a68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
1a0010c4:	2000      	movs	r0, #0
		}
	}
}
1a0010c6:	b005      	add	sp, #20
1a0010c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0010ca:	bf00      	nop
1a0010cc:	e000ed04 	.word	0xe000ed04

1a0010d0 <prvInitialiseMutex>:

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
		if( pxNewQueue != NULL )
1a0010d0:	b148      	cbz	r0, 1a0010e6 <prvInitialiseMutex+0x16>
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
1a0010d2:	b508      	push	{r3, lr}
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
1a0010d4:	2300      	movs	r3, #0
1a0010d6:	6043      	str	r3, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
1a0010d8:	6003      	str	r3, [r0, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
1a0010da:	60c3      	str	r3, [r0, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
1a0010dc:	4619      	mov	r1, r3
1a0010de:	461a      	mov	r2, r3
1a0010e0:	f7ff ff2e 	bl	1a000f40 <xQueueGenericSend>
1a0010e4:	bd08      	pop	{r3, pc}
1a0010e6:	4770      	bx	lr

1a0010e8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
1a0010e8:	b510      	push	{r4, lr}
1a0010ea:	4602      	mov	r2, r0
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
1a0010ec:	2001      	movs	r0, #1
1a0010ee:	2100      	movs	r1, #0
1a0010f0:	f7ff fefe 	bl	1a000ef0 <xQueueGenericCreate>
1a0010f4:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
1a0010f6:	f7ff ffeb 	bl	1a0010d0 <prvInitialiseMutex>

		return pxNewQueue;
	}
1a0010fa:	4620      	mov	r0, r4
1a0010fc:	bd10      	pop	{r4, pc}
1a0010fe:	bf00      	nop

1a001100 <xQueueGenericSendFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
1a001100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a001104:	b940      	cbnz	r0, 1a001118 <xQueueGenericSendFromISR+0x18>
1a001106:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00110a:	f383 8811 	msr	BASEPRI, r3
1a00110e:	f3bf 8f6f 	isb	sy
1a001112:	f3bf 8f4f 	dsb	sy
1a001116:	e7fe      	b.n	1a001116 <xQueueGenericSendFromISR+0x16>
1a001118:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00111a:	b919      	cbnz	r1, 1a001124 <xQueueGenericSendFromISR+0x24>
1a00111c:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a00111e:	b918      	cbnz	r0, 1a001128 <xQueueGenericSendFromISR+0x28>
1a001120:	2001      	movs	r0, #1
1a001122:	e002      	b.n	1a00112a <xQueueGenericSendFromISR+0x2a>
1a001124:	2001      	movs	r0, #1
1a001126:	e000      	b.n	1a00112a <xQueueGenericSendFromISR+0x2a>
1a001128:	2000      	movs	r0, #0
1a00112a:	b940      	cbnz	r0, 1a00113e <xQueueGenericSendFromISR+0x3e>
1a00112c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001130:	f383 8811 	msr	BASEPRI, r3
1a001134:	f3bf 8f6f 	isb	sy
1a001138:	f3bf 8f4f 	dsb	sy
1a00113c:	e7fe      	b.n	1a00113c <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a00113e:	2b02      	cmp	r3, #2
1a001140:	d103      	bne.n	1a00114a <xQueueGenericSendFromISR+0x4a>
1a001142:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a001144:	2801      	cmp	r0, #1
1a001146:	d102      	bne.n	1a00114e <xQueueGenericSendFromISR+0x4e>
1a001148:	e002      	b.n	1a001150 <xQueueGenericSendFromISR+0x50>
1a00114a:	2001      	movs	r0, #1
1a00114c:	e000      	b.n	1a001150 <xQueueGenericSendFromISR+0x50>
1a00114e:	2000      	movs	r0, #0
1a001150:	b940      	cbnz	r0, 1a001164 <xQueueGenericSendFromISR+0x64>
1a001152:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001156:	f383 8811 	msr	BASEPRI, r3
1a00115a:	f3bf 8f6f 	isb	sy
1a00115e:	f3bf 8f4f 	dsb	sy
1a001162:	e7fe      	b.n	1a001162 <xQueueGenericSendFromISR+0x62>
1a001164:	461f      	mov	r7, r3
1a001166:	4690      	mov	r8, r2
1a001168:	4689      	mov	r9, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00116a:	f001 fb6f 	bl	1a00284c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a00116e:	f3ef 8611 	mrs	r6, BASEPRI
1a001172:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001176:	f383 8811 	msr	BASEPRI, r3
1a00117a:	f3bf 8f6f 	isb	sy
1a00117e:	f3bf 8f4f 	dsb	sy
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001182:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001184:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001186:	429a      	cmp	r2, r3
1a001188:	d301      	bcc.n	1a00118e <xQueueGenericSendFromISR+0x8e>
1a00118a:	2f02      	cmp	r7, #2
1a00118c:	d11f      	bne.n	1a0011ce <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
1a00118e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a001192:	b2ed      	uxtb	r5, r5
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001194:	4620      	mov	r0, r4
1a001196:	4649      	mov	r1, r9
1a001198:	463a      	mov	r2, r7
1a00119a:	f7ff fd7d 	bl	1a000c98 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
1a00119e:	b26b      	sxtb	r3, r5
1a0011a0:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0011a4:	d10d      	bne.n	1a0011c2 <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0011a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0011a8:	b19b      	cbz	r3, 1a0011d2 <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0011aa:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0011ae:	f000 fd6d 	bl	1a001c8c <xTaskRemoveFromEventList>
1a0011b2:	b180      	cbz	r0, 1a0011d6 <xQueueGenericSendFromISR+0xd6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
1a0011b4:	f1b8 0f00 	cmp.w	r8, #0
1a0011b8:	d00f      	beq.n	1a0011da <xQueueGenericSendFromISR+0xda>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
1a0011ba:	2001      	movs	r0, #1
1a0011bc:	f8c8 0000 	str.w	r0, [r8]
1a0011c0:	e00c      	b.n	1a0011dc <xQueueGenericSendFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a0011c2:	1c6b      	adds	r3, r5, #1
1a0011c4:	b2db      	uxtb	r3, r3
1a0011c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			}

			xReturn = pdPASS;
1a0011ca:	2001      	movs	r0, #1
1a0011cc:	e006      	b.n	1a0011dc <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
1a0011ce:	2000      	movs	r0, #0
1a0011d0:	e004      	b.n	1a0011dc <xQueueGenericSendFromISR+0xdc>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
1a0011d2:	2001      	movs	r0, #1
1a0011d4:	e002      	b.n	1a0011dc <xQueueGenericSendFromISR+0xdc>
1a0011d6:	2001      	movs	r0, #1
1a0011d8:	e000      	b.n	1a0011dc <xQueueGenericSendFromISR+0xdc>
1a0011da:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0011dc:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
1a0011e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

1a0011e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
1a0011e4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0011e6:	b085      	sub	sp, #20
1a0011e8:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a0011ea:	b940      	cbnz	r0, 1a0011fe <xQueueReceive+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0011ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011f0:	f383 8811 	msr	BASEPRI, r3
1a0011f4:	f3bf 8f6f 	isb	sy
1a0011f8:	f3bf 8f4f 	dsb	sy
1a0011fc:	e7fe      	b.n	1a0011fc <xQueueReceive+0x18>
1a0011fe:	4604      	mov	r4, r0

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001200:	b919      	cbnz	r1, 1a00120a <xQueueReceive+0x26>
1a001202:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001204:	b91b      	cbnz	r3, 1a00120e <xQueueReceive+0x2a>
1a001206:	2301      	movs	r3, #1
1a001208:	e002      	b.n	1a001210 <xQueueReceive+0x2c>
1a00120a:	2301      	movs	r3, #1
1a00120c:	e000      	b.n	1a001210 <xQueueReceive+0x2c>
1a00120e:	2300      	movs	r3, #0
1a001210:	b943      	cbnz	r3, 1a001224 <xQueueReceive+0x40>
1a001212:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001216:	f383 8811 	msr	BASEPRI, r3
1a00121a:	f3bf 8f6f 	isb	sy
1a00121e:	f3bf 8f4f 	dsb	sy
1a001222:	e7fe      	b.n	1a001222 <xQueueReceive+0x3e>
1a001224:	460e      	mov	r6, r1

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001226:	f000 fdd5 	bl	1a001dd4 <xTaskGetSchedulerState>
1a00122a:	b918      	cbnz	r0, 1a001234 <xQueueReceive+0x50>
1a00122c:	9b01      	ldr	r3, [sp, #4]
1a00122e:	b91b      	cbnz	r3, 1a001238 <xQueueReceive+0x54>
1a001230:	2301      	movs	r3, #1
1a001232:	e002      	b.n	1a00123a <xQueueReceive+0x56>
1a001234:	2301      	movs	r3, #1
1a001236:	e000      	b.n	1a00123a <xQueueReceive+0x56>
1a001238:	2300      	movs	r3, #0
1a00123a:	b943      	cbnz	r3, 1a00124e <xQueueReceive+0x6a>
1a00123c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001240:	f383 8811 	msr	BASEPRI, r3
1a001244:	f3bf 8f6f 	isb	sy
1a001248:	f3bf 8f4f 	dsb	sy
1a00124c:	e7fe      	b.n	1a00124c <xQueueReceive+0x68>
1a00124e:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a001250:	f001 f9c6 	bl	1a0025e0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001254:	6ba5      	ldr	r5, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001256:	b1c5      	cbz	r5, 1a00128a <xQueueReceive+0xa6>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001258:	4620      	mov	r0, r4
1a00125a:	4631      	mov	r1, r6
1a00125c:	f7ff fd58 	bl	1a000d10 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001260:	3d01      	subs	r5, #1
1a001262:	63a5      	str	r5, [r4, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001264:	6923      	ldr	r3, [r4, #16]
1a001266:	b163      	cbz	r3, 1a001282 <xQueueReceive+0x9e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001268:	f104 0010 	add.w	r0, r4, #16
1a00126c:	f000 fd0e 	bl	1a001c8c <xTaskRemoveFromEventList>
1a001270:	b138      	cbz	r0, 1a001282 <xQueueReceive+0x9e>
					{
						queueYIELD_IF_USING_PREEMPTION();
1a001272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001276:	4b30      	ldr	r3, [pc, #192]	; (1a001338 <xQueueReceive+0x154>)
1a001278:	601a      	str	r2, [r3, #0]
1a00127a:	f3bf 8f4f 	dsb	sy
1a00127e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a001282:	f001 f9cf 	bl	1a002624 <vPortExitCritical>
				return pdPASS;
1a001286:	2001      	movs	r0, #1
1a001288:	e053      	b.n	1a001332 <xQueueReceive+0x14e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a00128a:	9b01      	ldr	r3, [sp, #4]
1a00128c:	b91b      	cbnz	r3, 1a001296 <xQueueReceive+0xb2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a00128e:	f001 f9c9 	bl	1a002624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a001292:	2000      	movs	r0, #0
1a001294:	e04d      	b.n	1a001332 <xQueueReceive+0x14e>
				}
				else if( xEntryTimeSet == pdFALSE )
1a001296:	b91f      	cbnz	r7, 1a0012a0 <xQueueReceive+0xbc>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001298:	a802      	add	r0, sp, #8
1a00129a:	f000 fd3d 	bl	1a001d18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00129e:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a0012a0:	f001 f9c0 	bl	1a002624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a0012a4:	f000 fb40 	bl	1a001928 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0012a8:	f001 f99a 	bl	1a0025e0 <vPortEnterCritical>
1a0012ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0012b0:	b25b      	sxtb	r3, r3
1a0012b2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0012b6:	d102      	bne.n	1a0012be <xQueueReceive+0xda>
1a0012b8:	2300      	movs	r3, #0
1a0012ba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0012be:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0012c2:	b25b      	sxtb	r3, r3
1a0012c4:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0012c8:	d102      	bne.n	1a0012d0 <xQueueReceive+0xec>
1a0012ca:	2300      	movs	r3, #0
1a0012cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0012d0:	f001 f9a8 	bl	1a002624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0012d4:	a802      	add	r0, sp, #8
1a0012d6:	a901      	add	r1, sp, #4
1a0012d8:	f000 fd2a 	bl	1a001d30 <xTaskCheckForTimeOut>
1a0012dc:	b9f0      	cbnz	r0, 1a00131c <xQueueReceive+0x138>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0012de:	4620      	mov	r0, r4
1a0012e0:	f7ff fccc 	bl	1a000c7c <prvIsQueueEmpty>
1a0012e4:	b1a0      	cbz	r0, 1a001310 <xQueueReceive+0x12c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0012e6:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0012ea:	9901      	ldr	r1, [sp, #4]
1a0012ec:	f000 fc9a 	bl	1a001c24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0012f0:	4620      	mov	r0, r4
1a0012f2:	f7ff fd1f 	bl	1a000d34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0012f6:	f000 fbb7 	bl	1a001a68 <xTaskResumeAll>
1a0012fa:	2800      	cmp	r0, #0
1a0012fc:	d1a8      	bne.n	1a001250 <xQueueReceive+0x6c>
				{
					portYIELD_WITHIN_API();
1a0012fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001302:	4b0d      	ldr	r3, [pc, #52]	; (1a001338 <xQueueReceive+0x154>)
1a001304:	601a      	str	r2, [r3, #0]
1a001306:	f3bf 8f4f 	dsb	sy
1a00130a:	f3bf 8f6f 	isb	sy
1a00130e:	e79f      	b.n	1a001250 <xQueueReceive+0x6c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
1a001310:	4620      	mov	r0, r4
1a001312:	f7ff fd0f 	bl	1a000d34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001316:	f000 fba7 	bl	1a001a68 <xTaskResumeAll>
1a00131a:	e799      	b.n	1a001250 <xQueueReceive+0x6c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
1a00131c:	4620      	mov	r0, r4
1a00131e:	f7ff fd09 	bl	1a000d34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001322:	f000 fba1 	bl	1a001a68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001326:	4620      	mov	r0, r4
1a001328:	f7ff fca8 	bl	1a000c7c <prvIsQueueEmpty>
1a00132c:	2800      	cmp	r0, #0
1a00132e:	d08f      	beq.n	1a001250 <xQueueReceive+0x6c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a001330:	2000      	movs	r0, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a001332:	b005      	add	sp, #20
1a001334:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001336:	bf00      	nop
1a001338:	e000ed04 	.word	0xe000ed04

1a00133c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a00133c:	2300      	movs	r3, #0
1a00133e:	e00b      	b.n	1a001358 <vQueueAddToRegistry+0x1c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a001340:	4a07      	ldr	r2, [pc, #28]	; (1a001360 <vQueueAddToRegistry+0x24>)
1a001342:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001346:	b932      	cbnz	r2, 1a001356 <vQueueAddToRegistry+0x1a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a001348:	4a05      	ldr	r2, [pc, #20]	; (1a001360 <vQueueAddToRegistry+0x24>)
1a00134a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a00134e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001352:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a001354:	4770      	bx	lr
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001356:	3301      	adds	r3, #1
1a001358:	2b07      	cmp	r3, #7
1a00135a:	d9f1      	bls.n	1a001340 <vQueueAddToRegistry+0x4>
1a00135c:	4770      	bx	lr
1a00135e:	bf00      	nop
1a001360:	10002cc8 	.word	0x10002cc8

1a001364 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001364:	b570      	push	{r4, r5, r6, lr}
1a001366:	4604      	mov	r4, r0
1a001368:	460e      	mov	r6, r1
1a00136a:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a00136c:	f001 f938 	bl	1a0025e0 <vPortEnterCritical>
1a001370:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001374:	b25b      	sxtb	r3, r3
1a001376:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00137a:	d102      	bne.n	1a001382 <vQueueWaitForMessageRestricted+0x1e>
1a00137c:	2300      	movs	r3, #0
1a00137e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001382:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001386:	b25b      	sxtb	r3, r3
1a001388:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00138c:	d102      	bne.n	1a001394 <vQueueWaitForMessageRestricted+0x30>
1a00138e:	2300      	movs	r3, #0
1a001390:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001394:	f001 f946 	bl	1a002624 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001398:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00139a:	b92b      	cbnz	r3, 1a0013a8 <vQueueWaitForMessageRestricted+0x44>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a00139c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0013a0:	4631      	mov	r1, r6
1a0013a2:	462a      	mov	r2, r5
1a0013a4:	f000 fc56 	bl	1a001c54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a0013a8:	4620      	mov	r0, r4
1a0013aa:	f7ff fcc3 	bl	1a000d34 <prvUnlockQueue>
1a0013ae:	bd70      	pop	{r4, r5, r6, pc}

1a0013b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0013b0:	f100 0308 	add.w	r3, r0, #8
1a0013b4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a0013b6:	f04f 32ff 	mov.w	r2, #4294967295
1a0013ba:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0013bc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0013be:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a0013c0:	2300      	movs	r3, #0
1a0013c2:	6003      	str	r3, [r0, #0]
1a0013c4:	4770      	bx	lr
1a0013c6:	bf00      	nop

1a0013c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a0013c8:	2300      	movs	r3, #0
1a0013ca:	6103      	str	r3, [r0, #16]
1a0013cc:	4770      	bx	lr
1a0013ce:	bf00      	nop

1a0013d0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a0013d0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0013d2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0013d4:	689a      	ldr	r2, [r3, #8]
1a0013d6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0013d8:	689a      	ldr	r2, [r3, #8]
1a0013da:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0013dc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0013de:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0013e0:	6803      	ldr	r3, [r0, #0]
1a0013e2:	3301      	adds	r3, #1
1a0013e4:	6003      	str	r3, [r0, #0]
1a0013e6:	4770      	bx	lr

1a0013e8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0013e8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0013ea:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0013ec:	f1b5 3fff 	cmp.w	r5, #4294967295
1a0013f0:	d101      	bne.n	1a0013f6 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
1a0013f2:	6902      	ldr	r2, [r0, #16]
1a0013f4:	e007      	b.n	1a001406 <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0013f6:	f100 0208 	add.w	r2, r0, #8
1a0013fa:	e000      	b.n	1a0013fe <vListInsert+0x16>
1a0013fc:	461a      	mov	r2, r3
1a0013fe:	6853      	ldr	r3, [r2, #4]
1a001400:	681c      	ldr	r4, [r3, #0]
1a001402:	42ac      	cmp	r4, r5
1a001404:	d9fa      	bls.n	1a0013fc <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001406:	6853      	ldr	r3, [r2, #4]
1a001408:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a00140a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a00140c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a00140e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001410:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001412:	6803      	ldr	r3, [r0, #0]
1a001414:	3301      	adds	r3, #1
1a001416:	6003      	str	r3, [r0, #0]
}
1a001418:	bc30      	pop	{r4, r5}
1a00141a:	4770      	bx	lr

1a00141c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a00141c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a00141e:	6842      	ldr	r2, [r0, #4]
1a001420:	6881      	ldr	r1, [r0, #8]
1a001422:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a001424:	6882      	ldr	r2, [r0, #8]
1a001426:	6841      	ldr	r1, [r0, #4]
1a001428:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a00142a:	685a      	ldr	r2, [r3, #4]
1a00142c:	4282      	cmp	r2, r0
1a00142e:	d101      	bne.n	1a001434 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a001430:	6882      	ldr	r2, [r0, #8]
1a001432:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a001434:	2200      	movs	r2, #0
1a001436:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001438:	681a      	ldr	r2, [r3, #0]
1a00143a:	3a01      	subs	r2, #1
1a00143c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a00143e:	6818      	ldr	r0, [r3, #0]
}
1a001440:	4770      	bx	lr
1a001442:	bf00      	nop

1a001444 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001444:	4b03      	ldr	r3, [pc, #12]	; (1a001454 <vApplicationGetIdleTaskMemory+0x10>)
1a001446:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a001448:	4b03      	ldr	r3, [pc, #12]	; (1a001458 <vApplicationGetIdleTaskMemory+0x14>)
1a00144a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a00144c:	235a      	movs	r3, #90	; 0x5a
1a00144e:	6013      	str	r3, [r2, #0]
1a001450:	4770      	bx	lr
1a001452:	bf00      	nop
1a001454:	1000286c 	.word	0x1000286c
1a001458:	10002704 	.word	0x10002704

1a00145c <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a00145c:	4b03      	ldr	r3, [pc, #12]	; (1a00146c <vApplicationGetTimerTaskMemory+0x10>)
1a00145e:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a001460:	4b03      	ldr	r3, [pc, #12]	; (1a001470 <vApplicationGetTimerTaskMemory+0x14>)
1a001462:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001464:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a001468:	6013      	str	r3, [r2, #0]
1a00146a:	4770      	bx	lr
1a00146c:	100028cc 	.word	0x100028cc
1a001470:	10002164 	.word	0x10002164

1a001474 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask,
                                   signed char *pcTaskName)
{
    while(1)
        ;
1a001474:	e7fe      	b.n	1a001474 <vApplicationStackOverflowHook>
1a001476:	bf00      	nop

1a001478 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook( void )
{
    while(1)
        ;
1a001478:	e7fe      	b.n	1a001478 <vApplicationMallocFailedHook>
1a00147a:	bf00      	nop

1a00147c <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
1a00147c:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a00147e:	e001      	b.n	1a001484 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
1a001480:	3001      	adds	r0, #1
			ulCount++;
1a001482:	3301      	adds	r3, #1

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a001484:	7802      	ldrb	r2, [r0, #0]
1a001486:	2aa5      	cmp	r2, #165	; 0xa5
1a001488:	d0fa      	beq.n	1a001480 <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( uint16_t ) ulCount;
	}
1a00148a:	f3c3 008f 	ubfx	r0, r3, #2, #16
1a00148e:	4770      	bx	lr

1a001490 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001490:	4b0a      	ldr	r3, [pc, #40]	; (1a0014bc <prvResetNextTaskUnblockTime+0x2c>)
1a001492:	681b      	ldr	r3, [r3, #0]
1a001494:	681b      	ldr	r3, [r3, #0]
1a001496:	b90b      	cbnz	r3, 1a00149c <prvResetNextTaskUnblockTime+0xc>
1a001498:	2301      	movs	r3, #1
1a00149a:	e000      	b.n	1a00149e <prvResetNextTaskUnblockTime+0xe>
1a00149c:	2300      	movs	r3, #0
1a00149e:	b123      	cbz	r3, 1a0014aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a0014a0:	f04f 32ff 	mov.w	r2, #4294967295
1a0014a4:	4b06      	ldr	r3, [pc, #24]	; (1a0014c0 <prvResetNextTaskUnblockTime+0x30>)
1a0014a6:	601a      	str	r2, [r3, #0]
1a0014a8:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0014aa:	4b04      	ldr	r3, [pc, #16]	; (1a0014bc <prvResetNextTaskUnblockTime+0x2c>)
1a0014ac:	681b      	ldr	r3, [r3, #0]
1a0014ae:	68db      	ldr	r3, [r3, #12]
1a0014b0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a0014b2:	685a      	ldr	r2, [r3, #4]
1a0014b4:	4b02      	ldr	r3, [pc, #8]	; (1a0014c0 <prvResetNextTaskUnblockTime+0x30>)
1a0014b6:	601a      	str	r2, [r3, #0]
1a0014b8:	4770      	bx	lr
1a0014ba:	bf00      	nop
1a0014bc:	10002930 	.word	0x10002930
1a0014c0:	10002a0c 	.word	0x10002a0c

1a0014c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
1a0014c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0014c8:	4682      	mov	sl, r0
1a0014ca:	460d      	mov	r5, r1
1a0014cc:	4617      	mov	r7, r2
1a0014ce:	4699      	mov	r9, r3
1a0014d0:	9e08      	ldr	r6, [sp, #32]
1a0014d2:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a0014d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a0014d8:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0014da:	21a5      	movs	r1, #165	; 0xa5
1a0014dc:	0092      	lsls	r2, r2, #2
1a0014de:	f002 ffb4 	bl	1a00444a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0014e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a0014e4:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a0014e8:	3a01      	subs	r2, #1
1a0014ea:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a0014ee:	f027 0707 	bic.w	r7, r7, #7

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0014f2:	6467      	str	r7, [r4, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0014f4:	2300      	movs	r3, #0
1a0014f6:	e006      	b.n	1a001506 <prvInitialiseNewTask+0x42>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0014f8:	5ce9      	ldrb	r1, [r5, r3]
1a0014fa:	18e2      	adds	r2, r4, r3
1a0014fc:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
1a001500:	5cea      	ldrb	r2, [r5, r3]
1a001502:	b112      	cbz	r2, 1a00150a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a001504:	3301      	adds	r3, #1
1a001506:	2b0f      	cmp	r3, #15
1a001508:	d9f6      	bls.n	1a0014f8 <prvInitialiseNewTask+0x34>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a00150a:	2300      	movs	r3, #0
1a00150c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a001510:	2e06      	cmp	r6, #6
1a001512:	d900      	bls.n	1a001516 <prvInitialiseNewTask+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a001514:	2606      	movs	r6, #6
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
1a001516:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
1a001518:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a00151a:	2500      	movs	r5, #0
1a00151c:	6565      	str	r5, [r4, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a00151e:	1d20      	adds	r0, r4, #4
1a001520:	f7ff ff52 	bl	1a0013c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a001524:	f104 0018 	add.w	r0, r4, #24
1a001528:	f7ff ff4e 	bl	1a0013c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a00152c:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00152e:	f1c6 0607 	rsb	r6, r6, #7
1a001532:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a001534:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
1a001536:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001538:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a00153c:	4638      	mov	r0, r7
1a00153e:	4651      	mov	r1, sl
1a001540:	464a      	mov	r2, r9
1a001542:	f001 f81d 	bl	1a002580 <pxPortInitialiseStack>
1a001546:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
1a001548:	f1b8 0f00 	cmp.w	r8, #0
1a00154c:	d001      	beq.n	1a001552 <prvInitialiseNewTask+0x8e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a00154e:	f8c8 4000 	str.w	r4, [r8]
1a001552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001556:	bf00      	nop

1a001558 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
1a001558:	b538      	push	{r3, r4, r5, lr}
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00155a:	2400      	movs	r4, #0
1a00155c:	e007      	b.n	1a00156e <prvInitialiseTaskLists+0x16>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a00155e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001562:	009b      	lsls	r3, r3, #2
1a001564:	480e      	ldr	r0, [pc, #56]	; (1a0015a0 <prvInitialiseTaskLists+0x48>)
1a001566:	4418      	add	r0, r3
1a001568:	f7ff ff22 	bl	1a0013b0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00156c:	3401      	adds	r4, #1
1a00156e:	2c06      	cmp	r4, #6
1a001570:	d9f5      	bls.n	1a00155e <prvInitialiseTaskLists+0x6>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
1a001572:	4d0c      	ldr	r5, [pc, #48]	; (1a0015a4 <prvInitialiseTaskLists+0x4c>)
1a001574:	4628      	mov	r0, r5
1a001576:	f7ff ff1b 	bl	1a0013b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a00157a:	4c0b      	ldr	r4, [pc, #44]	; (1a0015a8 <prvInitialiseTaskLists+0x50>)
1a00157c:	4620      	mov	r0, r4
1a00157e:	f7ff ff17 	bl	1a0013b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001582:	480a      	ldr	r0, [pc, #40]	; (1a0015ac <prvInitialiseTaskLists+0x54>)
1a001584:	f7ff ff14 	bl	1a0013b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
1a001588:	4809      	ldr	r0, [pc, #36]	; (1a0015b0 <prvInitialiseTaskLists+0x58>)
1a00158a:	f7ff ff11 	bl	1a0013b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
1a00158e:	4809      	ldr	r0, [pc, #36]	; (1a0015b4 <prvInitialiseTaskLists+0x5c>)
1a001590:	f7ff ff0e 	bl	1a0013b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
1a001594:	4b08      	ldr	r3, [pc, #32]	; (1a0015b8 <prvInitialiseTaskLists+0x60>)
1a001596:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001598:	4b08      	ldr	r3, [pc, #32]	; (1a0015bc <prvInitialiseTaskLists+0x64>)
1a00159a:	601c      	str	r4, [r3, #0]
1a00159c:	bd38      	pop	{r3, r4, r5, pc}
1a00159e:	bf00      	nop
1a0015a0:	10002954 	.word	0x10002954
1a0015a4:	10002a14 	.word	0x10002a14
1a0015a8:	10002a28 	.word	0x10002a28
1a0015ac:	100029f0 	.word	0x100029f0
1a0015b0:	10002938 	.word	0x10002938
1a0015b4:	10002a3c 	.word	0x10002a3c
1a0015b8:	10002930 	.word	0x10002930
1a0015bc:	1000294c 	.word	0x1000294c

1a0015c0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
1a0015c0:	b510      	push	{r4, lr}
1a0015c2:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
1a0015c4:	f001 f80c 	bl	1a0025e0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
1a0015c8:	4a20      	ldr	r2, [pc, #128]	; (1a00164c <prvAddNewTaskToReadyList+0x8c>)
1a0015ca:	6813      	ldr	r3, [r2, #0]
1a0015cc:	3301      	adds	r3, #1
1a0015ce:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a0015d0:	4b1f      	ldr	r3, [pc, #124]	; (1a001650 <prvAddNewTaskToReadyList+0x90>)
1a0015d2:	681b      	ldr	r3, [r3, #0]
1a0015d4:	b93b      	cbnz	r3, 1a0015e6 <prvAddNewTaskToReadyList+0x26>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
1a0015d6:	4b1e      	ldr	r3, [pc, #120]	; (1a001650 <prvAddNewTaskToReadyList+0x90>)
1a0015d8:	601c      	str	r4, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0015da:	6813      	ldr	r3, [r2, #0]
1a0015dc:	2b01      	cmp	r3, #1
1a0015de:	d10d      	bne.n	1a0015fc <prvAddNewTaskToReadyList+0x3c>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
1a0015e0:	f7ff ffba 	bl	1a001558 <prvInitialiseTaskLists>
1a0015e4:	e00a      	b.n	1a0015fc <prvAddNewTaskToReadyList+0x3c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
1a0015e6:	4b1b      	ldr	r3, [pc, #108]	; (1a001654 <prvAddNewTaskToReadyList+0x94>)
1a0015e8:	681b      	ldr	r3, [r3, #0]
1a0015ea:	b93b      	cbnz	r3, 1a0015fc <prvAddNewTaskToReadyList+0x3c>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a0015ec:	4b18      	ldr	r3, [pc, #96]	; (1a001650 <prvAddNewTaskToReadyList+0x90>)
1a0015ee:	681b      	ldr	r3, [r3, #0]
1a0015f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0015f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0015f4:	429a      	cmp	r2, r3
1a0015f6:	d801      	bhi.n	1a0015fc <prvAddNewTaskToReadyList+0x3c>
				{
					pxCurrentTCB = pxNewTCB;
1a0015f8:	4b15      	ldr	r3, [pc, #84]	; (1a001650 <prvAddNewTaskToReadyList+0x90>)
1a0015fa:	601c      	str	r4, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
1a0015fc:	4a16      	ldr	r2, [pc, #88]	; (1a001658 <prvAddNewTaskToReadyList+0x98>)
1a0015fe:	6813      	ldr	r3, [r2, #0]
1a001600:	3301      	adds	r3, #1
1a001602:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a001604:	64a3      	str	r3, [r4, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
1a001606:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a001608:	2301      	movs	r3, #1
1a00160a:	4083      	lsls	r3, r0
1a00160c:	4913      	ldr	r1, [pc, #76]	; (1a00165c <prvAddNewTaskToReadyList+0x9c>)
1a00160e:	680a      	ldr	r2, [r1, #0]
1a001610:	4313      	orrs	r3, r2
1a001612:	600b      	str	r3, [r1, #0]
1a001614:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001618:	0080      	lsls	r0, r0, #2
1a00161a:	4b11      	ldr	r3, [pc, #68]	; (1a001660 <prvAddNewTaskToReadyList+0xa0>)
1a00161c:	4418      	add	r0, r3
1a00161e:	1d21      	adds	r1, r4, #4
1a001620:	f7ff fed6 	bl	1a0013d0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
1a001624:	f000 fffe 	bl	1a002624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
1a001628:	4b0a      	ldr	r3, [pc, #40]	; (1a001654 <prvAddNewTaskToReadyList+0x94>)
1a00162a:	681b      	ldr	r3, [r3, #0]
1a00162c:	b16b      	cbz	r3, 1a00164a <prvAddNewTaskToReadyList+0x8a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a00162e:	4b08      	ldr	r3, [pc, #32]	; (1a001650 <prvAddNewTaskToReadyList+0x90>)
1a001630:	681b      	ldr	r3, [r3, #0]
1a001632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001634:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001636:	429a      	cmp	r2, r3
1a001638:	d207      	bcs.n	1a00164a <prvAddNewTaskToReadyList+0x8a>
		{
			taskYIELD_IF_USING_PREEMPTION();
1a00163a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00163e:	4b09      	ldr	r3, [pc, #36]	; (1a001664 <prvAddNewTaskToReadyList+0xa4>)
1a001640:	601a      	str	r2, [r3, #0]
1a001642:	f3bf 8f4f 	dsb	sy
1a001646:	f3bf 8f6f 	isb	sy
1a00164a:	bd10      	pop	{r4, pc}
1a00164c:	100029e8 	.word	0x100029e8
1a001650:	100029ec 	.word	0x100029ec
1a001654:	10002934 	.word	0x10002934
1a001658:	10002a10 	.word	0x10002a10
1a00165c:	10002a50 	.word	0x10002a50
1a001660:	10002954 	.word	0x10002954
1a001664:	e000ed04 	.word	0xe000ed04

1a001668 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
1a001668:	b510      	push	{r4, lr}
1a00166a:	4604      	mov	r4, r0
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a00166c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001670:	b933      	cbnz	r3, 1a001680 <prvDeleteTCB+0x18>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
1a001672:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001674:	f7ff fab0 	bl	1a000bd8 <vPortFree>
				vPortFree( pxTCB );
1a001678:	4620      	mov	r0, r4
1a00167a:	f7ff faad 	bl	1a000bd8 <vPortFree>
1a00167e:	bd10      	pop	{r4, pc}
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001680:	2b01      	cmp	r3, #1
1a001682:	d102      	bne.n	1a00168a <prvDeleteTCB+0x22>
			{
				/* Only the stack was statically allocated, so the TCB is the
				only memory that must be freed. */
				vPortFree( pxTCB );
1a001684:	f7ff faa8 	bl	1a000bd8 <vPortFree>
1a001688:	bd10      	pop	{r4, pc}
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a00168a:	2b02      	cmp	r3, #2
1a00168c:	d008      	beq.n	1a0016a0 <prvDeleteTCB+0x38>
1a00168e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001692:	f383 8811 	msr	BASEPRI, r3
1a001696:	f3bf 8f6f 	isb	sy
1a00169a:	f3bf 8f4f 	dsb	sy
1a00169e:	e7fe      	b.n	1a00169e <prvDeleteTCB+0x36>
1a0016a0:	bd10      	pop	{r4, pc}
1a0016a2:	bf00      	nop

1a0016a4 <prvCheckTasksWaitingTermination>:
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
}
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
1a0016a4:	b510      	push	{r4, lr}
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0016a6:	e014      	b.n	1a0016d2 <prvCheckTasksWaitingTermination+0x2e>
		{
			taskENTER_CRITICAL();
1a0016a8:	f000 ff9a 	bl	1a0025e0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a0016ac:	4b0b      	ldr	r3, [pc, #44]	; (1a0016dc <prvCheckTasksWaitingTermination+0x38>)
1a0016ae:	68db      	ldr	r3, [r3, #12]
1a0016b0:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0016b2:	1d20      	adds	r0, r4, #4
1a0016b4:	f7ff feb2 	bl	1a00141c <uxListRemove>
				--uxCurrentNumberOfTasks;
1a0016b8:	4a09      	ldr	r2, [pc, #36]	; (1a0016e0 <prvCheckTasksWaitingTermination+0x3c>)
1a0016ba:	6813      	ldr	r3, [r2, #0]
1a0016bc:	3b01      	subs	r3, #1
1a0016be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a0016c0:	4a08      	ldr	r2, [pc, #32]	; (1a0016e4 <prvCheckTasksWaitingTermination+0x40>)
1a0016c2:	6813      	ldr	r3, [r2, #0]
1a0016c4:	3b01      	subs	r3, #1
1a0016c6:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
1a0016c8:	f000 ffac 	bl	1a002624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
1a0016cc:	4620      	mov	r0, r4
1a0016ce:	f7ff ffcb 	bl	1a001668 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0016d2:	4b04      	ldr	r3, [pc, #16]	; (1a0016e4 <prvCheckTasksWaitingTermination+0x40>)
1a0016d4:	681b      	ldr	r3, [r3, #0]
1a0016d6:	2b00      	cmp	r3, #0
1a0016d8:	d1e6      	bne.n	1a0016a8 <prvCheckTasksWaitingTermination+0x4>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
1a0016da:	bd10      	pop	{r4, pc}
1a0016dc:	10002938 	.word	0x10002938
1a0016e0:	100029e8 	.word	0x100029e8
1a0016e4:	100029e4 	.word	0x100029e4

1a0016e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
1a0016e8:	b508      	push	{r3, lr}

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
1a0016ea:	f7ff ffdb 	bl	1a0016a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0016ee:	4b06      	ldr	r3, [pc, #24]	; (1a001708 <prvIdleTask+0x20>)
1a0016f0:	681b      	ldr	r3, [r3, #0]
1a0016f2:	2b01      	cmp	r3, #1
1a0016f4:	d9f9      	bls.n	1a0016ea <prvIdleTask+0x2>
			{
				taskYIELD();
1a0016f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0016fa:	4b04      	ldr	r3, [pc, #16]	; (1a00170c <prvIdleTask+0x24>)
1a0016fc:	601a      	str	r2, [r3, #0]
1a0016fe:	f3bf 8f4f 	dsb	sy
1a001702:	f3bf 8f6f 	isb	sy
1a001706:	e7f0      	b.n	1a0016ea <prvIdleTask+0x2>
1a001708:	10002954 	.word	0x10002954
1a00170c:	e000ed04 	.word	0xe000ed04

1a001710 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001710:	b570      	push	{r4, r5, r6, lr}
1a001712:	4604      	mov	r4, r0
1a001714:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a001716:	4b1c      	ldr	r3, [pc, #112]	; (1a001788 <prvAddCurrentTaskToDelayedList+0x78>)
1a001718:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00171a:	4b1c      	ldr	r3, [pc, #112]	; (1a00178c <prvAddCurrentTaskToDelayedList+0x7c>)
1a00171c:	6818      	ldr	r0, [r3, #0]
1a00171e:	3004      	adds	r0, #4
1a001720:	f7ff fe7c 	bl	1a00141c <uxListRemove>
1a001724:	b948      	cbnz	r0, 1a00173a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a001726:	4b19      	ldr	r3, [pc, #100]	; (1a00178c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001728:	681b      	ldr	r3, [r3, #0]
1a00172a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00172c:	2301      	movs	r3, #1
1a00172e:	4093      	lsls	r3, r2
1a001730:	4917      	ldr	r1, [pc, #92]	; (1a001790 <prvAddCurrentTaskToDelayedList+0x80>)
1a001732:	680a      	ldr	r2, [r1, #0]
1a001734:	ea22 0303 	bic.w	r3, r2, r3
1a001738:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00173a:	f1b4 3fff 	cmp.w	r4, #4294967295
1a00173e:	d107      	bne.n	1a001750 <prvAddCurrentTaskToDelayedList+0x40>
1a001740:	b136      	cbz	r6, 1a001750 <prvAddCurrentTaskToDelayedList+0x40>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001742:	4b12      	ldr	r3, [pc, #72]	; (1a00178c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001744:	6819      	ldr	r1, [r3, #0]
1a001746:	4813      	ldr	r0, [pc, #76]	; (1a001794 <prvAddCurrentTaskToDelayedList+0x84>)
1a001748:	3104      	adds	r1, #4
1a00174a:	f7ff fe41 	bl	1a0013d0 <vListInsertEnd>
1a00174e:	bd70      	pop	{r4, r5, r6, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001750:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001752:	4b0e      	ldr	r3, [pc, #56]	; (1a00178c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001754:	681b      	ldr	r3, [r3, #0]
1a001756:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a001758:	42ac      	cmp	r4, r5
1a00175a:	d207      	bcs.n	1a00176c <prvAddCurrentTaskToDelayedList+0x5c>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00175c:	4b0e      	ldr	r3, [pc, #56]	; (1a001798 <prvAddCurrentTaskToDelayedList+0x88>)
1a00175e:	6818      	ldr	r0, [r3, #0]
1a001760:	4b0a      	ldr	r3, [pc, #40]	; (1a00178c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001762:	6819      	ldr	r1, [r3, #0]
1a001764:	3104      	adds	r1, #4
1a001766:	f7ff fe3f 	bl	1a0013e8 <vListInsert>
1a00176a:	bd70      	pop	{r4, r5, r6, pc}
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00176c:	4b0b      	ldr	r3, [pc, #44]	; (1a00179c <prvAddCurrentTaskToDelayedList+0x8c>)
1a00176e:	6818      	ldr	r0, [r3, #0]
1a001770:	4b06      	ldr	r3, [pc, #24]	; (1a00178c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001772:	6819      	ldr	r1, [r3, #0]
1a001774:	3104      	adds	r1, #4
1a001776:	f7ff fe37 	bl	1a0013e8 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a00177a:	4b09      	ldr	r3, [pc, #36]	; (1a0017a0 <prvAddCurrentTaskToDelayedList+0x90>)
1a00177c:	681b      	ldr	r3, [r3, #0]
1a00177e:	429c      	cmp	r4, r3
1a001780:	d201      	bcs.n	1a001786 <prvAddCurrentTaskToDelayedList+0x76>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a001782:	4b07      	ldr	r3, [pc, #28]	; (1a0017a0 <prvAddCurrentTaskToDelayedList+0x90>)
1a001784:	601c      	str	r4, [r3, #0]
1a001786:	bd70      	pop	{r4, r5, r6, pc}
1a001788:	10002a08 	.word	0x10002a08
1a00178c:	100029ec 	.word	0x100029ec
1a001790:	10002a50 	.word	0x10002a50
1a001794:	10002a3c 	.word	0x10002a3c
1a001798:	1000294c 	.word	0x1000294c
1a00179c:	10002930 	.word	0x10002930
1a0017a0:	10002a0c 	.word	0x10002a0c

1a0017a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
1a0017a4:	b570      	push	{r4, r5, r6, lr}
1a0017a6:	b086      	sub	sp, #24
1a0017a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a0017aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
1a0017ac:	b945      	cbnz	r5, 1a0017c0 <xTaskCreateStatic+0x1c>
1a0017ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017b2:	f383 8811 	msr	BASEPRI, r3
1a0017b6:	f3bf 8f6f 	isb	sy
1a0017ba:	f3bf 8f4f 	dsb	sy
1a0017be:	e7fe      	b.n	1a0017be <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a0017c0:	b944      	cbnz	r4, 1a0017d4 <xTaskCreateStatic+0x30>
1a0017c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017c6:	f383 8811 	msr	BASEPRI, r3
1a0017ca:	f3bf 8f6f 	isb	sy
1a0017ce:	f3bf 8f4f 	dsb	sy
1a0017d2:	e7fe      	b.n	1a0017d2 <xTaskCreateStatic+0x2e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
1a0017d4:	2660      	movs	r6, #96	; 0x60
1a0017d6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a0017d8:	9e04      	ldr	r6, [sp, #16]
1a0017da:	2e60      	cmp	r6, #96	; 0x60
1a0017dc:	d008      	beq.n	1a0017f0 <xTaskCreateStatic+0x4c>
1a0017de:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017e2:	f383 8811 	msr	BASEPRI, r3
1a0017e6:	f3bf 8f6f 	isb	sy
1a0017ea:	f3bf 8f4f 	dsb	sy
1a0017ee:	e7fe      	b.n	1a0017ee <xTaskCreateStatic+0x4a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
1a0017f0:	b18c      	cbz	r4, 1a001816 <xTaskCreateStatic+0x72>
1a0017f2:	b185      	cbz	r5, 1a001816 <xTaskCreateStatic+0x72>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0017f4:	6325      	str	r5, [r4, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0017f6:	2502      	movs	r5, #2
1a0017f8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0017fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a0017fe:	9500      	str	r5, [sp, #0]
1a001800:	ad05      	add	r5, sp, #20
1a001802:	9501      	str	r5, [sp, #4]
1a001804:	9402      	str	r4, [sp, #8]
1a001806:	2500      	movs	r5, #0
1a001808:	9503      	str	r5, [sp, #12]
1a00180a:	f7ff fe5b 	bl	1a0014c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00180e:	4620      	mov	r0, r4
1a001810:	f7ff fed6 	bl	1a0015c0 <prvAddNewTaskToReadyList>
1a001814:	e001      	b.n	1a00181a <xTaskCreateStatic+0x76>
		}
		else
		{
			xReturn = NULL;
1a001816:	2300      	movs	r3, #0
1a001818:	9305      	str	r3, [sp, #20]
		}

		return xReturn;
	}
1a00181a:	9805      	ldr	r0, [sp, #20]
1a00181c:	b006      	add	sp, #24
1a00181e:	bd70      	pop	{r4, r5, r6, pc}

1a001820 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
1a001820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001824:	b085      	sub	sp, #20
1a001826:	4680      	mov	r8, r0
1a001828:	460f      	mov	r7, r1
1a00182a:	4615      	mov	r5, r2
1a00182c:	461e      	mov	r6, r3
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00182e:	0090      	lsls	r0, r2, #2
1a001830:	f7ff f958 	bl	1a000ae4 <pvPortMalloc>

			if( pxStack != NULL )
1a001834:	b160      	cbz	r0, 1a001850 <xTaskCreate+0x30>
1a001836:	4681      	mov	r9, r0
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001838:	2060      	movs	r0, #96	; 0x60
1a00183a:	f7ff f953 	bl	1a000ae4 <pvPortMalloc>

				if( pxNewTCB != NULL )
1a00183e:	4604      	mov	r4, r0
1a001840:	b110      	cbz	r0, 1a001848 <xTaskCreate+0x28>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
1a001842:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
1a001846:	e004      	b.n	1a001852 <xTaskCreate+0x32>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
1a001848:	4648      	mov	r0, r9
1a00184a:	f7ff f9c5 	bl	1a000bd8 <vPortFree>
1a00184e:	e000      	b.n	1a001852 <xTaskCreate+0x32>
				}
			}
			else
			{
				pxNewTCB = NULL;
1a001850:	2400      	movs	r4, #0
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
1a001852:	b19c      	cbz	r4, 1a00187c <xTaskCreate+0x5c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001854:	2300      	movs	r3, #0
1a001856:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a00185a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00185c:	9200      	str	r2, [sp, #0]
1a00185e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a001860:	9201      	str	r2, [sp, #4]
1a001862:	9402      	str	r4, [sp, #8]
1a001864:	9303      	str	r3, [sp, #12]
1a001866:	4640      	mov	r0, r8
1a001868:	4639      	mov	r1, r7
1a00186a:	462a      	mov	r2, r5
1a00186c:	4633      	mov	r3, r6
1a00186e:	f7ff fe29 	bl	1a0014c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001872:	4620      	mov	r0, r4
1a001874:	f7ff fea4 	bl	1a0015c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001878:	2001      	movs	r0, #1
1a00187a:	e001      	b.n	1a001880 <xTaskCreate+0x60>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a00187c:	f04f 30ff 	mov.w	r0, #4294967295
		}

		return xReturn;
	}
1a001880:	b005      	add	sp, #20
1a001882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a001886:	bf00      	nop

1a001888 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
1a001888:	b510      	push	{r4, lr}
1a00188a:	b088      	sub	sp, #32
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a00188c:	2400      	movs	r4, #0
1a00188e:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001890:	9406      	str	r4, [sp, #24]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a001892:	a805      	add	r0, sp, #20
1a001894:	a906      	add	r1, sp, #24
1a001896:	aa07      	add	r2, sp, #28
1a001898:	f7ff fdd4 	bl	1a001444 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a00189c:	9400      	str	r4, [sp, #0]
1a00189e:	9b06      	ldr	r3, [sp, #24]
1a0018a0:	9301      	str	r3, [sp, #4]
1a0018a2:	9b05      	ldr	r3, [sp, #20]
1a0018a4:	9302      	str	r3, [sp, #8]
1a0018a6:	481a      	ldr	r0, [pc, #104]	; (1a001910 <vTaskStartScheduler+0x88>)
1a0018a8:	491a      	ldr	r1, [pc, #104]	; (1a001914 <vTaskStartScheduler+0x8c>)
1a0018aa:	9a07      	ldr	r2, [sp, #28]
1a0018ac:	4623      	mov	r3, r4
1a0018ae:	f7ff ff79 	bl	1a0017a4 <xTaskCreateStatic>
1a0018b2:	4b19      	ldr	r3, [pc, #100]	; (1a001918 <vTaskStartScheduler+0x90>)
1a0018b4:	6018      	str	r0, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
1a0018b6:	b108      	cbz	r0, 1a0018bc <vTaskStartScheduler+0x34>
		{
			xReturn = pdPASS;
1a0018b8:	2001      	movs	r0, #1
1a0018ba:	e000      	b.n	1a0018be <vTaskStartScheduler+0x36>
		}
		else
		{
			xReturn = pdFAIL;
1a0018bc:	2000      	movs	r0, #0
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
1a0018be:	2801      	cmp	r0, #1
1a0018c0:	d101      	bne.n	1a0018c6 <vTaskStartScheduler+0x3e>
		{
			xReturn = xTimerCreateTimerTask();
1a0018c2:	f000 fc59 	bl	1a002178 <xTimerCreateTimerTask>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
1a0018c6:	2801      	cmp	r0, #1
1a0018c8:	d114      	bne.n	1a0018f4 <vTaskStartScheduler+0x6c>
1a0018ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018ce:	f383 8811 	msr	BASEPRI, r3
1a0018d2:	f3bf 8f6f 	isb	sy
1a0018d6:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
1a0018da:	f04f 32ff 	mov.w	r2, #4294967295
1a0018de:	4b0f      	ldr	r3, [pc, #60]	; (1a00191c <vTaskStartScheduler+0x94>)
1a0018e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a0018e2:	2201      	movs	r2, #1
1a0018e4:	4b0e      	ldr	r3, [pc, #56]	; (1a001920 <vTaskStartScheduler+0x98>)
1a0018e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a0018e8:	2200      	movs	r2, #0
1a0018ea:	4b0e      	ldr	r3, [pc, #56]	; (1a001924 <vTaskStartScheduler+0x9c>)
1a0018ec:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
1a0018ee:	f000 ff19 	bl	1a002724 <xPortStartScheduler>
1a0018f2:	e00b      	b.n	1a00190c <vTaskStartScheduler+0x84>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0018f4:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0018f8:	d108      	bne.n	1a00190c <vTaskStartScheduler+0x84>
1a0018fa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018fe:	f383 8811 	msr	BASEPRI, r3
1a001902:	f3bf 8f6f 	isb	sy
1a001906:	f3bf 8f4f 	dsb	sy
1a00190a:	e7fe      	b.n	1a00190a <vTaskStartScheduler+0x82>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
1a00190c:	b008      	add	sp, #32
1a00190e:	bd10      	pop	{r4, pc}
1a001910:	1a0016e9 	.word	0x1a0016e9
1a001914:	1a004d3c 	.word	0x1a004d3c
1a001918:	10002a04 	.word	0x10002a04
1a00191c:	10002a0c 	.word	0x10002a0c
1a001920:	10002934 	.word	0x10002934
1a001924:	10002a08 	.word	0x10002a08

1a001928 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
1a001928:	4a02      	ldr	r2, [pc, #8]	; (1a001934 <vTaskSuspendAll+0xc>)
1a00192a:	6813      	ldr	r3, [r2, #0]
1a00192c:	3301      	adds	r3, #1
1a00192e:	6013      	str	r3, [r2, #0]
1a001930:	4770      	bx	lr
1a001932:	bf00      	nop
1a001934:	100029e0 	.word	0x100029e0

1a001938 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
1a001938:	4b01      	ldr	r3, [pc, #4]	; (1a001940 <xTaskGetTickCount+0x8>)
1a00193a:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
1a00193c:	4770      	bx	lr
1a00193e:	bf00      	nop
1a001940:	10002a08 	.word	0x10002a08

1a001944 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
1a001944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001946:	4b3d      	ldr	r3, [pc, #244]	; (1a001a3c <xTaskIncrementTick+0xf8>)
1a001948:	681b      	ldr	r3, [r3, #0]
1a00194a:	2b00      	cmp	r3, #0
1a00194c:	d169      	bne.n	1a001a22 <xTaskIncrementTick+0xde>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00194e:	4b3c      	ldr	r3, [pc, #240]	; (1a001a40 <xTaskIncrementTick+0xfc>)
1a001950:	681d      	ldr	r5, [r3, #0]
1a001952:	3501      	adds	r5, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
1a001954:	601d      	str	r5, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001956:	b9c5      	cbnz	r5, 1a00198a <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
1a001958:	4b3a      	ldr	r3, [pc, #232]	; (1a001a44 <xTaskIncrementTick+0x100>)
1a00195a:	681b      	ldr	r3, [r3, #0]
1a00195c:	681b      	ldr	r3, [r3, #0]
1a00195e:	b143      	cbz	r3, 1a001972 <xTaskIncrementTick+0x2e>
1a001960:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001964:	f383 8811 	msr	BASEPRI, r3
1a001968:	f3bf 8f6f 	isb	sy
1a00196c:	f3bf 8f4f 	dsb	sy
1a001970:	e7fe      	b.n	1a001970 <xTaskIncrementTick+0x2c>
1a001972:	4a34      	ldr	r2, [pc, #208]	; (1a001a44 <xTaskIncrementTick+0x100>)
1a001974:	6811      	ldr	r1, [r2, #0]
1a001976:	4b34      	ldr	r3, [pc, #208]	; (1a001a48 <xTaskIncrementTick+0x104>)
1a001978:	6818      	ldr	r0, [r3, #0]
1a00197a:	6010      	str	r0, [r2, #0]
1a00197c:	6019      	str	r1, [r3, #0]
1a00197e:	4a33      	ldr	r2, [pc, #204]	; (1a001a4c <xTaskIncrementTick+0x108>)
1a001980:	6813      	ldr	r3, [r2, #0]
1a001982:	3301      	adds	r3, #1
1a001984:	6013      	str	r3, [r2, #0]
1a001986:	f7ff fd83 	bl	1a001490 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
1a00198a:	4b31      	ldr	r3, [pc, #196]	; (1a001a50 <xTaskIncrementTick+0x10c>)
1a00198c:	681b      	ldr	r3, [r3, #0]
1a00198e:	429d      	cmp	r5, r3
1a001990:	d203      	bcs.n	1a00199a <xTaskIncrementTick+0x56>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a001992:	2400      	movs	r4, #0
1a001994:	e03a      	b.n	1a001a0c <xTaskIncrementTick+0xc8>
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
						{
							xSwitchRequired = pdTRUE;
1a001996:	2401      	movs	r4, #1
1a001998:	e000      	b.n	1a00199c <xTaskIncrementTick+0x58>
1a00199a:	2400      	movs	r4, #0
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00199c:	4b29      	ldr	r3, [pc, #164]	; (1a001a44 <xTaskIncrementTick+0x100>)
1a00199e:	681b      	ldr	r3, [r3, #0]
1a0019a0:	681b      	ldr	r3, [r3, #0]
1a0019a2:	b90b      	cbnz	r3, 1a0019a8 <xTaskIncrementTick+0x64>
1a0019a4:	2301      	movs	r3, #1
1a0019a6:	e000      	b.n	1a0019aa <xTaskIncrementTick+0x66>
1a0019a8:	2300      	movs	r3, #0
1a0019aa:	b123      	cbz	r3, 1a0019b6 <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0019ac:	f04f 32ff 	mov.w	r2, #4294967295
1a0019b0:	4b27      	ldr	r3, [pc, #156]	; (1a001a50 <xTaskIncrementTick+0x10c>)
1a0019b2:	601a      	str	r2, [r3, #0]
					break;
1a0019b4:	e02a      	b.n	1a001a0c <xTaskIncrementTick+0xc8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0019b6:	4b23      	ldr	r3, [pc, #140]	; (1a001a44 <xTaskIncrementTick+0x100>)
1a0019b8:	681b      	ldr	r3, [r3, #0]
1a0019ba:	68db      	ldr	r3, [r3, #12]
1a0019bc:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0019be:	6873      	ldr	r3, [r6, #4]

					if( xConstTickCount < xItemValue )
1a0019c0:	429d      	cmp	r5, r3
1a0019c2:	d202      	bcs.n	1a0019ca <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
1a0019c4:	4a22      	ldr	r2, [pc, #136]	; (1a001a50 <xTaskIncrementTick+0x10c>)
1a0019c6:	6013      	str	r3, [r2, #0]
						break;
1a0019c8:	e020      	b.n	1a001a0c <xTaskIncrementTick+0xc8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0019ca:	1d37      	adds	r7, r6, #4
1a0019cc:	4638      	mov	r0, r7
1a0019ce:	f7ff fd25 	bl	1a00141c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a0019d2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a0019d4:	b11b      	cbz	r3, 1a0019de <xTaskIncrementTick+0x9a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0019d6:	f106 0018 	add.w	r0, r6, #24
1a0019da:	f7ff fd1f 	bl	1a00141c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
1a0019de:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0019e0:	2201      	movs	r2, #1
1a0019e2:	fa02 f103 	lsl.w	r1, r2, r3
1a0019e6:	481b      	ldr	r0, [pc, #108]	; (1a001a54 <xTaskIncrementTick+0x110>)
1a0019e8:	6802      	ldr	r2, [r0, #0]
1a0019ea:	430a      	orrs	r2, r1
1a0019ec:	6002      	str	r2, [r0, #0]
1a0019ee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0019f2:	009b      	lsls	r3, r3, #2
1a0019f4:	4818      	ldr	r0, [pc, #96]	; (1a001a58 <xTaskIncrementTick+0x114>)
1a0019f6:	4418      	add	r0, r3
1a0019f8:	4639      	mov	r1, r7
1a0019fa:	f7ff fce9 	bl	1a0013d0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0019fe:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001a00:	4b16      	ldr	r3, [pc, #88]	; (1a001a5c <xTaskIncrementTick+0x118>)
1a001a02:	681b      	ldr	r3, [r3, #0]
1a001a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001a06:	429a      	cmp	r2, r3
1a001a08:	d2c5      	bcs.n	1a001996 <xTaskIncrementTick+0x52>
1a001a0a:	e7c7      	b.n	1a00199c <xTaskIncrementTick+0x58>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001a0c:	4b13      	ldr	r3, [pc, #76]	; (1a001a5c <xTaskIncrementTick+0x118>)
1a001a0e:	681b      	ldr	r3, [r3, #0]
1a001a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001a12:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001a16:	009b      	lsls	r3, r3, #2
1a001a18:	4a0f      	ldr	r2, [pc, #60]	; (1a001a58 <xTaskIncrementTick+0x114>)
1a001a1a:	58d3      	ldr	r3, [r2, r3]
1a001a1c:	2b01      	cmp	r3, #1
1a001a1e:	d806      	bhi.n	1a001a2e <xTaskIncrementTick+0xea>
1a001a20:	e006      	b.n	1a001a30 <xTaskIncrementTick+0xec>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
1a001a22:	4a0f      	ldr	r2, [pc, #60]	; (1a001a60 <xTaskIncrementTick+0x11c>)
1a001a24:	6813      	ldr	r3, [r2, #0]
1a001a26:	3301      	adds	r3, #1
1a001a28:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a001a2a:	2400      	movs	r4, #0
1a001a2c:	e000      	b.n	1a001a30 <xTaskIncrementTick+0xec>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
1a001a2e:	2401      	movs	r4, #1
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
1a001a30:	4b0c      	ldr	r3, [pc, #48]	; (1a001a64 <xTaskIncrementTick+0x120>)
1a001a32:	681b      	ldr	r3, [r3, #0]
1a001a34:	b103      	cbz	r3, 1a001a38 <xTaskIncrementTick+0xf4>
		{
			xSwitchRequired = pdTRUE;
1a001a36:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
1a001a38:	4620      	mov	r0, r4
1a001a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001a3c:	100029e0 	.word	0x100029e0
1a001a40:	10002a08 	.word	0x10002a08
1a001a44:	10002930 	.word	0x10002930
1a001a48:	1000294c 	.word	0x1000294c
1a001a4c:	1000292c 	.word	0x1000292c
1a001a50:	10002a0c 	.word	0x10002a0c
1a001a54:	10002a50 	.word	0x10002a50
1a001a58:	10002954 	.word	0x10002954
1a001a5c:	100029ec 	.word	0x100029ec
1a001a60:	10002950 	.word	0x10002950
1a001a64:	10002a54 	.word	0x10002a54

1a001a68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
1a001a68:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
1a001a6a:	4b34      	ldr	r3, [pc, #208]	; (1a001b3c <xTaskResumeAll+0xd4>)
1a001a6c:	681b      	ldr	r3, [r3, #0]
1a001a6e:	b943      	cbnz	r3, 1a001a82 <xTaskResumeAll+0x1a>
1a001a70:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a74:	f383 8811 	msr	BASEPRI, r3
1a001a78:	f3bf 8f6f 	isb	sy
1a001a7c:	f3bf 8f4f 	dsb	sy
1a001a80:	e7fe      	b.n	1a001a80 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
1a001a82:	f000 fdad 	bl	1a0025e0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
1a001a86:	4b2d      	ldr	r3, [pc, #180]	; (1a001b3c <xTaskResumeAll+0xd4>)
1a001a88:	681a      	ldr	r2, [r3, #0]
1a001a8a:	3a01      	subs	r2, #1
1a001a8c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001a8e:	681b      	ldr	r3, [r3, #0]
1a001a90:	2b00      	cmp	r3, #0
1a001a92:	d14c      	bne.n	1a001b2e <xTaskResumeAll+0xc6>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001a94:	4b2a      	ldr	r3, [pc, #168]	; (1a001b40 <xTaskResumeAll+0xd8>)
1a001a96:	681b      	ldr	r3, [r3, #0]
1a001a98:	bb33      	cbnz	r3, 1a001ae8 <xTaskResumeAll+0x80>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
1a001a9a:	2400      	movs	r4, #0
1a001a9c:	e04a      	b.n	1a001b34 <xTaskResumeAll+0xcc>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001a9e:	4b29      	ldr	r3, [pc, #164]	; (1a001b44 <xTaskResumeAll+0xdc>)
1a001aa0:	68db      	ldr	r3, [r3, #12]
1a001aa2:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001aa4:	f104 0018 	add.w	r0, r4, #24
1a001aa8:	f7ff fcb8 	bl	1a00141c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001aac:	1d25      	adds	r5, r4, #4
1a001aae:	4628      	mov	r0, r5
1a001ab0:	f7ff fcb4 	bl	1a00141c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001ab4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001ab6:	2201      	movs	r2, #1
1a001ab8:	fa02 f103 	lsl.w	r1, r2, r3
1a001abc:	4822      	ldr	r0, [pc, #136]	; (1a001b48 <xTaskResumeAll+0xe0>)
1a001abe:	6802      	ldr	r2, [r0, #0]
1a001ac0:	430a      	orrs	r2, r1
1a001ac2:	6002      	str	r2, [r0, #0]
1a001ac4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001ac8:	009b      	lsls	r3, r3, #2
1a001aca:	4820      	ldr	r0, [pc, #128]	; (1a001b4c <xTaskResumeAll+0xe4>)
1a001acc:	4418      	add	r0, r3
1a001ace:	4629      	mov	r1, r5
1a001ad0:	f7ff fc7e 	bl	1a0013d0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001ad4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001ad6:	4b1e      	ldr	r3, [pc, #120]	; (1a001b50 <xTaskResumeAll+0xe8>)
1a001ad8:	681b      	ldr	r3, [r3, #0]
1a001ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001adc:	429a      	cmp	r2, r3
1a001ade:	d304      	bcc.n	1a001aea <xTaskResumeAll+0x82>
					{
						xYieldPending = pdTRUE;
1a001ae0:	2201      	movs	r2, #1
1a001ae2:	4b1c      	ldr	r3, [pc, #112]	; (1a001b54 <xTaskResumeAll+0xec>)
1a001ae4:	601a      	str	r2, [r3, #0]
1a001ae6:	e000      	b.n	1a001aea <xTaskResumeAll+0x82>
1a001ae8:	2400      	movs	r4, #0
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001aea:	4b16      	ldr	r3, [pc, #88]	; (1a001b44 <xTaskResumeAll+0xdc>)
1a001aec:	681b      	ldr	r3, [r3, #0]
1a001aee:	2b00      	cmp	r3, #0
1a001af0:	d1d5      	bne.n	1a001a9e <xTaskResumeAll+0x36>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
1a001af2:	b10c      	cbz	r4, 1a001af8 <xTaskResumeAll+0x90>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
1a001af4:	f7ff fccc 	bl	1a001490 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001af8:	4b17      	ldr	r3, [pc, #92]	; (1a001b58 <xTaskResumeAll+0xf0>)
1a001afa:	681c      	ldr	r4, [r3, #0]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001afc:	b154      	cbz	r4, 1a001b14 <xTaskResumeAll+0xac>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
1a001afe:	f7ff ff21 	bl	1a001944 <xTaskIncrementTick>
1a001b02:	b110      	cbz	r0, 1a001b0a <xTaskResumeAll+0xa2>
							{
								xYieldPending = pdTRUE;
1a001b04:	2201      	movs	r2, #1
1a001b06:	4b13      	ldr	r3, [pc, #76]	; (1a001b54 <xTaskResumeAll+0xec>)
1a001b08:	601a      	str	r2, [r3, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001b0a:	3c01      	subs	r4, #1
1a001b0c:	d1f7      	bne.n	1a001afe <xTaskResumeAll+0x96>

						uxPendedTicks = 0;
1a001b0e:	2200      	movs	r2, #0
1a001b10:	4b11      	ldr	r3, [pc, #68]	; (1a001b58 <xTaskResumeAll+0xf0>)
1a001b12:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
1a001b14:	4b0f      	ldr	r3, [pc, #60]	; (1a001b54 <xTaskResumeAll+0xec>)
1a001b16:	681b      	ldr	r3, [r3, #0]
1a001b18:	b15b      	cbz	r3, 1a001b32 <xTaskResumeAll+0xca>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
1a001b1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001b1e:	4b0f      	ldr	r3, [pc, #60]	; (1a001b5c <xTaskResumeAll+0xf4>)
1a001b20:	601a      	str	r2, [r3, #0]
1a001b22:	f3bf 8f4f 	dsb	sy
1a001b26:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
1a001b2a:	2401      	movs	r4, #1
1a001b2c:	e002      	b.n	1a001b34 <xTaskResumeAll+0xcc>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
1a001b2e:	2400      	movs	r4, #0
1a001b30:	e000      	b.n	1a001b34 <xTaskResumeAll+0xcc>
1a001b32:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001b34:	f000 fd76 	bl	1a002624 <vPortExitCritical>

	return xAlreadyYielded;
}
1a001b38:	4620      	mov	r0, r4
1a001b3a:	bd38      	pop	{r3, r4, r5, pc}
1a001b3c:	100029e0 	.word	0x100029e0
1a001b40:	100029e8 	.word	0x100029e8
1a001b44:	100029f0 	.word	0x100029f0
1a001b48:	10002a50 	.word	0x10002a50
1a001b4c:	10002954 	.word	0x10002954
1a001b50:	100029ec 	.word	0x100029ec
1a001b54:	10002a54 	.word	0x10002a54
1a001b58:	10002950 	.word	0x10002950
1a001b5c:	e000ed04 	.word	0xe000ed04

1a001b60 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001b60:	4b2b      	ldr	r3, [pc, #172]	; (1a001c10 <vTaskSwitchContext+0xb0>)
1a001b62:	681b      	ldr	r3, [r3, #0]
1a001b64:	b11b      	cbz	r3, 1a001b6e <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
1a001b66:	2201      	movs	r2, #1
1a001b68:	4b2a      	ldr	r3, [pc, #168]	; (1a001c14 <vTaskSwitchContext+0xb4>)
1a001b6a:	601a      	str	r2, [r3, #0]
1a001b6c:	4770      	bx	lr

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
1a001b6e:	b510      	push	{r4, lr}
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
1a001b70:	2200      	movs	r2, #0
1a001b72:	4b28      	ldr	r3, [pc, #160]	; (1a001c14 <vTaskSwitchContext+0xb4>)
1a001b74:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
1a001b76:	4b28      	ldr	r3, [pc, #160]	; (1a001c18 <vTaskSwitchContext+0xb8>)
1a001b78:	681b      	ldr	r3, [r3, #0]
1a001b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001b7c:	681a      	ldr	r2, [r3, #0]
1a001b7e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001b82:	d10b      	bne.n	1a001b9c <vTaskSwitchContext+0x3c>
1a001b84:	685a      	ldr	r2, [r3, #4]
1a001b86:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001b8a:	d107      	bne.n	1a001b9c <vTaskSwitchContext+0x3c>
1a001b8c:	689a      	ldr	r2, [r3, #8]
1a001b8e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001b92:	d103      	bne.n	1a001b9c <vTaskSwitchContext+0x3c>
1a001b94:	68db      	ldr	r3, [r3, #12]
1a001b96:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001b9a:	d005      	beq.n	1a001ba8 <vTaskSwitchContext+0x48>
1a001b9c:	4b1e      	ldr	r3, [pc, #120]	; (1a001c18 <vTaskSwitchContext+0xb8>)
1a001b9e:	6818      	ldr	r0, [r3, #0]
1a001ba0:	6819      	ldr	r1, [r3, #0]
1a001ba2:	3134      	adds	r1, #52	; 0x34
1a001ba4:	f7ff fc66 	bl	1a001474 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001ba8:	4b1c      	ldr	r3, [pc, #112]	; (1a001c1c <vTaskSwitchContext+0xbc>)
1a001baa:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001bac:	fab3 f383 	clz	r3, r3
1a001bb0:	b2db      	uxtb	r3, r3
1a001bb2:	f1c3 031f 	rsb	r3, r3, #31
1a001bb6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a001bba:	0092      	lsls	r2, r2, #2
1a001bbc:	4918      	ldr	r1, [pc, #96]	; (1a001c20 <vTaskSwitchContext+0xc0>)
1a001bbe:	588a      	ldr	r2, [r1, r2]
1a001bc0:	b942      	cbnz	r2, 1a001bd4 <vTaskSwitchContext+0x74>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a001bc2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bc6:	f383 8811 	msr	BASEPRI, r3
1a001bca:	f3bf 8f6f 	isb	sy
1a001bce:	f3bf 8f4f 	dsb	sy
1a001bd2:	e7fe      	b.n	1a001bd2 <vTaskSwitchContext+0x72>
1a001bd4:	4c12      	ldr	r4, [pc, #72]	; (1a001c20 <vTaskSwitchContext+0xc0>)
1a001bd6:	009a      	lsls	r2, r3, #2
1a001bd8:	18d1      	adds	r1, r2, r3
1a001bda:	0089      	lsls	r1, r1, #2
1a001bdc:	4421      	add	r1, r4
1a001bde:	6848      	ldr	r0, [r1, #4]
1a001be0:	6840      	ldr	r0, [r0, #4]
1a001be2:	6048      	str	r0, [r1, #4]
1a001be4:	441a      	add	r2, r3
1a001be6:	0092      	lsls	r2, r2, #2
1a001be8:	3208      	adds	r2, #8
1a001bea:	4422      	add	r2, r4
1a001bec:	4290      	cmp	r0, r2
1a001bee:	d105      	bne.n	1a001bfc <vTaskSwitchContext+0x9c>
1a001bf0:	6841      	ldr	r1, [r0, #4]
1a001bf2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a001bf6:	0092      	lsls	r2, r2, #2
1a001bf8:	4422      	add	r2, r4
1a001bfa:	6051      	str	r1, [r2, #4]
1a001bfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001c00:	009b      	lsls	r3, r3, #2
1a001c02:	4a07      	ldr	r2, [pc, #28]	; (1a001c20 <vTaskSwitchContext+0xc0>)
1a001c04:	4413      	add	r3, r2
1a001c06:	685b      	ldr	r3, [r3, #4]
1a001c08:	68da      	ldr	r2, [r3, #12]
1a001c0a:	4b03      	ldr	r3, [pc, #12]	; (1a001c18 <vTaskSwitchContext+0xb8>)
1a001c0c:	601a      	str	r2, [r3, #0]
1a001c0e:	bd10      	pop	{r4, pc}
1a001c10:	100029e0 	.word	0x100029e0
1a001c14:	10002a54 	.word	0x10002a54
1a001c18:	100029ec 	.word	0x100029ec
1a001c1c:	10002a50 	.word	0x10002a50
1a001c20:	10002954 	.word	0x10002954

1a001c24 <vTaskPlaceOnEventList>:
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
	configASSERT( pxEventList );
1a001c24:	b940      	cbnz	r0, 1a001c38 <vTaskPlaceOnEventList+0x14>
1a001c26:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c2a:	f383 8811 	msr	BASEPRI, r3
1a001c2e:	f3bf 8f6f 	isb	sy
1a001c32:	f3bf 8f4f 	dsb	sy
1a001c36:	e7fe      	b.n	1a001c36 <vTaskPlaceOnEventList+0x12>
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
1a001c38:	b510      	push	{r4, lr}
1a001c3a:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001c3c:	4b04      	ldr	r3, [pc, #16]	; (1a001c50 <vTaskPlaceOnEventList+0x2c>)
1a001c3e:	6819      	ldr	r1, [r3, #0]
1a001c40:	3118      	adds	r1, #24
1a001c42:	f7ff fbd1 	bl	1a0013e8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001c46:	4620      	mov	r0, r4
1a001c48:	2101      	movs	r1, #1
1a001c4a:	f7ff fd61 	bl	1a001710 <prvAddCurrentTaskToDelayedList>
1a001c4e:	bd10      	pop	{r4, pc}
1a001c50:	100029ec 	.word	0x100029ec

1a001c54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001c54:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001c56:	b940      	cbnz	r0, 1a001c6a <vTaskPlaceOnEventListRestricted+0x16>
1a001c58:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c5c:	f383 8811 	msr	BASEPRI, r3
1a001c60:	f3bf 8f6f 	isb	sy
1a001c64:	f3bf 8f4f 	dsb	sy
1a001c68:	e7fe      	b.n	1a001c68 <vTaskPlaceOnEventListRestricted+0x14>
1a001c6a:	460d      	mov	r5, r1
1a001c6c:	4614      	mov	r4, r2

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001c6e:	4a06      	ldr	r2, [pc, #24]	; (1a001c88 <vTaskPlaceOnEventListRestricted+0x34>)
1a001c70:	6811      	ldr	r1, [r2, #0]
1a001c72:	3118      	adds	r1, #24
1a001c74:	f7ff fbac 	bl	1a0013d0 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
1a001c78:	b10c      	cbz	r4, 1a001c7e <vTaskPlaceOnEventListRestricted+0x2a>
		{
			xTicksToWait = portMAX_DELAY;
1a001c7a:	f04f 35ff 	mov.w	r5, #4294967295
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001c7e:	4628      	mov	r0, r5
1a001c80:	4621      	mov	r1, r4
1a001c82:	f7ff fd45 	bl	1a001710 <prvAddCurrentTaskToDelayedList>
1a001c86:	bd38      	pop	{r3, r4, r5, pc}
1a001c88:	100029ec 	.word	0x100029ec

1a001c8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
1a001c8c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001c8e:	68c3      	ldr	r3, [r0, #12]
1a001c90:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001c92:	b944      	cbnz	r4, 1a001ca6 <xTaskRemoveFromEventList+0x1a>
1a001c94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c98:	f383 8811 	msr	BASEPRI, r3
1a001c9c:	f3bf 8f6f 	isb	sy
1a001ca0:	f3bf 8f4f 	dsb	sy
1a001ca4:	e7fe      	b.n	1a001ca4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001ca6:	f104 0518 	add.w	r5, r4, #24
1a001caa:	4628      	mov	r0, r5
1a001cac:	f7ff fbb6 	bl	1a00141c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001cb0:	4b13      	ldr	r3, [pc, #76]	; (1a001d00 <xTaskRemoveFromEventList+0x74>)
1a001cb2:	681b      	ldr	r3, [r3, #0]
1a001cb4:	b9a3      	cbnz	r3, 1a001ce0 <xTaskRemoveFromEventList+0x54>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001cb6:	1d25      	adds	r5, r4, #4
1a001cb8:	4628      	mov	r0, r5
1a001cba:	f7ff fbaf 	bl	1a00141c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001cbe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001cc0:	2201      	movs	r2, #1
1a001cc2:	fa02 f103 	lsl.w	r1, r2, r3
1a001cc6:	480f      	ldr	r0, [pc, #60]	; (1a001d04 <xTaskRemoveFromEventList+0x78>)
1a001cc8:	6802      	ldr	r2, [r0, #0]
1a001cca:	430a      	orrs	r2, r1
1a001ccc:	6002      	str	r2, [r0, #0]
1a001cce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001cd2:	009b      	lsls	r3, r3, #2
1a001cd4:	480c      	ldr	r0, [pc, #48]	; (1a001d08 <xTaskRemoveFromEventList+0x7c>)
1a001cd6:	4418      	add	r0, r3
1a001cd8:	4629      	mov	r1, r5
1a001cda:	f7ff fb79 	bl	1a0013d0 <vListInsertEnd>
1a001cde:	e003      	b.n	1a001ce8 <xTaskRemoveFromEventList+0x5c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001ce0:	480a      	ldr	r0, [pc, #40]	; (1a001d0c <xTaskRemoveFromEventList+0x80>)
1a001ce2:	4629      	mov	r1, r5
1a001ce4:	f7ff fb74 	bl	1a0013d0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001ce8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001cea:	4b09      	ldr	r3, [pc, #36]	; (1a001d10 <xTaskRemoveFromEventList+0x84>)
1a001cec:	681b      	ldr	r3, [r3, #0]
1a001cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001cf0:	429a      	cmp	r2, r3
1a001cf2:	d903      	bls.n	1a001cfc <xTaskRemoveFromEventList+0x70>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
1a001cf4:	2001      	movs	r0, #1
1a001cf6:	4b07      	ldr	r3, [pc, #28]	; (1a001d14 <xTaskRemoveFromEventList+0x88>)
1a001cf8:	6018      	str	r0, [r3, #0]
1a001cfa:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
1a001cfc:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
1a001cfe:	bd38      	pop	{r3, r4, r5, pc}
1a001d00:	100029e0 	.word	0x100029e0
1a001d04:	10002a50 	.word	0x10002a50
1a001d08:	10002954 	.word	0x10002954
1a001d0c:	100029f0 	.word	0x100029f0
1a001d10:	100029ec 	.word	0x100029ec
1a001d14:	10002a54 	.word	0x10002a54

1a001d18 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001d18:	4b03      	ldr	r3, [pc, #12]	; (1a001d28 <vTaskInternalSetTimeOutState+0x10>)
1a001d1a:	681b      	ldr	r3, [r3, #0]
1a001d1c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001d1e:	4b03      	ldr	r3, [pc, #12]	; (1a001d2c <vTaskInternalSetTimeOutState+0x14>)
1a001d20:	681b      	ldr	r3, [r3, #0]
1a001d22:	6043      	str	r3, [r0, #4]
1a001d24:	4770      	bx	lr
1a001d26:	bf00      	nop
1a001d28:	1000292c 	.word	0x1000292c
1a001d2c:	10002a08 	.word	0x10002a08

1a001d30 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
1a001d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
1a001d32:	b940      	cbnz	r0, 1a001d46 <xTaskCheckForTimeOut+0x16>
1a001d34:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d38:	f383 8811 	msr	BASEPRI, r3
1a001d3c:	f3bf 8f6f 	isb	sy
1a001d40:	f3bf 8f4f 	dsb	sy
1a001d44:	e7fe      	b.n	1a001d44 <xTaskCheckForTimeOut+0x14>
1a001d46:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001d48:	b941      	cbnz	r1, 1a001d5c <xTaskCheckForTimeOut+0x2c>
1a001d4a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d4e:	f383 8811 	msr	BASEPRI, r3
1a001d52:	f3bf 8f6f 	isb	sy
1a001d56:	f3bf 8f4f 	dsb	sy
1a001d5a:	e7fe      	b.n	1a001d5a <xTaskCheckForTimeOut+0x2a>
1a001d5c:	460c      	mov	r4, r1

	taskENTER_CRITICAL();
1a001d5e:	f000 fc3f 	bl	1a0025e0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
1a001d62:	4b11      	ldr	r3, [pc, #68]	; (1a001da8 <xTaskCheckForTimeOut+0x78>)
1a001d64:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001d66:	6869      	ldr	r1, [r5, #4]
1a001d68:	1a42      	subs	r2, r0, r1
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
1a001d6a:	6823      	ldr	r3, [r4, #0]
1a001d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001d70:	d013      	beq.n	1a001d9a <xTaskCheckForTimeOut+0x6a>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001d72:	682f      	ldr	r7, [r5, #0]
1a001d74:	4e0d      	ldr	r6, [pc, #52]	; (1a001dac <xTaskCheckForTimeOut+0x7c>)
1a001d76:	6836      	ldr	r6, [r6, #0]
1a001d78:	42b7      	cmp	r7, r6
1a001d7a:	d001      	beq.n	1a001d80 <xTaskCheckForTimeOut+0x50>
1a001d7c:	4288      	cmp	r0, r1
1a001d7e:	d20e      	bcs.n	1a001d9e <xTaskCheckForTimeOut+0x6e>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001d80:	429a      	cmp	r2, r3
1a001d82:	d206      	bcs.n	1a001d92 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
1a001d84:	1a9b      	subs	r3, r3, r2
1a001d86:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001d88:	4628      	mov	r0, r5
1a001d8a:	f7ff ffc5 	bl	1a001d18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001d8e:	2400      	movs	r4, #0
1a001d90:	e006      	b.n	1a001da0 <xTaskCheckForTimeOut+0x70>
		}
		else
		{
			*pxTicksToWait = 0;
1a001d92:	2300      	movs	r3, #0
1a001d94:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001d96:	2401      	movs	r4, #1
1a001d98:	e002      	b.n	1a001da0 <xTaskCheckForTimeOut+0x70>
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
1a001d9a:	2400      	movs	r4, #0
1a001d9c:	e000      	b.n	1a001da0 <xTaskCheckForTimeOut+0x70>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
1a001d9e:	2401      	movs	r4, #1
		{
			*pxTicksToWait = 0;
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
1a001da0:	f000 fc40 	bl	1a002624 <vPortExitCritical>

	return xReturn;
}
1a001da4:	4620      	mov	r0, r4
1a001da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001da8:	10002a08 	.word	0x10002a08
1a001dac:	1000292c 	.word	0x1000292c

1a001db0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
1a001db0:	2201      	movs	r2, #1
1a001db2:	4b01      	ldr	r3, [pc, #4]	; (1a001db8 <vTaskMissedYield+0x8>)
1a001db4:	601a      	str	r2, [r3, #0]
1a001db6:	4770      	bx	lr
1a001db8:	10002a54 	.word	0x10002a54

1a001dbc <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
1a001dbc:	b508      	push	{r3, lr}
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
1a001dbe:	4603      	mov	r3, r0
1a001dc0:	b908      	cbnz	r0, 1a001dc6 <uxTaskGetStackHighWaterMark+0xa>
1a001dc2:	4b03      	ldr	r3, [pc, #12]	; (1a001dd0 <uxTaskGetStackHighWaterMark+0x14>)
1a001dc4:	681b      	ldr	r3, [r3, #0]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
1a001dc6:	6b18      	ldr	r0, [r3, #48]	; 0x30
1a001dc8:	f7ff fb58 	bl	1a00147c <prvTaskCheckFreeStackSpace>

		return uxReturn;
	}
1a001dcc:	bd08      	pop	{r3, pc}
1a001dce:	bf00      	nop
1a001dd0:	100029ec 	.word	0x100029ec

1a001dd4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
1a001dd4:	4b05      	ldr	r3, [pc, #20]	; (1a001dec <xTaskGetSchedulerState+0x18>)
1a001dd6:	681b      	ldr	r3, [r3, #0]
1a001dd8:	b123      	cbz	r3, 1a001de4 <xTaskGetSchedulerState+0x10>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001dda:	4b05      	ldr	r3, [pc, #20]	; (1a001df0 <xTaskGetSchedulerState+0x1c>)
1a001ddc:	681b      	ldr	r3, [r3, #0]
1a001dde:	b91b      	cbnz	r3, 1a001de8 <xTaskGetSchedulerState+0x14>
			{
				xReturn = taskSCHEDULER_RUNNING;
1a001de0:	2002      	movs	r0, #2
1a001de2:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001de4:	2001      	movs	r0, #1
1a001de6:	4770      	bx	lr
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
1a001de8:	2000      	movs	r0, #0
			}
		}

		return xReturn;
	}
1a001dea:	4770      	bx	lr
1a001dec:	10002934 	.word	0x10002934
1a001df0:	100029e0 	.word	0x100029e0

1a001df4 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
1a001df4:	2800      	cmp	r0, #0
1a001df6:	d04b      	beq.n	1a001e90 <xTaskPriorityDisinherit+0x9c>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
1a001df8:	b538      	push	{r3, r4, r5, lr}
1a001dfa:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
1a001dfc:	4a27      	ldr	r2, [pc, #156]	; (1a001e9c <xTaskPriorityDisinherit+0xa8>)
1a001dfe:	6812      	ldr	r2, [r2, #0]
1a001e00:	4290      	cmp	r0, r2
1a001e02:	d008      	beq.n	1a001e16 <xTaskPriorityDisinherit+0x22>
1a001e04:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e08:	f383 8811 	msr	BASEPRI, r3
1a001e0c:	f3bf 8f6f 	isb	sy
1a001e10:	f3bf 8f4f 	dsb	sy
1a001e14:	e7fe      	b.n	1a001e14 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001e16:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001e18:	b942      	cbnz	r2, 1a001e2c <xTaskPriorityDisinherit+0x38>
1a001e1a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e1e:	f383 8811 	msr	BASEPRI, r3
1a001e22:	f3bf 8f6f 	isb	sy
1a001e26:	f3bf 8f4f 	dsb	sy
1a001e2a:	e7fe      	b.n	1a001e2a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001e2c:	3a01      	subs	r2, #1
1a001e2e:	6542      	str	r2, [r0, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001e30:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001e32:	6d19      	ldr	r1, [r3, #80]	; 0x50
1a001e34:	4288      	cmp	r0, r1
1a001e36:	d02d      	beq.n	1a001e94 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001e38:	bb72      	cbnz	r2, 1a001e98 <xTaskPriorityDisinherit+0xa4>
1a001e3a:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001e3c:	1d1d      	adds	r5, r3, #4
1a001e3e:	4628      	mov	r0, r5
1a001e40:	f7ff faec 	bl	1a00141c <uxListRemove>
1a001e44:	b970      	cbnz	r0, 1a001e64 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001e46:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001e48:	eb02 0382 	add.w	r3, r2, r2, lsl #2
1a001e4c:	009b      	lsls	r3, r3, #2
1a001e4e:	4914      	ldr	r1, [pc, #80]	; (1a001ea0 <xTaskPriorityDisinherit+0xac>)
1a001e50:	58cb      	ldr	r3, [r1, r3]
1a001e52:	b93b      	cbnz	r3, 1a001e64 <xTaskPriorityDisinherit+0x70>
1a001e54:	2301      	movs	r3, #1
1a001e56:	fa03 f202 	lsl.w	r2, r3, r2
1a001e5a:	4912      	ldr	r1, [pc, #72]	; (1a001ea4 <xTaskPriorityDisinherit+0xb0>)
1a001e5c:	680b      	ldr	r3, [r1, #0]
1a001e5e:	ea23 0302 	bic.w	r3, r3, r2
1a001e62:	600b      	str	r3, [r1, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001e64:	6d20      	ldr	r0, [r4, #80]	; 0x50
1a001e66:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001e68:	f1c0 0307 	rsb	r3, r0, #7
1a001e6c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001e6e:	2401      	movs	r4, #1
1a001e70:	fa04 f100 	lsl.w	r1, r4, r0
1a001e74:	4a0b      	ldr	r2, [pc, #44]	; (1a001ea4 <xTaskPriorityDisinherit+0xb0>)
1a001e76:	6813      	ldr	r3, [r2, #0]
1a001e78:	430b      	orrs	r3, r1
1a001e7a:	6013      	str	r3, [r2, #0]
1a001e7c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001e80:	0080      	lsls	r0, r0, #2
1a001e82:	4b07      	ldr	r3, [pc, #28]	; (1a001ea0 <xTaskPriorityDisinherit+0xac>)
1a001e84:	4418      	add	r0, r3
1a001e86:	4629      	mov	r1, r5
1a001e88:	f7ff faa2 	bl	1a0013d0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
1a001e8c:	4620      	mov	r0, r4
1a001e8e:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a001e90:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a001e92:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a001e94:	2000      	movs	r0, #0
1a001e96:	bd38      	pop	{r3, r4, r5, pc}
1a001e98:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a001e9a:	bd38      	pop	{r3, r4, r5, pc}
1a001e9c:	100029ec 	.word	0x100029ec
1a001ea0:	10002954 	.word	0x10002954
1a001ea4:	10002a50 	.word	0x10002a50

1a001ea8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
1a001ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001eaa:	4607      	mov	r7, r0
1a001eac:	460d      	mov	r5, r1
1a001eae:	4614      	mov	r4, r2
1a001eb0:	461e      	mov	r6, r3
	BaseType_t xReturn;

		taskENTER_CRITICAL();
1a001eb2:	f000 fb95 	bl	1a0025e0 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
1a001eb6:	4b20      	ldr	r3, [pc, #128]	; (1a001f38 <xTaskNotifyWait+0x90>)
1a001eb8:	681b      	ldr	r3, [r3, #0]
1a001eba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
1a001ebe:	b2db      	uxtb	r3, r3
1a001ec0:	2b02      	cmp	r3, #2
1a001ec2:	d016      	beq.n	1a001ef2 <xTaskNotifyWait+0x4a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
1a001ec4:	4b1c      	ldr	r3, [pc, #112]	; (1a001f38 <xTaskNotifyWait+0x90>)
1a001ec6:	681a      	ldr	r2, [r3, #0]
1a001ec8:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a001eca:	ea20 0007 	bic.w	r0, r0, r7
1a001ece:	6590      	str	r0, [r2, #88]	; 0x58

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
1a001ed0:	681b      	ldr	r3, [r3, #0]
1a001ed2:	2201      	movs	r2, #1
1a001ed4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
1a001ed8:	b15e      	cbz	r6, 1a001ef2 <xTaskNotifyWait+0x4a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001eda:	4630      	mov	r0, r6
1a001edc:	4611      	mov	r1, r2
1a001ede:	f7ff fc17 	bl	1a001710 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
1a001ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001ee6:	4b15      	ldr	r3, [pc, #84]	; (1a001f3c <xTaskNotifyWait+0x94>)
1a001ee8:	601a      	str	r2, [r3, #0]
1a001eea:	f3bf 8f4f 	dsb	sy
1a001eee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
1a001ef2:	f000 fb97 	bl	1a002624 <vPortExitCritical>

		taskENTER_CRITICAL();
1a001ef6:	f000 fb73 	bl	1a0025e0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
1a001efa:	b11c      	cbz	r4, 1a001f04 <xTaskNotifyWait+0x5c>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
1a001efc:	4b0e      	ldr	r3, [pc, #56]	; (1a001f38 <xTaskNotifyWait+0x90>)
1a001efe:	681b      	ldr	r3, [r3, #0]
1a001f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
1a001f02:	6023      	str	r3, [r4, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
1a001f04:	4b0c      	ldr	r3, [pc, #48]	; (1a001f38 <xTaskNotifyWait+0x90>)
1a001f06:	681b      	ldr	r3, [r3, #0]
1a001f08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
1a001f0c:	b2db      	uxtb	r3, r3
1a001f0e:	2b02      	cmp	r3, #2
1a001f10:	d107      	bne.n	1a001f22 <xTaskNotifyWait+0x7a>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
1a001f12:	4b09      	ldr	r3, [pc, #36]	; (1a001f38 <xTaskNotifyWait+0x90>)
1a001f14:	681a      	ldr	r2, [r3, #0]
1a001f16:	6d93      	ldr	r3, [r2, #88]	; 0x58
1a001f18:	ea23 0505 	bic.w	r5, r3, r5
1a001f1c:	6595      	str	r5, [r2, #88]	; 0x58
				xReturn = pdTRUE;
1a001f1e:	2401      	movs	r4, #1
1a001f20:	e000      	b.n	1a001f24 <xTaskNotifyWait+0x7c>
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
1a001f22:	2400      	movs	r4, #0
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
				xReturn = pdTRUE;
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001f24:	4b04      	ldr	r3, [pc, #16]	; (1a001f38 <xTaskNotifyWait+0x90>)
1a001f26:	681b      	ldr	r3, [r3, #0]
1a001f28:	2200      	movs	r2, #0
1a001f2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
1a001f2e:	f000 fb79 	bl	1a002624 <vPortExitCritical>

		return xReturn;
	}
1a001f32:	4620      	mov	r0, r4
1a001f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001f36:	bf00      	nop
1a001f38:	100029ec 	.word	0x100029ec
1a001f3c:	e000ed04 	.word	0xe000ed04

1a001f40 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
1a001f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001f44:	9e08      	ldr	r6, [sp, #32]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
1a001f46:	b940      	cbnz	r0, 1a001f5a <xTaskGenericNotifyFromISR+0x1a>
1a001f48:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f4c:	f383 8811 	msr	BASEPRI, r3
1a001f50:	f3bf 8f6f 	isb	sy
1a001f54:	f3bf 8f4f 	dsb	sy
1a001f58:	e7fe      	b.n	1a001f58 <xTaskGenericNotifyFromISR+0x18>
1a001f5a:	4604      	mov	r4, r0
1a001f5c:	4699      	mov	r9, r3
1a001f5e:	4615      	mov	r5, r2
1a001f60:	4688      	mov	r8, r1
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a001f62:	f000 fc73 	bl	1a00284c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a001f66:	f3ef 8711 	mrs	r7, BASEPRI
1a001f6a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f6e:	f383 8811 	msr	BASEPRI, r3
1a001f72:	f3bf 8f6f 	isb	sy
1a001f76:	f3bf 8f4f 	dsb	sy

		pxTCB = ( TCB_t * ) xTaskToNotify;

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
		{
			if( pulPreviousNotificationValue != NULL )
1a001f7a:	f1b9 0f00 	cmp.w	r9, #0
1a001f7e:	d002      	beq.n	1a001f86 <xTaskGenericNotifyFromISR+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
1a001f80:	6da3      	ldr	r3, [r4, #88]	; 0x58
1a001f82:	f8c9 3000 	str.w	r3, [r9]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
1a001f86:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
1a001f8a:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
1a001f8c:	2202      	movs	r2, #2
1a001f8e:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c

			switch( eAction )
1a001f92:	1e6a      	subs	r2, r5, #1
1a001f94:	2a03      	cmp	r2, #3
1a001f96:	d818      	bhi.n	1a001fca <xTaskGenericNotifyFromISR+0x8a>
1a001f98:	e8df f002 	tbb	[pc, r2]
1a001f9c:	110d0802 	.word	0x110d0802
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
1a001fa0:	6da2      	ldr	r2, [r4, #88]	; 0x58
1a001fa2:	ea42 0208 	orr.w	r2, r2, r8
1a001fa6:	65a2      	str	r2, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a001fa8:	2501      	movs	r5, #1

			switch( eAction )
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
					break;
1a001faa:	e011      	b.n	1a001fd0 <xTaskGenericNotifyFromISR+0x90>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
1a001fac:	6da2      	ldr	r2, [r4, #88]	; 0x58
1a001fae:	3201      	adds	r2, #1
1a001fb0:	65a2      	str	r2, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a001fb2:	2501      	movs	r5, #1
					pxTCB->ulNotifiedValue |= ulValue;
					break;

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
					break;
1a001fb4:	e00c      	b.n	1a001fd0 <xTaskGenericNotifyFromISR+0x90>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
1a001fb6:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a001fba:	2501      	movs	r5, #1
					( pxTCB->ulNotifiedValue )++;
					break;

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
					break;
1a001fbc:	e008      	b.n	1a001fd0 <xTaskGenericNotifyFromISR+0x90>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
1a001fbe:	2b02      	cmp	r3, #2
1a001fc0:	d005      	beq.n	1a001fce <xTaskGenericNotifyFromISR+0x8e>
					{
						pxTCB->ulNotifiedValue = ulValue;
1a001fc2:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a001fc6:	2501      	movs	r5, #1
1a001fc8:	e002      	b.n	1a001fd0 <xTaskGenericNotifyFromISR+0x90>
1a001fca:	2501      	movs	r5, #1
1a001fcc:	e000      	b.n	1a001fd0 <xTaskGenericNotifyFromISR+0x90>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
1a001fce:	2500      	movs	r5, #0

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
1a001fd0:	2b01      	cmp	r3, #1
1a001fd2:	d135      	bne.n	1a002040 <xTaskGenericNotifyFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
1a001fd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a001fd6:	b143      	cbz	r3, 1a001fea <xTaskGenericNotifyFromISR+0xaa>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a001fd8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fdc:	f383 8811 	msr	BASEPRI, r3
1a001fe0:	f3bf 8f6f 	isb	sy
1a001fe4:	f3bf 8f4f 	dsb	sy
1a001fe8:	e7fe      	b.n	1a001fe8 <xTaskGenericNotifyFromISR+0xa8>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001fea:	4b18      	ldr	r3, [pc, #96]	; (1a00204c <xTaskGenericNotifyFromISR+0x10c>)
1a001fec:	681b      	ldr	r3, [r3, #0]
1a001fee:	b9ab      	cbnz	r3, 1a00201c <xTaskGenericNotifyFromISR+0xdc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001ff0:	f104 0804 	add.w	r8, r4, #4
1a001ff4:	4640      	mov	r0, r8
1a001ff6:	f7ff fa11 	bl	1a00141c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001ffa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001ffc:	2201      	movs	r2, #1
1a001ffe:	fa02 f103 	lsl.w	r1, r2, r3
1a002002:	4813      	ldr	r0, [pc, #76]	; (1a002050 <xTaskGenericNotifyFromISR+0x110>)
1a002004:	6802      	ldr	r2, [r0, #0]
1a002006:	430a      	orrs	r2, r1
1a002008:	6002      	str	r2, [r0, #0]
1a00200a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00200e:	009b      	lsls	r3, r3, #2
1a002010:	4810      	ldr	r0, [pc, #64]	; (1a002054 <xTaskGenericNotifyFromISR+0x114>)
1a002012:	4418      	add	r0, r3
1a002014:	4641      	mov	r1, r8
1a002016:	f7ff f9db 	bl	1a0013d0 <vListInsertEnd>
1a00201a:	e004      	b.n	1a002026 <xTaskGenericNotifyFromISR+0xe6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
1a00201c:	480e      	ldr	r0, [pc, #56]	; (1a002058 <xTaskGenericNotifyFromISR+0x118>)
1a00201e:	f104 0118 	add.w	r1, r4, #24
1a002022:	f7ff f9d5 	bl	1a0013d0 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
1a002026:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a002028:	4b0c      	ldr	r3, [pc, #48]	; (1a00205c <xTaskGenericNotifyFromISR+0x11c>)
1a00202a:	681b      	ldr	r3, [r3, #0]
1a00202c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00202e:	429a      	cmp	r2, r3
1a002030:	d906      	bls.n	1a002040 <xTaskGenericNotifyFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
1a002032:	b116      	cbz	r6, 1a00203a <xTaskGenericNotifyFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
1a002034:	2301      	movs	r3, #1
1a002036:	6033      	str	r3, [r6, #0]
1a002038:	e002      	b.n	1a002040 <xTaskGenericNotifyFromISR+0x100>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
1a00203a:	2201      	movs	r2, #1
1a00203c:	4b08      	ldr	r3, [pc, #32]	; (1a002060 <xTaskGenericNotifyFromISR+0x120>)
1a00203e:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a002040:	f387 8811 	msr	BASEPRI, r7
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
	}
1a002044:	4628      	mov	r0, r5
1a002046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00204a:	bf00      	nop
1a00204c:	100029e0 	.word	0x100029e0
1a002050:	10002a50 	.word	0x10002a50
1a002054:	10002954 	.word	0x10002954
1a002058:	100029f0 	.word	0x100029f0
1a00205c:	100029ec 	.word	0x100029ec
1a002060:	10002a54 	.word	0x10002a54

1a002064 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a002064:	4b06      	ldr	r3, [pc, #24]	; (1a002080 <prvGetNextExpireTime+0x1c>)
1a002066:	681a      	ldr	r2, [r3, #0]
1a002068:	6813      	ldr	r3, [r2, #0]
1a00206a:	fab3 f383 	clz	r3, r3
1a00206e:	095b      	lsrs	r3, r3, #5
1a002070:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a002072:	b913      	cbnz	r3, 1a00207a <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002074:	68d3      	ldr	r3, [r2, #12]
1a002076:	6818      	ldr	r0, [r3, #0]
1a002078:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a00207a:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a00207c:	4770      	bx	lr
1a00207e:	bf00      	nop
1a002080:	10002a58 	.word	0x10002a58

1a002084 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a002084:	b510      	push	{r4, lr}
1a002086:	4604      	mov	r4, r0
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a002088:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a00208a:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
1a00208c:	4291      	cmp	r1, r2
1a00208e:	d80a      	bhi.n	1a0020a6 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002090:	1ad2      	subs	r2, r2, r3
1a002092:	6983      	ldr	r3, [r0, #24]
1a002094:	429a      	cmp	r2, r3
1a002096:	d211      	bcs.n	1a0020bc <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a002098:	4b0a      	ldr	r3, [pc, #40]	; (1a0020c4 <prvInsertTimerInActiveList+0x40>)
1a00209a:	6818      	ldr	r0, [r3, #0]
1a00209c:	1d21      	adds	r1, r4, #4
1a00209e:	f7ff f9a3 	bl	1a0013e8 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
1a0020a2:	2000      	movs	r0, #0
1a0020a4:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a0020a6:	429a      	cmp	r2, r3
1a0020a8:	d201      	bcs.n	1a0020ae <prvInsertTimerInActiveList+0x2a>
1a0020aa:	4299      	cmp	r1, r3
1a0020ac:	d208      	bcs.n	1a0020c0 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a0020ae:	4b06      	ldr	r3, [pc, #24]	; (1a0020c8 <prvInsertTimerInActiveList+0x44>)
1a0020b0:	6818      	ldr	r0, [r3, #0]
1a0020b2:	1d21      	adds	r1, r4, #4
1a0020b4:	f7ff f998 	bl	1a0013e8 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
1a0020b8:	2000      	movs	r0, #0
1a0020ba:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a0020bc:	2001      	movs	r0, #1
1a0020be:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
1a0020c0:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a0020c2:	bd10      	pop	{r4, pc}
1a0020c4:	10002b7c 	.word	0x10002b7c
1a0020c8:	10002a58 	.word	0x10002a58

1a0020cc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a0020cc:	b530      	push	{r4, r5, lr}
1a0020ce:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a0020d0:	f000 fa86 	bl	1a0025e0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a0020d4:	4b10      	ldr	r3, [pc, #64]	; (1a002118 <prvCheckForValidListAndQueue+0x4c>)
1a0020d6:	681b      	ldr	r3, [r3, #0]
1a0020d8:	b9cb      	cbnz	r3, 1a00210e <prvCheckForValidListAndQueue+0x42>
		{
			vListInitialise( &xActiveTimerList1 );
1a0020da:	4d10      	ldr	r5, [pc, #64]	; (1a00211c <prvCheckForValidListAndQueue+0x50>)
1a0020dc:	4628      	mov	r0, r5
1a0020de:	f7ff f967 	bl	1a0013b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a0020e2:	4c0f      	ldr	r4, [pc, #60]	; (1a002120 <prvCheckForValidListAndQueue+0x54>)
1a0020e4:	4620      	mov	r0, r4
1a0020e6:	f7ff f963 	bl	1a0013b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a0020ea:	4b0e      	ldr	r3, [pc, #56]	; (1a002124 <prvCheckForValidListAndQueue+0x58>)
1a0020ec:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a0020ee:	4b0e      	ldr	r3, [pc, #56]	; (1a002128 <prvCheckForValidListAndQueue+0x5c>)
1a0020f0:	601c      	str	r4, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a0020f2:	2300      	movs	r3, #0
1a0020f4:	9300      	str	r3, [sp, #0]
1a0020f6:	200a      	movs	r0, #10
1a0020f8:	2110      	movs	r1, #16
1a0020fa:	4a0c      	ldr	r2, [pc, #48]	; (1a00212c <prvCheckForValidListAndQueue+0x60>)
1a0020fc:	4b0c      	ldr	r3, [pc, #48]	; (1a002130 <prvCheckForValidListAndQueue+0x64>)
1a0020fe:	f7fe fea1 	bl	1a000e44 <xQueueGenericCreateStatic>
1a002102:	4b05      	ldr	r3, [pc, #20]	; (1a002118 <prvCheckForValidListAndQueue+0x4c>)
1a002104:	6018      	str	r0, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
1a002106:	b110      	cbz	r0, 1a00210e <prvCheckForValidListAndQueue+0x42>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a002108:	490a      	ldr	r1, [pc, #40]	; (1a002134 <prvCheckForValidListAndQueue+0x68>)
1a00210a:	f7ff f917 	bl	1a00133c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a00210e:	f000 fa89 	bl	1a002624 <vPortExitCritical>
}
1a002112:	b003      	add	sp, #12
1a002114:	bd30      	pop	{r4, r5, pc}
1a002116:	bf00      	nop
1a002118:	10002b78 	.word	0x10002b78
1a00211c:	10002a5c 	.word	0x10002a5c
1a002120:	10002a70 	.word	0x10002a70
1a002124:	10002a58 	.word	0x10002a58
1a002128:	10002b7c 	.word	0x10002b7c
1a00212c:	10002a84 	.word	0x10002a84
1a002130:	10002b24 	.word	0x10002b24
1a002134:	1a004d44 	.word	0x1a004d44

1a002138 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
1a002138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00213c:	9c07      	ldr	r4, [sp, #28]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a00213e:	b941      	cbnz	r1, 1a002152 <prvInitialiseNewTimer+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a002140:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002144:	f383 8811 	msr	BASEPRI, r3
1a002148:	f3bf 8f6f 	isb	sy
1a00214c:	f3bf 8f4f 	dsb	sy
1a002150:	e7fe      	b.n	1a002150 <prvInitialiseNewTimer+0x18>
1a002152:	460f      	mov	r7, r1

	if( pxNewTimer != NULL )
1a002154:	b174      	cbz	r4, 1a002174 <prvInitialiseNewTimer+0x3c>
1a002156:	461d      	mov	r5, r3
1a002158:	4616      	mov	r6, r2
1a00215a:	4680      	mov	r8, r0
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
1a00215c:	f7ff ffb6 	bl	1a0020cc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
1a002160:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a002164:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a002166:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a002168:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a00216a:	9b06      	ldr	r3, [sp, #24]
1a00216c:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a00216e:	1d20      	adds	r0, r4, #4
1a002170:	f7ff f92a 	bl	1a0013c8 <vListInitialiseItem>
1a002174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a002178 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
1a002178:	b510      	push	{r4, lr}
1a00217a:	b088      	sub	sp, #32

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
1a00217c:	f7ff ffa6 	bl	1a0020cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
1a002180:	4b15      	ldr	r3, [pc, #84]	; (1a0021d8 <xTimerCreateTimerTask+0x60>)
1a002182:	681b      	ldr	r3, [r3, #0]
1a002184:	b1d3      	cbz	r3, 1a0021bc <xTimerCreateTimerTask+0x44>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a002186:	2400      	movs	r4, #0
1a002188:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a00218a:	9406      	str	r4, [sp, #24]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a00218c:	a805      	add	r0, sp, #20
1a00218e:	a906      	add	r1, sp, #24
1a002190:	aa07      	add	r2, sp, #28
1a002192:	f7ff f963 	bl	1a00145c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a002196:	2304      	movs	r3, #4
1a002198:	9300      	str	r3, [sp, #0]
1a00219a:	9b06      	ldr	r3, [sp, #24]
1a00219c:	9301      	str	r3, [sp, #4]
1a00219e:	9b05      	ldr	r3, [sp, #20]
1a0021a0:	9302      	str	r3, [sp, #8]
1a0021a2:	480e      	ldr	r0, [pc, #56]	; (1a0021dc <xTimerCreateTimerTask+0x64>)
1a0021a4:	490e      	ldr	r1, [pc, #56]	; (1a0021e0 <xTimerCreateTimerTask+0x68>)
1a0021a6:	9a07      	ldr	r2, [sp, #28]
1a0021a8:	4623      	mov	r3, r4
1a0021aa:	f7ff fafb 	bl	1a0017a4 <xTaskCreateStatic>
1a0021ae:	4b0d      	ldr	r3, [pc, #52]	; (1a0021e4 <xTimerCreateTimerTask+0x6c>)
1a0021b0:	6018      	str	r0, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
1a0021b2:	b908      	cbnz	r0, 1a0021b8 <xTimerCreateTimerTask+0x40>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
1a0021b4:	4620      	mov	r0, r4
1a0021b6:	e002      	b.n	1a0021be <xTimerCreateTimerTask+0x46>
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
			{
				xReturn = pdPASS;
1a0021b8:	2001      	movs	r0, #1
1a0021ba:	e000      	b.n	1a0021be <xTimerCreateTimerTask+0x46>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
1a0021bc:	2000      	movs	r0, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
1a0021be:	b940      	cbnz	r0, 1a0021d2 <xTimerCreateTimerTask+0x5a>
1a0021c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021c4:	f383 8811 	msr	BASEPRI, r3
1a0021c8:	f3bf 8f6f 	isb	sy
1a0021cc:	f3bf 8f4f 	dsb	sy
1a0021d0:	e7fe      	b.n	1a0021d0 <xTimerCreateTimerTask+0x58>
	return xReturn;
}
1a0021d2:	b008      	add	sp, #32
1a0021d4:	bd10      	pop	{r4, pc}
1a0021d6:	bf00      	nop
1a0021d8:	10002b78 	.word	0x10002b78
1a0021dc:	1a0024ed 	.word	0x1a0024ed
1a0021e0:	1a004d4c 	.word	0x1a004d4c
1a0021e4:	10002b80 	.word	0x10002b80

1a0021e8 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
1a0021e8:	b530      	push	{r4, r5, lr}
1a0021ea:	b085      	sub	sp, #20
1a0021ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
1a0021ee:	2530      	movs	r5, #48	; 0x30
1a0021f0:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
1a0021f2:	9d03      	ldr	r5, [sp, #12]
1a0021f4:	2d30      	cmp	r5, #48	; 0x30
1a0021f6:	d008      	beq.n	1a00220a <xTimerCreateStatic+0x22>
1a0021f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021fc:	f383 8811 	msr	BASEPRI, r3
1a002200:	f3bf 8f6f 	isb	sy
1a002204:	f3bf 8f4f 	dsb	sy
1a002208:	e7fe      	b.n	1a002208 <xTimerCreateStatic+0x20>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
1a00220a:	b944      	cbnz	r4, 1a00221e <xTimerCreateStatic+0x36>
1a00220c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002210:	f383 8811 	msr	BASEPRI, r3
1a002214:	f3bf 8f6f 	isb	sy
1a002218:	f3bf 8f4f 	dsb	sy
1a00221c:	e7fe      	b.n	1a00221c <xTimerCreateStatic+0x34>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewTimer != NULL )
1a00221e:	b13c      	cbz	r4, 1a002230 <xTimerCreateStatic+0x48>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a002220:	9d08      	ldr	r5, [sp, #32]
1a002222:	9500      	str	r5, [sp, #0]
1a002224:	9401      	str	r4, [sp, #4]
1a002226:	f7ff ff87 	bl	1a002138 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
1a00222a:	2301      	movs	r3, #1
1a00222c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
	}
1a002230:	4620      	mov	r0, r4
1a002232:	b005      	add	sp, #20
1a002234:	bd30      	pop	{r4, r5, pc}
1a002236:	bf00      	nop

1a002238 <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
1a002238:	b940      	cbnz	r0, 1a00224c <xTimerGenericCommand+0x14>
1a00223a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00223e:	f383 8811 	msr	BASEPRI, r3
1a002242:	f3bf 8f6f 	isb	sy
1a002246:	f3bf 8f4f 	dsb	sy
1a00224a:	e7fe      	b.n	1a00224a <xTimerGenericCommand+0x12>
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
1a00224c:	b530      	push	{r4, r5, lr}
1a00224e:	b085      	sub	sp, #20
1a002250:	4615      	mov	r5, r2
1a002252:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
1a002254:	4a12      	ldr	r2, [pc, #72]	; (1a0022a0 <xTimerGenericCommand+0x68>)
1a002256:	6810      	ldr	r0, [r2, #0]
1a002258:	b1f0      	cbz	r0, 1a002298 <xTimerGenericCommand+0x60>
1a00225a:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
1a00225c:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a00225e:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a002260:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a002262:	2905      	cmp	r1, #5
1a002264:	dc13      	bgt.n	1a00228e <xTimerGenericCommand+0x56>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a002266:	f7ff fdb5 	bl	1a001dd4 <xTaskGetSchedulerState>
1a00226a:	2802      	cmp	r0, #2
1a00226c:	d107      	bne.n	1a00227e <xTimerGenericCommand+0x46>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a00226e:	4b0c      	ldr	r3, [pc, #48]	; (1a0022a0 <xTimerGenericCommand+0x68>)
1a002270:	6818      	ldr	r0, [r3, #0]
1a002272:	4669      	mov	r1, sp
1a002274:	9a08      	ldr	r2, [sp, #32]
1a002276:	2300      	movs	r3, #0
1a002278:	f7fe fe62 	bl	1a000f40 <xQueueGenericSend>
1a00227c:	e00d      	b.n	1a00229a <xTimerGenericCommand+0x62>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a00227e:	4b08      	ldr	r3, [pc, #32]	; (1a0022a0 <xTimerGenericCommand+0x68>)
1a002280:	6818      	ldr	r0, [r3, #0]
1a002282:	4669      	mov	r1, sp
1a002284:	2200      	movs	r2, #0
1a002286:	4613      	mov	r3, r2
1a002288:	f7fe fe5a 	bl	1a000f40 <xQueueGenericSend>
1a00228c:	e005      	b.n	1a00229a <xTimerGenericCommand+0x62>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a00228e:	4669      	mov	r1, sp
1a002290:	2300      	movs	r3, #0
1a002292:	f7fe ff35 	bl	1a001100 <xQueueGenericSendFromISR>
1a002296:	e000      	b.n	1a00229a <xTimerGenericCommand+0x62>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
1a002298:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
1a00229a:	b005      	add	sp, #20
1a00229c:	bd30      	pop	{r4, r5, pc}
1a00229e:	bf00      	nop
1a0022a0:	10002b78 	.word	0x10002b78

1a0022a4 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
1a0022a4:	b570      	push	{r4, r5, r6, lr}
1a0022a6:	b082      	sub	sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a0022a8:	e029      	b.n	1a0022fe <prvSwitchTimerLists+0x5a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0022aa:	68db      	ldr	r3, [r3, #12]
1a0022ac:	681e      	ldr	r6, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0022ae:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0022b0:	1d25      	adds	r5, r4, #4
1a0022b2:	4628      	mov	r0, r5
1a0022b4:	f7ff f8b2 	bl	1a00141c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0022b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0022ba:	4620      	mov	r0, r4
1a0022bc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0022be:	69e3      	ldr	r3, [r4, #28]
1a0022c0:	2b01      	cmp	r3, #1
1a0022c2:	d11c      	bne.n	1a0022fe <prvSwitchTimerLists+0x5a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a0022c4:	69a3      	ldr	r3, [r4, #24]
1a0022c6:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a0022c8:	42b3      	cmp	r3, r6
1a0022ca:	d907      	bls.n	1a0022dc <prvSwitchTimerLists+0x38>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a0022cc:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a0022ce:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a0022d0:	4b11      	ldr	r3, [pc, #68]	; (1a002318 <prvSwitchTimerLists+0x74>)
1a0022d2:	6818      	ldr	r0, [r3, #0]
1a0022d4:	4629      	mov	r1, r5
1a0022d6:	f7ff f887 	bl	1a0013e8 <vListInsert>
1a0022da:	e010      	b.n	1a0022fe <prvSwitchTimerLists+0x5a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a0022dc:	2300      	movs	r3, #0
1a0022de:	9300      	str	r3, [sp, #0]
1a0022e0:	4620      	mov	r0, r4
1a0022e2:	4619      	mov	r1, r3
1a0022e4:	4632      	mov	r2, r6
1a0022e6:	f7ff ffa7 	bl	1a002238 <xTimerGenericCommand>
				configASSERT( xResult );
1a0022ea:	b940      	cbnz	r0, 1a0022fe <prvSwitchTimerLists+0x5a>
1a0022ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022f0:	f383 8811 	msr	BASEPRI, r3
1a0022f4:	f3bf 8f6f 	isb	sy
1a0022f8:	f3bf 8f4f 	dsb	sy
1a0022fc:	e7fe      	b.n	1a0022fc <prvSwitchTimerLists+0x58>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a0022fe:	4b06      	ldr	r3, [pc, #24]	; (1a002318 <prvSwitchTimerLists+0x74>)
1a002300:	681b      	ldr	r3, [r3, #0]
1a002302:	681a      	ldr	r2, [r3, #0]
1a002304:	2a00      	cmp	r2, #0
1a002306:	d1d0      	bne.n	1a0022aa <prvSwitchTimerLists+0x6>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
1a002308:	4a04      	ldr	r2, [pc, #16]	; (1a00231c <prvSwitchTimerLists+0x78>)
1a00230a:	6810      	ldr	r0, [r2, #0]
1a00230c:	4902      	ldr	r1, [pc, #8]	; (1a002318 <prvSwitchTimerLists+0x74>)
1a00230e:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a002310:	6013      	str	r3, [r2, #0]
}
1a002312:	b002      	add	sp, #8
1a002314:	bd70      	pop	{r4, r5, r6, pc}
1a002316:	bf00      	nop
1a002318:	10002a58 	.word	0x10002a58
1a00231c:	10002b7c 	.word	0x10002b7c

1a002320 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
1a002320:	b538      	push	{r3, r4, r5, lr}
1a002322:	4605      	mov	r5, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
1a002324:	f7ff fb08 	bl	1a001938 <xTaskGetTickCount>
1a002328:	4604      	mov	r4, r0

	if( xTimeNow < xLastTime )
1a00232a:	4b07      	ldr	r3, [pc, #28]	; (1a002348 <prvSampleTimeNow+0x28>)
1a00232c:	681b      	ldr	r3, [r3, #0]
1a00232e:	4298      	cmp	r0, r3
1a002330:	d204      	bcs.n	1a00233c <prvSampleTimeNow+0x1c>
	{
		prvSwitchTimerLists();
1a002332:	f7ff ffb7 	bl	1a0022a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a002336:	2301      	movs	r3, #1
1a002338:	602b      	str	r3, [r5, #0]
1a00233a:	e001      	b.n	1a002340 <prvSampleTimeNow+0x20>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
1a00233c:	2300      	movs	r3, #0
1a00233e:	602b      	str	r3, [r5, #0]
	}

	xLastTime = xTimeNow;
1a002340:	4b01      	ldr	r3, [pc, #4]	; (1a002348 <prvSampleTimeNow+0x28>)
1a002342:	601c      	str	r4, [r3, #0]

	return xTimeNow;
}
1a002344:	4620      	mov	r0, r4
1a002346:	bd38      	pop	{r3, r4, r5, pc}
1a002348:	10002b74 	.word	0x10002b74

1a00234c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
1a00234c:	b570      	push	{r4, r5, r6, lr}
1a00234e:	b082      	sub	sp, #8
1a002350:	4605      	mov	r5, r0
1a002352:	460e      	mov	r6, r1
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002354:	4b13      	ldr	r3, [pc, #76]	; (1a0023a4 <prvProcessExpiredTimer+0x58>)
1a002356:	681b      	ldr	r3, [r3, #0]
1a002358:	68db      	ldr	r3, [r3, #12]
1a00235a:	68dc      	ldr	r4, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00235c:	1d20      	adds	r0, r4, #4
1a00235e:	f7ff f85d 	bl	1a00141c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002362:	69e3      	ldr	r3, [r4, #28]
1a002364:	2b01      	cmp	r3, #1
1a002366:	d118      	bne.n	1a00239a <prvProcessExpiredTimer+0x4e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a002368:	69a1      	ldr	r1, [r4, #24]
1a00236a:	4620      	mov	r0, r4
1a00236c:	4429      	add	r1, r5
1a00236e:	4632      	mov	r2, r6
1a002370:	462b      	mov	r3, r5
1a002372:	f7ff fe87 	bl	1a002084 <prvInsertTimerInActiveList>
1a002376:	b180      	cbz	r0, 1a00239a <prvProcessExpiredTimer+0x4e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002378:	2300      	movs	r3, #0
1a00237a:	9300      	str	r3, [sp, #0]
1a00237c:	4620      	mov	r0, r4
1a00237e:	4619      	mov	r1, r3
1a002380:	462a      	mov	r2, r5
1a002382:	f7ff ff59 	bl	1a002238 <xTimerGenericCommand>
			configASSERT( xResult );
1a002386:	b940      	cbnz	r0, 1a00239a <prvProcessExpiredTimer+0x4e>
1a002388:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00238c:	f383 8811 	msr	BASEPRI, r3
1a002390:	f3bf 8f6f 	isb	sy
1a002394:	f3bf 8f4f 	dsb	sy
1a002398:	e7fe      	b.n	1a002398 <prvProcessExpiredTimer+0x4c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00239a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00239c:	4620      	mov	r0, r4
1a00239e:	4798      	blx	r3
}
1a0023a0:	b002      	add	sp, #8
1a0023a2:	bd70      	pop	{r4, r5, r6, pc}
1a0023a4:	10002a58 	.word	0x10002a58

1a0023a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
1a0023a8:	b570      	push	{r4, r5, r6, lr}
1a0023aa:	b082      	sub	sp, #8
1a0023ac:	4606      	mov	r6, r0
1a0023ae:	460c      	mov	r4, r1
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
1a0023b0:	f7ff faba 	bl	1a001928 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0023b4:	a801      	add	r0, sp, #4
1a0023b6:	f7ff ffb3 	bl	1a002320 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a0023ba:	9b01      	ldr	r3, [sp, #4]
1a0023bc:	bb1b      	cbnz	r3, 1a002406 <prvProcessTimerOrBlockTask+0x5e>
1a0023be:	4605      	mov	r5, r0
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a0023c0:	b944      	cbnz	r4, 1a0023d4 <prvProcessTimerOrBlockTask+0x2c>
1a0023c2:	4286      	cmp	r6, r0
1a0023c4:	d806      	bhi.n	1a0023d4 <prvProcessTimerOrBlockTask+0x2c>
			{
				( void ) xTaskResumeAll();
1a0023c6:	f7ff fb4f 	bl	1a001a68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a0023ca:	4630      	mov	r0, r6
1a0023cc:	4629      	mov	r1, r5
1a0023ce:	f7ff ffbd 	bl	1a00234c <prvProcessExpiredTimer>
1a0023d2:	e01a      	b.n	1a00240a <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
1a0023d4:	b12c      	cbz	r4, 1a0023e2 <prvProcessTimerOrBlockTask+0x3a>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a0023d6:	4b0e      	ldr	r3, [pc, #56]	; (1a002410 <prvProcessTimerOrBlockTask+0x68>)
1a0023d8:	681b      	ldr	r3, [r3, #0]
1a0023da:	681c      	ldr	r4, [r3, #0]
1a0023dc:	fab4 f484 	clz	r4, r4
1a0023e0:	0964      	lsrs	r4, r4, #5
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a0023e2:	4b0c      	ldr	r3, [pc, #48]	; (1a002414 <prvProcessTimerOrBlockTask+0x6c>)
1a0023e4:	6818      	ldr	r0, [r3, #0]
1a0023e6:	1b71      	subs	r1, r6, r5
1a0023e8:	4622      	mov	r2, r4
1a0023ea:	f7fe ffbb 	bl	1a001364 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
1a0023ee:	f7ff fb3b 	bl	1a001a68 <xTaskResumeAll>
1a0023f2:	b950      	cbnz	r0, 1a00240a <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
1a0023f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0023f8:	4b07      	ldr	r3, [pc, #28]	; (1a002418 <prvProcessTimerOrBlockTask+0x70>)
1a0023fa:	601a      	str	r2, [r3, #0]
1a0023fc:	f3bf 8f4f 	dsb	sy
1a002400:	f3bf 8f6f 	isb	sy
1a002404:	e001      	b.n	1a00240a <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
1a002406:	f7ff fb2f 	bl	1a001a68 <xTaskResumeAll>
		}
	}
}
1a00240a:	b002      	add	sp, #8
1a00240c:	bd70      	pop	{r4, r5, r6, pc}
1a00240e:	bf00      	nop
1a002410:	10002b7c 	.word	0x10002b7c
1a002414:	10002b78 	.word	0x10002b78
1a002418:	e000ed04 	.word	0xe000ed04

1a00241c <prvProcessReceivedCommands>:
	return xProcessTimerNow;
}
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
1a00241c:	b530      	push	{r4, r5, lr}
1a00241e:	b089      	sub	sp, #36	; 0x24
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002420:	e057      	b.n	1a0024d2 <prvProcessReceivedCommands+0xb6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a002422:	9b04      	ldr	r3, [sp, #16]
1a002424:	2b00      	cmp	r3, #0
1a002426:	da03      	bge.n	1a002430 <prvProcessReceivedCommands+0x14>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a002428:	9806      	ldr	r0, [sp, #24]
1a00242a:	9907      	ldr	r1, [sp, #28]
1a00242c:	9b05      	ldr	r3, [sp, #20]
1a00242e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a002430:	9b04      	ldr	r3, [sp, #16]
1a002432:	2b00      	cmp	r3, #0
1a002434:	db4d      	blt.n	1a0024d2 <prvProcessReceivedCommands+0xb6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a002436:	9c06      	ldr	r4, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a002438:	6963      	ldr	r3, [r4, #20]
1a00243a:	b113      	cbz	r3, 1a002442 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00243c:	1d20      	adds	r0, r4, #4
1a00243e:	f7fe ffed 	bl	1a00141c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002442:	a803      	add	r0, sp, #12
1a002444:	f7ff ff6c 	bl	1a002320 <prvSampleTimeNow>
1a002448:	4603      	mov	r3, r0

			switch( xMessage.xMessageID )
1a00244a:	9a04      	ldr	r2, [sp, #16]
1a00244c:	2a09      	cmp	r2, #9
1a00244e:	d840      	bhi.n	1a0024d2 <prvProcessReceivedCommands+0xb6>
1a002450:	e8df f002 	tbb	[pc, r2]
1a002454:	3f050505 	.word	0x3f050505
1a002458:	05053927 	.word	0x05053927
1a00245c:	273f      	.short	0x273f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a00245e:	9d05      	ldr	r5, [sp, #20]
1a002460:	69a1      	ldr	r1, [r4, #24]
1a002462:	4620      	mov	r0, r4
1a002464:	4429      	add	r1, r5
1a002466:	461a      	mov	r2, r3
1a002468:	462b      	mov	r3, r5
1a00246a:	f7ff fe0b 	bl	1a002084 <prvInsertTimerInActiveList>
1a00246e:	b380      	cbz	r0, 1a0024d2 <prvProcessReceivedCommands+0xb6>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002470:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002472:	4620      	mov	r0, r4
1a002474:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002476:	69e3      	ldr	r3, [r4, #28]
1a002478:	2b01      	cmp	r3, #1
1a00247a:	d12a      	bne.n	1a0024d2 <prvProcessReceivedCommands+0xb6>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a00247c:	69a2      	ldr	r2, [r4, #24]
1a00247e:	2300      	movs	r3, #0
1a002480:	9300      	str	r3, [sp, #0]
1a002482:	4620      	mov	r0, r4
1a002484:	4619      	mov	r1, r3
1a002486:	9c05      	ldr	r4, [sp, #20]
1a002488:	4422      	add	r2, r4
1a00248a:	f7ff fed5 	bl	1a002238 <xTimerGenericCommand>
							configASSERT( xResult );
1a00248e:	bb00      	cbnz	r0, 1a0024d2 <prvProcessReceivedCommands+0xb6>
1a002490:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002494:	f383 8811 	msr	BASEPRI, r3
1a002498:	f3bf 8f6f 	isb	sy
1a00249c:	f3bf 8f4f 	dsb	sy
1a0024a0:	e7fe      	b.n	1a0024a0 <prvProcessReceivedCommands+0x84>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a0024a2:	9905      	ldr	r1, [sp, #20]
1a0024a4:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a0024a6:	b941      	cbnz	r1, 1a0024ba <prvProcessReceivedCommands+0x9e>
1a0024a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024ac:	f383 8811 	msr	BASEPRI, r3
1a0024b0:	f3bf 8f6f 	isb	sy
1a0024b4:	f3bf 8f4f 	dsb	sy
1a0024b8:	e7fe      	b.n	1a0024b8 <prvProcessReceivedCommands+0x9c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a0024ba:	4620      	mov	r0, r4
1a0024bc:	4419      	add	r1, r3
1a0024be:	461a      	mov	r2, r3
1a0024c0:	f7ff fde0 	bl	1a002084 <prvInsertTimerInActiveList>
					break;
1a0024c4:	e005      	b.n	1a0024d2 <prvProcessReceivedCommands+0xb6>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a0024c6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a0024ca:	b913      	cbnz	r3, 1a0024d2 <prvProcessReceivedCommands+0xb6>
						{
							vPortFree( pxTimer );
1a0024cc:	4620      	mov	r0, r4
1a0024ce:	f7fe fb83 	bl	1a000bd8 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0024d2:	4b05      	ldr	r3, [pc, #20]	; (1a0024e8 <prvProcessReceivedCommands+0xcc>)
1a0024d4:	6818      	ldr	r0, [r3, #0]
1a0024d6:	a904      	add	r1, sp, #16
1a0024d8:	2200      	movs	r2, #0
1a0024da:	f7fe fe83 	bl	1a0011e4 <xQueueReceive>
1a0024de:	2800      	cmp	r0, #0
1a0024e0:	d19f      	bne.n	1a002422 <prvProcessReceivedCommands+0x6>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
1a0024e2:	b009      	add	sp, #36	; 0x24
1a0024e4:	bd30      	pop	{r4, r5, pc}
1a0024e6:	bf00      	nop
1a0024e8:	10002b78 	.word	0x10002b78

1a0024ec <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
1a0024ec:	b500      	push	{lr}
1a0024ee:	b083      	sub	sp, #12

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a0024f0:	a801      	add	r0, sp, #4
1a0024f2:	f7ff fdb7 	bl	1a002064 <prvGetNextExpireTime>

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a0024f6:	9901      	ldr	r1, [sp, #4]
1a0024f8:	f7ff ff56 	bl	1a0023a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
1a0024fc:	f7ff ff8e 	bl	1a00241c <prvProcessReceivedCommands>
	}
1a002500:	e7f6      	b.n	1a0024f0 <prvTimerTask+0x4>
1a002502:	bf00      	nop

1a002504 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002504:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a002506:	2300      	movs	r3, #0
1a002508:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a00250a:	4b0d      	ldr	r3, [pc, #52]	; (1a002540 <prvTaskExitError+0x3c>)
1a00250c:	681b      	ldr	r3, [r3, #0]
1a00250e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002512:	d008      	beq.n	1a002526 <prvTaskExitError+0x22>
1a002514:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002518:	f383 8811 	msr	BASEPRI, r3
1a00251c:	f3bf 8f6f 	isb	sy
1a002520:	f3bf 8f4f 	dsb	sy
1a002524:	e7fe      	b.n	1a002524 <prvTaskExitError+0x20>
1a002526:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00252a:	f383 8811 	msr	BASEPRI, r3
1a00252e:	f3bf 8f6f 	isb	sy
1a002532:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a002536:	9b01      	ldr	r3, [sp, #4]
1a002538:	2b00      	cmp	r3, #0
1a00253a:	d0fc      	beq.n	1a002536 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a00253c:	b002      	add	sp, #8
1a00253e:	4770      	bx	lr
1a002540:	10000010 	.word	0x10000010

1a002544 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a002544:	4808      	ldr	r0, [pc, #32]	; (1a002568 <prvPortStartFirstTask+0x24>)
1a002546:	6800      	ldr	r0, [r0, #0]
1a002548:	6800      	ldr	r0, [r0, #0]
1a00254a:	f380 8808 	msr	MSP, r0
1a00254e:	f04f 0000 	mov.w	r0, #0
1a002552:	f380 8814 	msr	CONTROL, r0
1a002556:	b662      	cpsie	i
1a002558:	b661      	cpsie	f
1a00255a:	f3bf 8f4f 	dsb	sy
1a00255e:	f3bf 8f6f 	isb	sy
1a002562:	df00      	svc	0
1a002564:	bf00      	nop
1a002566:	0000      	.short	0x0000
1a002568:	e000ed08 	.word	0xe000ed08

1a00256c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a00256c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a00257c <vPortEnableVFP+0x10>
1a002570:	6801      	ldr	r1, [r0, #0]
1a002572:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002576:	6001      	str	r1, [r0, #0]
1a002578:	4770      	bx	lr
1a00257a:	0000      	.short	0x0000
1a00257c:	e000ed88 	.word	0xe000ed88

1a002580 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a002580:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002584:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002588:	f021 0101 	bic.w	r1, r1, #1
1a00258c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a002590:	4b05      	ldr	r3, [pc, #20]	; (1a0025a8 <pxPortInitialiseStack+0x28>)
1a002592:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a002596:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a00259a:	f06f 0302 	mvn.w	r3, #2
1a00259e:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
1a0025a2:	3844      	subs	r0, #68	; 0x44
1a0025a4:	4770      	bx	lr
1a0025a6:	bf00      	nop
1a0025a8:	1a002505 	.word	0x1a002505
1a0025ac:	00000000 	.word	0x00000000

1a0025b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
1a0025b0:	4b07      	ldr	r3, [pc, #28]	; (1a0025d0 <pxCurrentTCBConst2>)
1a0025b2:	6819      	ldr	r1, [r3, #0]
1a0025b4:	6808      	ldr	r0, [r1, #0]
1a0025b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0025ba:	f380 8809 	msr	PSP, r0
1a0025be:	f3bf 8f6f 	isb	sy
1a0025c2:	f04f 0000 	mov.w	r0, #0
1a0025c6:	f380 8811 	msr	BASEPRI, r0
1a0025ca:	4770      	bx	lr
1a0025cc:	f3af 8000 	nop.w

1a0025d0 <pxCurrentTCBConst2>:
1a0025d0:	100029ec 	.word	0x100029ec
1a0025d4:	f3af 8000 	nop.w
1a0025d8:	f3af 8000 	nop.w
1a0025dc:	f3af 8000 	nop.w

1a0025e0 <vPortEnterCritical>:
1a0025e0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025e4:	f383 8811 	msr	BASEPRI, r3
1a0025e8:	f3bf 8f6f 	isb	sy
1a0025ec:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
1a0025f0:	4a0a      	ldr	r2, [pc, #40]	; (1a00261c <vPortEnterCritical+0x3c>)
1a0025f2:	6813      	ldr	r3, [r2, #0]
1a0025f4:	3301      	adds	r3, #1
1a0025f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
1a0025f8:	2b01      	cmp	r3, #1
1a0025fa:	d10d      	bne.n	1a002618 <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a0025fc:	4b08      	ldr	r3, [pc, #32]	; (1a002620 <vPortEnterCritical+0x40>)
1a0025fe:	681b      	ldr	r3, [r3, #0]
1a002600:	f013 0fff 	tst.w	r3, #255	; 0xff
1a002604:	d008      	beq.n	1a002618 <vPortEnterCritical+0x38>
1a002606:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00260a:	f383 8811 	msr	BASEPRI, r3
1a00260e:	f3bf 8f6f 	isb	sy
1a002612:	f3bf 8f4f 	dsb	sy
1a002616:	e7fe      	b.n	1a002616 <vPortEnterCritical+0x36>
1a002618:	4770      	bx	lr
1a00261a:	bf00      	nop
1a00261c:	10000010 	.word	0x10000010
1a002620:	e000ed04 	.word	0xe000ed04

1a002624 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
1a002624:	4b09      	ldr	r3, [pc, #36]	; (1a00264c <vPortExitCritical+0x28>)
1a002626:	681b      	ldr	r3, [r3, #0]
1a002628:	b943      	cbnz	r3, 1a00263c <vPortExitCritical+0x18>
1a00262a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00262e:	f383 8811 	msr	BASEPRI, r3
1a002632:	f3bf 8f6f 	isb	sy
1a002636:	f3bf 8f4f 	dsb	sy
1a00263a:	e7fe      	b.n	1a00263a <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a00263c:	3b01      	subs	r3, #1
1a00263e:	4a03      	ldr	r2, [pc, #12]	; (1a00264c <vPortExitCritical+0x28>)
1a002640:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002642:	b90b      	cbnz	r3, 1a002648 <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a002644:	f383 8811 	msr	BASEPRI, r3
1a002648:	4770      	bx	lr
1a00264a:	bf00      	nop
1a00264c:	10000010 	.word	0x10000010

1a002650 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
1a002650:	f3ef 8009 	mrs	r0, PSP
1a002654:	f3bf 8f6f 	isb	sy
1a002658:	4b15      	ldr	r3, [pc, #84]	; (1a0026b0 <pxCurrentTCBConst>)
1a00265a:	681a      	ldr	r2, [r3, #0]
1a00265c:	f01e 0f10 	tst.w	lr, #16
1a002660:	bf08      	it	eq
1a002662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00266a:	6010      	str	r0, [r2, #0]
1a00266c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002670:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002674:	f380 8811 	msr	BASEPRI, r0
1a002678:	f3bf 8f4f 	dsb	sy
1a00267c:	f3bf 8f6f 	isb	sy
1a002680:	f7ff fa6e 	bl	1a001b60 <vTaskSwitchContext>
1a002684:	f04f 0000 	mov.w	r0, #0
1a002688:	f380 8811 	msr	BASEPRI, r0
1a00268c:	bc09      	pop	{r0, r3}
1a00268e:	6819      	ldr	r1, [r3, #0]
1a002690:	6808      	ldr	r0, [r1, #0]
1a002692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002696:	f01e 0f10 	tst.w	lr, #16
1a00269a:	bf08      	it	eq
1a00269c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a0026a0:	f380 8809 	msr	PSP, r0
1a0026a4:	f3bf 8f6f 	isb	sy
1a0026a8:	4770      	bx	lr
1a0026aa:	bf00      	nop
1a0026ac:	f3af 8000 	nop.w

1a0026b0 <pxCurrentTCBConst>:
1a0026b0:	100029ec 	.word	0x100029ec
1a0026b4:	f3af 8000 	nop.w
1a0026b8:	f3af 8000 	nop.w
1a0026bc:	f3af 8000 	nop.w

1a0026c0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
1a0026c0:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0026c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026c6:	f383 8811 	msr	BASEPRI, r3
1a0026ca:	f3bf 8f6f 	isb	sy
1a0026ce:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
1a0026d2:	f7ff f937 	bl	1a001944 <xTaskIncrementTick>
1a0026d6:	b118      	cbz	r0, 1a0026e0 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0026d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0026dc:	4b02      	ldr	r3, [pc, #8]	; (1a0026e8 <SysTick_Handler+0x28>)
1a0026de:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0026e0:	2300      	movs	r3, #0
1a0026e2:	f383 8811 	msr	BASEPRI, r3
1a0026e6:	bd08      	pop	{r3, pc}
1a0026e8:	e000ed04 	.word	0xe000ed04

1a0026ec <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a0026ec:	4a08      	ldr	r2, [pc, #32]	; (1a002710 <vPortSetupTimerInterrupt+0x24>)
1a0026ee:	2300      	movs	r3, #0
1a0026f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a0026f2:	4908      	ldr	r1, [pc, #32]	; (1a002714 <vPortSetupTimerInterrupt+0x28>)
1a0026f4:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a0026f6:	4b08      	ldr	r3, [pc, #32]	; (1a002718 <vPortSetupTimerInterrupt+0x2c>)
1a0026f8:	681b      	ldr	r3, [r3, #0]
1a0026fa:	4908      	ldr	r1, [pc, #32]	; (1a00271c <vPortSetupTimerInterrupt+0x30>)
1a0026fc:	fba1 1303 	umull	r1, r3, r1, r3
1a002700:	099b      	lsrs	r3, r3, #6
1a002702:	3b01      	subs	r3, #1
1a002704:	4906      	ldr	r1, [pc, #24]	; (1a002720 <vPortSetupTimerInterrupt+0x34>)
1a002706:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a002708:	2307      	movs	r3, #7
1a00270a:	6013      	str	r3, [r2, #0]
1a00270c:	4770      	bx	lr
1a00270e:	bf00      	nop
1a002710:	e000e010 	.word	0xe000e010
1a002714:	e000e018 	.word	0xe000e018
1a002718:	10002d08 	.word	0x10002d08
1a00271c:	10624dd3 	.word	0x10624dd3
1a002720:	e000e014 	.word	0xe000e014

1a002724 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002724:	4b40      	ldr	r3, [pc, #256]	; (1a002828 <xPortStartScheduler+0x104>)
1a002726:	681a      	ldr	r2, [r3, #0]
1a002728:	4b40      	ldr	r3, [pc, #256]	; (1a00282c <xPortStartScheduler+0x108>)
1a00272a:	429a      	cmp	r2, r3
1a00272c:	d108      	bne.n	1a002740 <xPortStartScheduler+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a00272e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002732:	f383 8811 	msr	BASEPRI, r3
1a002736:	f3bf 8f6f 	isb	sy
1a00273a:	f3bf 8f4f 	dsb	sy
1a00273e:	e7fe      	b.n	1a00273e <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002740:	4b39      	ldr	r3, [pc, #228]	; (1a002828 <xPortStartScheduler+0x104>)
1a002742:	681a      	ldr	r2, [r3, #0]
1a002744:	4b3a      	ldr	r3, [pc, #232]	; (1a002830 <xPortStartScheduler+0x10c>)
1a002746:	429a      	cmp	r2, r3
1a002748:	d108      	bne.n	1a00275c <xPortStartScheduler+0x38>
1a00274a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00274e:	f383 8811 	msr	BASEPRI, r3
1a002752:	f3bf 8f6f 	isb	sy
1a002756:	f3bf 8f4f 	dsb	sy
1a00275a:	e7fe      	b.n	1a00275a <xPortStartScheduler+0x36>

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
1a00275c:	b510      	push	{r4, lr}
1a00275e:	b082      	sub	sp, #8
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002760:	4b34      	ldr	r3, [pc, #208]	; (1a002834 <xPortStartScheduler+0x110>)
1a002762:	781a      	ldrb	r2, [r3, #0]
1a002764:	b2d2      	uxtb	r2, r2
1a002766:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002768:	22ff      	movs	r2, #255	; 0xff
1a00276a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a00276c:	781b      	ldrb	r3, [r3, #0]
1a00276e:	b2db      	uxtb	r3, r3
1a002770:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002774:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002778:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a00277c:	4a2e      	ldr	r2, [pc, #184]	; (1a002838 <xPortStartScheduler+0x114>)
1a00277e:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002780:	2207      	movs	r2, #7
1a002782:	4b2e      	ldr	r3, [pc, #184]	; (1a00283c <xPortStartScheduler+0x118>)
1a002784:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002786:	e009      	b.n	1a00279c <xPortStartScheduler+0x78>
		{
			ulMaxPRIGROUPValue--;
1a002788:	4a2c      	ldr	r2, [pc, #176]	; (1a00283c <xPortStartScheduler+0x118>)
1a00278a:	6813      	ldr	r3, [r2, #0]
1a00278c:	3b01      	subs	r3, #1
1a00278e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002790:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002794:	005b      	lsls	r3, r3, #1
1a002796:	b2db      	uxtb	r3, r3
1a002798:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a00279c:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0027a0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0027a4:	d1f0      	bne.n	1a002788 <xPortStartScheduler+0x64>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0027a6:	4b25      	ldr	r3, [pc, #148]	; (1a00283c <xPortStartScheduler+0x118>)
1a0027a8:	681b      	ldr	r3, [r3, #0]
1a0027aa:	f1c3 0207 	rsb	r2, r3, #7
1a0027ae:	2a03      	cmp	r2, #3
1a0027b0:	d008      	beq.n	1a0027c4 <xPortStartScheduler+0xa0>
1a0027b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027b6:	f383 8811 	msr	BASEPRI, r3
1a0027ba:	f3bf 8f6f 	isb	sy
1a0027be:	f3bf 8f4f 	dsb	sy
1a0027c2:	e7fe      	b.n	1a0027c2 <xPortStartScheduler+0x9e>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
1a0027c4:	2a03      	cmp	r2, #3
1a0027c6:	d008      	beq.n	1a0027da <xPortStartScheduler+0xb6>
1a0027c8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027cc:	f383 8811 	msr	BASEPRI, r3
1a0027d0:	f3bf 8f6f 	isb	sy
1a0027d4:	f3bf 8f4f 	dsb	sy
1a0027d8:	e7fe      	b.n	1a0027d8 <xPortStartScheduler+0xb4>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0027da:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0027dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0027e0:	4a16      	ldr	r2, [pc, #88]	; (1a00283c <xPortStartScheduler+0x118>)
1a0027e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0027e4:	9b01      	ldr	r3, [sp, #4]
1a0027e6:	b2db      	uxtb	r3, r3
1a0027e8:	4a12      	ldr	r2, [pc, #72]	; (1a002834 <xPortStartScheduler+0x110>)
1a0027ea:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0027ec:	4b14      	ldr	r3, [pc, #80]	; (1a002840 <xPortStartScheduler+0x11c>)
1a0027ee:	681a      	ldr	r2, [r3, #0]
1a0027f0:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0027f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a0027f6:	681a      	ldr	r2, [r3, #0]
1a0027f8:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a0027fc:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
1a0027fe:	f7ff ff75 	bl	1a0026ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
1a002802:	2400      	movs	r4, #0
1a002804:	4b0f      	ldr	r3, [pc, #60]	; (1a002844 <xPortStartScheduler+0x120>)
1a002806:	601c      	str	r4, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
1a002808:	f7ff feb0 	bl	1a00256c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a00280c:	4a0e      	ldr	r2, [pc, #56]	; (1a002848 <xPortStartScheduler+0x124>)
1a00280e:	6813      	ldr	r3, [r2, #0]
1a002810:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a002814:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
1a002816:	f7ff fe95 	bl	1a002544 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
1a00281a:	f7ff f9a1 	bl	1a001b60 <vTaskSwitchContext>
	prvTaskExitError();
1a00281e:	f7ff fe71 	bl	1a002504 <prvTaskExitError>

	/* Should not get here! */
	return 0;
}
1a002822:	4620      	mov	r0, r4
1a002824:	b002      	add	sp, #8
1a002826:	bd10      	pop	{r4, pc}
1a002828:	e000ed00 	.word	0xe000ed00
1a00282c:	410fc271 	.word	0x410fc271
1a002830:	410fc270 	.word	0x410fc270
1a002834:	e000e400 	.word	0xe000e400
1a002838:	10002b84 	.word	0x10002b84
1a00283c:	10002b88 	.word	0x10002b88
1a002840:	e000ed20 	.word	0xe000ed20
1a002844:	10000010 	.word	0x10000010
1a002848:	e000ef34 	.word	0xe000ef34

1a00284c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a00284c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a002850:	2b0f      	cmp	r3, #15
1a002852:	d90f      	bls.n	1a002874 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002854:	4a10      	ldr	r2, [pc, #64]	; (1a002898 <vPortValidateInterruptPriority+0x4c>)
1a002856:	5c9b      	ldrb	r3, [r3, r2]
1a002858:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a00285a:	4a10      	ldr	r2, [pc, #64]	; (1a00289c <vPortValidateInterruptPriority+0x50>)
1a00285c:	7812      	ldrb	r2, [r2, #0]
1a00285e:	4293      	cmp	r3, r2
1a002860:	d208      	bcs.n	1a002874 <vPortValidateInterruptPriority+0x28>
1a002862:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002866:	f383 8811 	msr	BASEPRI, r3
1a00286a:	f3bf 8f6f 	isb	sy
1a00286e:	f3bf 8f4f 	dsb	sy
1a002872:	e7fe      	b.n	1a002872 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002874:	4b0a      	ldr	r3, [pc, #40]	; (1a0028a0 <vPortValidateInterruptPriority+0x54>)
1a002876:	681b      	ldr	r3, [r3, #0]
1a002878:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a00287c:	4a09      	ldr	r2, [pc, #36]	; (1a0028a4 <vPortValidateInterruptPriority+0x58>)
1a00287e:	6812      	ldr	r2, [r2, #0]
1a002880:	4293      	cmp	r3, r2
1a002882:	d908      	bls.n	1a002896 <vPortValidateInterruptPriority+0x4a>
1a002884:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002888:	f383 8811 	msr	BASEPRI, r3
1a00288c:	f3bf 8f6f 	isb	sy
1a002890:	f3bf 8f4f 	dsb	sy
1a002894:	e7fe      	b.n	1a002894 <vPortValidateInterruptPriority+0x48>
1a002896:	4770      	bx	lr
1a002898:	e000e3f0 	.word	0xe000e3f0
1a00289c:	10002b84 	.word	0x10002b84
1a0028a0:	e000ed0c 	.word	0xe000ed0c
1a0028a4:	10002b88 	.word	0x10002b88

1a0028a8 <Board_LED_Init>:
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a0028a8:	b470      	push	{r4, r5, r6}
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0028aa:	2200      	movs	r2, #0
1a0028ac:	e014      	b.n	1a0028d8 <Board_LED_Init+0x30>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0028ae:	4b0c      	ldr	r3, [pc, #48]	; (1a0028e0 <Board_LED_Init+0x38>)
1a0028b0:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a0028b4:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a0028b8:	7859      	ldrb	r1, [r3, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0028ba:	480a      	ldr	r0, [pc, #40]	; (1a0028e4 <Board_LED_Init+0x3c>)
1a0028bc:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0028c0:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a0028c4:	2301      	movs	r3, #1
1a0028c6:	408b      	lsls	r3, r1
1a0028c8:	4333      	orrs	r3, r6
1a0028ca:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a0028ce:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a0028d2:	2300      	movs	r3, #0
1a0028d4:	5443      	strb	r3, [r0, r1]
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0028d6:	3201      	adds	r2, #1
1a0028d8:	2a05      	cmp	r2, #5
1a0028da:	d9e8      	bls.n	1a0028ae <Board_LED_Init+0x6>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a0028dc:	bc70      	pop	{r4, r5, r6}
1a0028de:	4770      	bx	lr
1a0028e0:	1a004d78 	.word	0x1a004d78
1a0028e4:	400f4000 	.word	0x400f4000

1a0028e8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
1a0028e8:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0028ea:	2300      	movs	r3, #0
1a0028ec:	e011      	b.n	1a002912 <Board_TEC_Init+0x2a>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0028ee:	490b      	ldr	r1, [pc, #44]	; (1a00291c <Board_TEC_Init+0x34>)
1a0028f0:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0028f4:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0028f8:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0028fa:	4c09      	ldr	r4, [pc, #36]	; (1a002920 <Board_TEC_Init+0x38>)
1a0028fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002900:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a002904:	2101      	movs	r1, #1
1a002906:	40a9      	lsls	r1, r5
1a002908:	ea20 0101 	bic.w	r1, r0, r1
1a00290c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002910:	3301      	adds	r3, #1
1a002912:	2b03      	cmp	r3, #3
1a002914:	d9eb      	bls.n	1a0028ee <Board_TEC_Init+0x6>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a002916:	bc30      	pop	{r4, r5}
1a002918:	4770      	bx	lr
1a00291a:	bf00      	nop
1a00291c:	1a004d70 	.word	0x1a004d70
1a002920:	400f4000 	.word	0x400f4000

1a002924 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
1a002924:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002926:	2300      	movs	r3, #0
1a002928:	e011      	b.n	1a00294e <Board_GPIO_Init+0x2a>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00292a:	490b      	ldr	r1, [pc, #44]	; (1a002958 <Board_GPIO_Init+0x34>)
1a00292c:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002930:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002934:	784d      	ldrb	r5, [r1, #1]
1a002936:	4c09      	ldr	r4, [pc, #36]	; (1a00295c <Board_GPIO_Init+0x38>)
1a002938:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00293c:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a002940:	2101      	movs	r1, #1
1a002942:	40a9      	lsls	r1, r5
1a002944:	ea20 0101 	bic.w	r1, r0, r1
1a002948:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00294c:	3301      	adds	r3, #1
1a00294e:	2b08      	cmp	r3, #8
1a002950:	d9eb      	bls.n	1a00292a <Board_GPIO_Init+0x6>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a002952:	bc30      	pop	{r4, r5}
1a002954:	4770      	bx	lr
1a002956:	bf00      	nop
1a002958:	1a004d54 	.word	0x1a004d54
1a00295c:	400f4000 	.word	0x400f4000

1a002960 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002960:	b510      	push	{r4, lr}
1a002962:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a002964:	4c08      	ldr	r4, [pc, #32]	; (1a002988 <Board_ADC_Init+0x28>)
1a002966:	4620      	mov	r0, r4
1a002968:	4669      	mov	r1, sp
1a00296a:	f000 f9b5 	bl	1a002cd8 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00296e:	4620      	mov	r0, r4
1a002970:	4669      	mov	r1, sp
1a002972:	4a06      	ldr	r2, [pc, #24]	; (1a00298c <Board_ADC_Init+0x2c>)
1a002974:	f000 f9d0 	bl	1a002d18 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002978:	4620      	mov	r0, r4
1a00297a:	4669      	mov	r1, sp
1a00297c:	2200      	movs	r2, #0
1a00297e:	f000 f9e5 	bl	1a002d4c <Chip_ADC_SetResolution>
}
1a002982:	b002      	add	sp, #8
1a002984:	bd10      	pop	{r4, pc}
1a002986:	bf00      	nop
1a002988:	400e3000 	.word	0x400e3000
1a00298c:	00061a80 	.word	0x00061a80

1a002990 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a002990:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a002992:	4c0b      	ldr	r4, [pc, #44]	; (1a0029c0 <Board_SPI_Init+0x30>)
1a002994:	4620      	mov	r0, r4
1a002996:	f000 fdc3 	bl	1a003520 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00299a:	6863      	ldr	r3, [r4, #4]
1a00299c:	f023 0304 	bic.w	r3, r3, #4
1a0029a0:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0029a2:	6823      	ldr	r3, [r4, #0]
1a0029a4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0029a8:	f043 0307 	orr.w	r3, r3, #7
1a0029ac:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0029ae:	4620      	mov	r0, r4
1a0029b0:	4904      	ldr	r1, [pc, #16]	; (1a0029c4 <Board_SPI_Init+0x34>)
1a0029b2:	f000 fd95 	bl	1a0034e0 <Chip_SSP_SetBitRate>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0029b6:	6863      	ldr	r3, [r4, #4]
1a0029b8:	f043 0302 	orr.w	r3, r3, #2
1a0029bc:	6063      	str	r3, [r4, #4]
1a0029be:	bd10      	pop	{r4, pc}
1a0029c0:	400c5000 	.word	0x400c5000
1a0029c4:	000186a0 	.word	0x000186a0

1a0029c8 <Board_I2C_Init>:
    }
}


static void Board_I2C_Init()
{
1a0029c8:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a0029ca:	2000      	movs	r0, #0
1a0029cc:	f000 fd3e 	bl	1a00344c <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0029d0:	f640 0208 	movw	r2, #2056	; 0x808
1a0029d4:	4b03      	ldr	r3, [pc, #12]	; (1a0029e4 <Board_I2C_Init+0x1c>)
1a0029d6:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0029da:	2000      	movs	r0, #0
1a0029dc:	4902      	ldr	r1, [pc, #8]	; (1a0029e8 <Board_I2C_Init+0x20>)
1a0029de:	f000 fd47 	bl	1a003470 <Chip_I2C_SetClockRate>
1a0029e2:	bd08      	pop	{r3, pc}
1a0029e4:	40086000 	.word	0x40086000
1a0029e8:	000f4240 	.word	0x000f4240

1a0029ec <Board_Debug_Init>:
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
}


void Board_Debug_Init(void)
{
1a0029ec:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a0029ee:	4c07      	ldr	r4, [pc, #28]	; (1a002a0c <Board_Debug_Init+0x20>)
1a0029f0:	4620      	mov	r0, r4
1a0029f2:	f000 f893 	bl	1a002b1c <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0029f6:	4620      	mov	r0, r4
1a0029f8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0029fc:	f000 f8d8 	bl	1a002bb0 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002a00:	2303      	movs	r3, #3
1a002a02:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a002a04:	2301      	movs	r3, #1
1a002a06:	65e3      	str	r3, [r4, #92]	; 0x5c
1a002a08:	bd10      	pop	{r4, pc}
1a002a0a:	bf00      	nop
1a002a0c:	400c1000 	.word	0x400c1000

1a002a10 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002a10:	b508      	push	{r3, lr}
   DEBUGINIT();
1a002a12:	f7ff ffeb 	bl	1a0029ec <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a002a16:	4808      	ldr	r0, [pc, #32]	; (1a002a38 <Board_Init+0x28>)
1a002a18:	f000 fd06 	bl	1a003428 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a002a1c:	f7ff ff82 	bl	1a002924 <Board_GPIO_Init>
   Board_ADC_Init();
1a002a20:	f7ff ff9e 	bl	1a002960 <Board_ADC_Init>
   Board_SPI_Init();
1a002a24:	f7ff ffb4 	bl	1a002990 <Board_SPI_Init>
   Board_I2C_Init();
1a002a28:	f7ff ffce 	bl	1a0029c8 <Board_I2C_Init>

   Board_LED_Init();
1a002a2c:	f7ff ff3c 	bl	1a0028a8 <Board_LED_Init>
   Board_TEC_Init();
1a002a30:	f7ff ff5a 	bl	1a0028e8 <Board_TEC_Init>
1a002a34:	bd08      	pop	{r3, pc}
1a002a36:	bf00      	nop
1a002a38:	400f4000 	.word	0x400f4000

1a002a3c <__stdio_init>:

int __stdio_getchar() {
   return Board_UARTGetChar();;
}

void __stdio_init() {
1a002a3c:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002a3e:	f7ff ffd5 	bl	1a0029ec <Board_Debug_Init>
1a002a42:	bd08      	pop	{r3, pc}

1a002a44 <Board_SetupMuxing>:
    #endif
};


void Board_SetupMuxing(void)
{
1a002a44:	b410      	push	{r4}
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002a46:	2300      	movs	r3, #0
1a002a48:	e00c      	b.n	1a002a64 <Board_SetupMuxing+0x20>
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a002a4a:	4a09      	ldr	r2, [pc, #36]	; (1a002a70 <Board_SetupMuxing+0x2c>)
1a002a4c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002a50:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002a54:	784a      	ldrb	r2, [r1, #1]
1a002a56:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002a58:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a002a5c:	4905      	ldr	r1, [pc, #20]	; (1a002a74 <Board_SetupMuxing+0x30>)
1a002a5e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002a62:	3301      	adds	r3, #1
1a002a64:	2b1c      	cmp	r3, #28
1a002a66:	d9f0      	bls.n	1a002a4a <Board_SetupMuxing+0x6>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a002a68:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002a6c:	4770      	bx	lr
1a002a6e:	bf00      	nop
1a002a70:	1a004d88 	.word	0x1a004d88
1a002a74:	40086000 	.word	0x40086000

1a002a78 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a002a78:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a002a7a:	4a17      	ldr	r2, [pc, #92]	; (1a002ad8 <Board_SetupClocking+0x60>)
1a002a7c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002a80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002a84:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002a88:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002a8c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002a90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002a94:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002a98:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002a9c:	2006      	movs	r0, #6
1a002a9e:	490f      	ldr	r1, [pc, #60]	; (1a002adc <Board_SetupClocking+0x64>)
1a002aa0:	2201      	movs	r2, #1
1a002aa2:	f000 fc19 	bl	1a0032d8 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002aa6:	2400      	movs	r4, #0
1a002aa8:	e00a      	b.n	1a002ac0 <Board_SetupClocking+0x48>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002aaa:	4a0d      	ldr	r2, [pc, #52]	; (1a002ae0 <Board_SetupClocking+0x68>)
1a002aac:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a002ab0:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a002ab4:	7859      	ldrb	r1, [r3, #1]
1a002ab6:	789a      	ldrb	r2, [r3, #2]
1a002ab8:	2301      	movs	r3, #1
1a002aba:	f000 fb6b 	bl	1a003194 <Chip_Clock_SetBaseClock>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002abe:	3401      	adds	r4, #1
1a002ac0:	2c00      	cmp	r4, #0
1a002ac2:	d0f2      	beq.n	1a002aaa <Board_SetupClocking+0x32>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002ac4:	4b04      	ldr	r3, [pc, #16]	; (1a002ad8 <Board_SetupClocking+0x60>)
1a002ac6:	685a      	ldr	r2, [r3, #4]
1a002ac8:	f022 020c 	bic.w	r2, r2, #12
1a002acc:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002ace:	685a      	ldr	r2, [r3, #4]
1a002ad0:	f042 0203 	orr.w	r2, r2, #3
1a002ad4:	605a      	str	r2, [r3, #4]
1a002ad6:	bd10      	pop	{r4, pc}
1a002ad8:	40043000 	.word	0x40043000
1a002adc:	0c28cb00 	.word	0x0c28cb00
1a002ae0:	1a004d84 	.word	0x1a004d84

1a002ae4 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002ae4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002ae6:	f7ff ffad 	bl	1a002a44 <Board_SetupMuxing>
    Board_SetupClocking();
1a002aea:	f7ff ffc5 	bl	1a002a78 <Board_SetupClocking>
1a002aee:	bd08      	pop	{r3, pc}

1a002af0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002af0:	4b09      	ldr	r3, [pc, #36]	; (1a002b18 <Chip_UART_GetIndex+0x28>)
1a002af2:	4298      	cmp	r0, r3
1a002af4:	d009      	beq.n	1a002b0a <Chip_UART_GetIndex+0x1a>
1a002af6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a002afa:	4298      	cmp	r0, r3
1a002afc:	d007      	beq.n	1a002b0e <Chip_UART_GetIndex+0x1e>
1a002afe:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002b02:	4298      	cmp	r0, r3
1a002b04:	d005      	beq.n	1a002b12 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002b06:	2000      	movs	r0, #0
1a002b08:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a002b0a:	2002      	movs	r0, #2
1a002b0c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002b0e:	2003      	movs	r0, #3
1a002b10:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a002b12:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a002b14:	4770      	bx	lr
1a002b16:	bf00      	nop
1a002b18:	400c1000 	.word	0x400c1000

1a002b1c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002b1c:	b510      	push	{r4, lr}
1a002b1e:	b082      	sub	sp, #8
1a002b20:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002b22:	f7ff ffe5 	bl	1a002af0 <Chip_UART_GetIndex>
1a002b26:	4b10      	ldr	r3, [pc, #64]	; (1a002b68 <Chip_UART_Init+0x4c>)
1a002b28:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002b2c:	2101      	movs	r1, #1
1a002b2e:	460a      	mov	r2, r1
1a002b30:	460b      	mov	r3, r1
1a002b32:	f000 fb69 	bl	1a003208 <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a002b36:	2307      	movs	r3, #7
1a002b38:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a002b3a:	2300      	movs	r3, #0
1a002b3c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002b3e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002b40:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002b42:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002b44:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002b46:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002b48:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002b4a:	4b08      	ldr	r3, [pc, #32]	; (1a002b6c <Chip_UART_Init+0x50>)
1a002b4c:	429c      	cmp	r4, r3
1a002b4e:	d103      	bne.n	1a002b58 <Chip_UART_Init+0x3c>
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a002b50:	2300      	movs	r3, #0
1a002b52:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a002b54:	69a3      	ldr	r3, [r4, #24]
1a002b56:	9301      	str	r3, [sp, #4]
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002b58:	2303      	movs	r3, #3
1a002b5a:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002b5c:	2310      	movs	r3, #16
1a002b5e:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002b60:	9b01      	ldr	r3, [sp, #4]
}
1a002b62:	b002      	add	sp, #8
1a002b64:	bd10      	pop	{r4, pc}
1a002b66:	bf00      	nop
1a002b68:	1a004e04 	.word	0x1a004e04
1a002b6c:	40082000 	.word	0x40082000

1a002b70 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002b70:	b538      	push	{r3, r4, r5, lr}
1a002b72:	4605      	mov	r5, r0
1a002b74:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002b76:	f7ff ffbb 	bl	1a002af0 <Chip_UART_GetIndex>
1a002b7a:	4b0c      	ldr	r3, [pc, #48]	; (1a002bac <Chip_UART_SetBaud+0x3c>)
1a002b7c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002b80:	f000 fb7a 	bl	1a003278 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002b84:	0124      	lsls	r4, r4, #4
1a002b86:	fbb0 f3f4 	udiv	r3, r0, r4
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002b8a:	68ea      	ldr	r2, [r5, #12]
1a002b8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a002b90:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002b92:	b2da      	uxtb	r2, r3
1a002b94:	602a      	str	r2, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a002b96:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a002b9a:	606a      	str	r2, [r5, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002b9c:	68ea      	ldr	r2, [r5, #12]
1a002b9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002ba2:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002ba4:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002ba8:	0900      	lsrs	r0, r0, #4
1a002baa:	bd38      	pop	{r3, r4, r5, pc}
1a002bac:	1a004dfc 	.word	0x1a004dfc

1a002bb0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002bb4:	b083      	sub	sp, #12
1a002bb6:	4683      	mov	fp, r0
1a002bb8:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002bba:	f7ff ff99 	bl	1a002af0 <Chip_UART_GetIndex>
1a002bbe:	4b34      	ldr	r3, [pc, #208]	; (1a002c90 <Chip_UART_SetBaudFDR+0xe0>)
1a002bc0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002bc4:	f000 fb58 	bl	1a003278 <Chip_Clock_GetRate>
1a002bc8:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a002bca:	f04f 37ff 	mov.w	r7, #4294967295

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002bce:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002bd0:	2300      	movs	r3, #0
1a002bd2:	9301      	str	r3, [sp, #4]
1a002bd4:	46a2      	mov	sl, r4
1a002bd6:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002bd8:	e029      	b.n	1a002c2e <Chip_UART_SetBaudFDR+0x7e>
		for (d = 0; d < m; d++) {
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002bda:	2300      	movs	r3, #0
1a002bdc:	0932      	lsrs	r2, r6, #4
1a002bde:	0730      	lsls	r0, r6, #28
1a002be0:	fba0 0104 	umull	r0, r1, r0, r4
1a002be4:	fb04 1102 	mla	r1, r4, r2, r1
1a002be8:	1962      	adds	r2, r4, r5
1a002bea:	fb08 f202 	mul.w	r2, r8, r2
1a002bee:	f001 f92d 	bl	1a003e4c <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a002bf2:	4603      	mov	r3, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a002bf4:	460a      	mov	r2, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a002bf6:	2800      	cmp	r0, #0
1a002bf8:	da01      	bge.n	1a002bfe <Chip_UART_SetBaudFDR+0x4e>
				diff = -diff;
1a002bfa:	4243      	negs	r3, r0
				div ++;
1a002bfc:	1c4a      	adds	r2, r1, #1
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002bfe:	429f      	cmp	r7, r3
1a002c00:	d30a      	bcc.n	1a002c18 <Chip_UART_SetBaudFDR+0x68>
1a002c02:	b14a      	cbz	r2, 1a002c18 <Chip_UART_SetBaudFDR+0x68>
1a002c04:	0c11      	lsrs	r1, r2, #16
1a002c06:	d107      	bne.n	1a002c18 <Chip_UART_SetBaudFDR+0x68>
1a002c08:	2a02      	cmp	r2, #2
1a002c0a:	d800      	bhi.n	1a002c0e <Chip_UART_SetBaudFDR+0x5e>
1a002c0c:	b925      	cbnz	r5, 1a002c18 <Chip_UART_SetBaudFDR+0x68>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002c0e:	b14b      	cbz	r3, 1a002c24 <Chip_UART_SetBaudFDR+0x74>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a002c10:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a002c12:	9501      	str	r5, [sp, #4]
			sm = m;
1a002c14:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a002c16:	4691      	mov	r9, r2
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a002c18:	3501      	adds	r5, #1
1a002c1a:	e000      	b.n	1a002c1e <Chip_UART_SetBaudFDR+0x6e>
1a002c1c:	2500      	movs	r5, #0
1a002c1e:	42a5      	cmp	r5, r4
1a002c20:	d3db      	bcc.n	1a002bda <Chip_UART_SetBaudFDR+0x2a>
1a002c22:	e003      	b.n	1a002c2c <Chip_UART_SetBaudFDR+0x7c>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a002c24:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a002c26:	9501      	str	r5, [sp, #4]
			sm = m;
1a002c28:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a002c2a:	4691      	mov	r9, r2

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002c2c:	3401      	adds	r4, #1
1a002c2e:	b10f      	cbz	r7, 1a002c34 <Chip_UART_SetBaudFDR+0x84>
1a002c30:	2c0f      	cmp	r4, #15
1a002c32:	d9f3      	bls.n	1a002c1c <Chip_UART_SetBaudFDR+0x6c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002c34:	f1b9 0f00 	cmp.w	r9, #0
1a002c38:	d026      	beq.n	1a002c88 <Chip_UART_SetBaudFDR+0xd8>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002c3a:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002c42:	f8cb 300c 	str.w	r3, [fp, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002c46:	fa5f f389 	uxtb.w	r3, r9
1a002c4a:	f8cb 3000 	str.w	r3, [fp]
	pUART->DLM = (uint32_t) dlm;
1a002c4e:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a002c52:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002c56:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002c5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002c5e:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002c62:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002c66:	b2da      	uxtb	r2, r3
1a002c68:	9901      	ldr	r1, [sp, #4]
1a002c6a:	f001 030f 	and.w	r3, r1, #15
1a002c6e:	4313      	orrs	r3, r2
1a002c70:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002c74:	0933      	lsrs	r3, r6, #4
1a002c76:	fb0a f303 	mul.w	r3, sl, r3
1a002c7a:	eb0a 0001 	add.w	r0, sl, r1
1a002c7e:	fb09 f000 	mul.w	r0, r9, r0
1a002c82:	fbb3 f0f0 	udiv	r0, r3, r0
1a002c86:	e000      	b.n	1a002c8a <Chip_UART_SetBaudFDR+0xda>
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
		return 0;
1a002c88:	2000      	movs	r0, #0
	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a002c8a:	b003      	add	sp, #12
1a002c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002c90:	1a004dfc 	.word	0x1a004dfc

1a002c94 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002c94:	4b03      	ldr	r3, [pc, #12]	; (1a002ca4 <Chip_ADC_GetClockIndex+0x10>)
1a002c96:	4298      	cmp	r0, r3
1a002c98:	d101      	bne.n	1a002c9e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
1a002c9a:	2004      	movs	r0, #4
1a002c9c:	4770      	bx	lr
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002c9e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002ca0:	4770      	bx	lr
1a002ca2:	bf00      	nop
1a002ca4:	400e4000 	.word	0x400e4000

1a002ca8 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002ca8:	b570      	push	{r4, r5, r6, lr}
1a002caa:	460d      	mov	r5, r1
1a002cac:	4614      	mov	r4, r2
1a002cae:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002cb0:	f7ff fff0 	bl	1a002c94 <Chip_ADC_GetClockIndex>
1a002cb4:	f000 fae0 	bl	1a003278 <Chip_Clock_GetRate>
	if (burstMode) {
1a002cb8:	b115      	cbz	r5, 1a002cc0 <getClkDiv+0x18>
		fullAdcRate = adcRate * clks;
1a002cba:	fb04 f406 	mul.w	r4, r4, r6
1a002cbe:	e003      	b.n	1a002cc8 <getClkDiv+0x20>
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a002cc0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002cc4:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002cc8:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002ccc:	0064      	lsls	r4, r4, #1
1a002cce:	fbb0 f4f4 	udiv	r4, r0, r4
1a002cd2:	1e60      	subs	r0, r4, #1
	return div;
}
1a002cd4:	b2c0      	uxtb	r0, r0
1a002cd6:	bd70      	pop	{r4, r5, r6, pc}

1a002cd8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002cd8:	b538      	push	{r3, r4, r5, lr}
1a002cda:	4605      	mov	r5, r0
1a002cdc:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002cde:	f7ff ffd9 	bl	1a002c94 <Chip_ADC_GetClockIndex>
1a002ce2:	2101      	movs	r1, #1
1a002ce4:	460a      	mov	r2, r1
1a002ce6:	460b      	mov	r3, r1
1a002ce8:	f000 fa8e 	bl	1a003208 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002cec:	2100      	movs	r1, #0
1a002cee:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002cf0:	4a08      	ldr	r2, [pc, #32]	; (1a002d14 <Chip_ADC_Init+0x3c>)
1a002cf2:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002cf4:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002cf6:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002cf8:	4628      	mov	r0, r5
1a002cfa:	230b      	movs	r3, #11
1a002cfc:	f7ff ffd4 	bl	1a002ca8 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002d00:	0200      	lsls	r0, r0, #8
1a002d02:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002d06:	7920      	ldrb	r0, [r4, #4]
1a002d08:	f000 0007 	and.w	r0, r0, #7
1a002d0c:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
	pADC->CR = cr;
1a002d10:	6028      	str	r0, [r5, #0]
1a002d12:	bd38      	pop	{r3, r4, r5, pc}
1a002d14:	00061a80 	.word	0x00061a80

1a002d18 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002d18:	b570      	push	{r4, r5, r6, lr}
1a002d1a:	4606      	mov	r6, r0
1a002d1c:	460d      	mov	r5, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002d1e:	6804      	ldr	r4, [r0, #0]
1a002d20:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002d24:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002d28:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002d2a:	790b      	ldrb	r3, [r1, #4]
1a002d2c:	f1c3 030b 	rsb	r3, r3, #11
1a002d30:	7949      	ldrb	r1, [r1, #5]
1a002d32:	b2db      	uxtb	r3, r3
1a002d34:	f7ff ffb8 	bl	1a002ca8 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002d38:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002d3c:	792c      	ldrb	r4, [r5, #4]
1a002d3e:	f004 0407 	and.w	r4, r4, #7
1a002d42:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	pADC->CR = cr;
1a002d46:	6030      	str	r0, [r6, #0]
1a002d48:	bd70      	pop	{r4, r5, r6, pc}
1a002d4a:	bf00      	nop

1a002d4c <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002d4c:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002d4e:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002d50:	680a      	ldr	r2, [r1, #0]
1a002d52:	f7ff ffe1 	bl	1a002d18 <Chip_ADC_SetSampleRate>
1a002d56:	bd08      	pop	{r3, pc}

1a002d58 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002d58:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002d5a:	680b      	ldr	r3, [r1, #0]
1a002d5c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002d60:	d002      	beq.n	1a002d68 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002d62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002d66:	600b      	str	r3, [r1, #0]
1a002d68:	4686      	mov	lr, r0
1a002d6a:	2601      	movs	r6, #1
1a002d6c:	e041      	b.n	1a002df2 <pll_calc_divs+0x9a>
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a002d6e:	680d      	ldr	r5, [r1, #0]
1a002d70:	f015 0f40 	tst.w	r5, #64	; 0x40
1a002d74:	d008      	beq.n	1a002d88 <pll_calc_divs+0x30>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002d76:	1c7b      	adds	r3, r7, #1
1a002d78:	fa04 f203 	lsl.w	r2, r4, r3
1a002d7c:	694b      	ldr	r3, [r1, #20]
1a002d7e:	fb03 f302 	mul.w	r3, r3, r2
1a002d82:	fbb3 f3f6 	udiv	r3, r3, r6
1a002d86:	e004      	b.n	1a002d92 <pll_calc_divs+0x3a>
				} else {
					fcco = (m * ppll->fin) / n;
1a002d88:	694b      	ldr	r3, [r1, #20]
1a002d8a:	fb04 f303 	mul.w	r3, r4, r3
1a002d8e:	fbb3 f3f6 	udiv	r3, r3, r6
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002d92:	4a19      	ldr	r2, [pc, #100]	; (1a002df8 <pll_calc_divs+0xa0>)
1a002d94:	4293      	cmp	r3, r2
1a002d96:	d920      	bls.n	1a002dda <pll_calc_divs+0x82>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002d98:	4a18      	ldr	r2, [pc, #96]	; (1a002dfc <pll_calc_divs+0xa4>)
1a002d9a:	4293      	cmp	r3, r2
1a002d9c:	d823      	bhi.n	1a002de6 <pll_calc_divs+0x8e>
				if (ppll->ctrl & (1 << 7)) {
1a002d9e:	f015 0f80 	tst.w	r5, #128	; 0x80
1a002da2:	d103      	bne.n	1a002dac <pll_calc_divs+0x54>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a002da4:	1c7a      	adds	r2, r7, #1
1a002da6:	fa23 f202 	lsr.w	r2, r3, r2
1a002daa:	e000      	b.n	1a002dae <pll_calc_divs+0x56>
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002dac:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002dae:	1a85      	subs	r5, r0, r2
1a002db0:	d502      	bpl.n	1a002db8 <pll_calc_divs+0x60>
		return -val;
1a002db2:	f1c5 0c00 	rsb	ip, r5, #0
1a002db6:	e000      	b.n	1a002dba <pll_calc_divs+0x62>
	return val;
1a002db8:	46ac      	mov	ip, r5
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002dba:	45e6      	cmp	lr, ip
1a002dbc:	d90d      	bls.n	1a002dda <pll_calc_divs+0x82>
					ppll->nsel = n;
1a002dbe:	608e      	str	r6, [r1, #8]
					ppll->psel = p + 1;
1a002dc0:	f107 0e01 	add.w	lr, r7, #1
1a002dc4:	f8c1 e00c 	str.w	lr, [r1, #12]
					ppll->msel = m;
1a002dc8:	610c      	str	r4, [r1, #16]
					ppll->fout = fout;
1a002dca:	618a      	str	r2, [r1, #24]
					ppll->fcco = fcco;
1a002dcc:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002dce:	2d00      	cmp	r5, #0
1a002dd0:	da02      	bge.n	1a002dd8 <pll_calc_divs+0x80>
		return -val;
1a002dd2:	f1c5 0e00 	rsb	lr, r5, #0
1a002dd6:	e000      	b.n	1a002dda <pll_calc_divs+0x82>
	return val;
1a002dd8:	46ae      	mov	lr, r5
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a002dda:	3401      	adds	r4, #1
1a002ddc:	e000      	b.n	1a002de0 <pll_calc_divs+0x88>
1a002dde:	2401      	movs	r4, #1
1a002de0:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a002de4:	ddc3      	ble.n	1a002d6e <pll_calc_divs+0x16>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002de6:	3701      	adds	r7, #1
1a002de8:	e000      	b.n	1a002dec <pll_calc_divs+0x94>
1a002dea:	2700      	movs	r7, #0
1a002dec:	2f03      	cmp	r7, #3
1a002dee:	ddf6      	ble.n	1a002dde <pll_calc_divs+0x86>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a002df0:	3601      	adds	r6, #1
1a002df2:	2e04      	cmp	r6, #4
1a002df4:	ddf9      	ble.n	1a002dea <pll_calc_divs+0x92>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a002df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a002df8:	094c5eff 	.word	0x094c5eff
1a002dfc:	1312d000 	.word	0x1312d000

1a002e00 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002e00:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002e02:	b099      	sub	sp, #100	; 0x64
1a002e04:	4605      	mov	r5, r0
1a002e06:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002e08:	4668      	mov	r0, sp
1a002e0a:	2100      	movs	r1, #0
1a002e0c:	2260      	movs	r2, #96	; 0x60
1a002e0e:	f001 fb1c 	bl	1a00444a <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002e12:	2380      	movs	r3, #128	; 0x80
1a002e14:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002e16:	6963      	ldr	r3, [r4, #20]
1a002e18:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002e1a:	7923      	ldrb	r3, [r4, #4]
1a002e1c:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002e20:	4628      	mov	r0, r5
1a002e22:	4669      	mov	r1, sp
1a002e24:	f7ff ff98 	bl	1a002d58 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002e28:	9b06      	ldr	r3, [sp, #24]
1a002e2a:	42ab      	cmp	r3, r5
1a002e2c:	d107      	bne.n	1a002e3e <pll_get_frac+0x3e>
		*ppll = pll[0];
1a002e2e:	466d      	mov	r5, sp
1a002e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e34:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002e3c:	e05e      	b.n	1a002efc <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002e3e:	1aeb      	subs	r3, r5, r3
1a002e40:	d500      	bpl.n	1a002e44 <pll_get_frac+0x44>
		return -val;
1a002e42:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002e44:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002e46:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002e48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002e4c:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002e4e:	6963      	ldr	r3, [r4, #20]
1a002e50:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002e52:	7923      	ldrb	r3, [r4, #4]
1a002e54:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002e58:	4628      	mov	r0, r5
1a002e5a:	a910      	add	r1, sp, #64	; 0x40
1a002e5c:	f7ff ff7c 	bl	1a002d58 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002e60:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002e62:	42ab      	cmp	r3, r5
1a002e64:	d107      	bne.n	1a002e76 <pll_get_frac+0x76>
		*ppll = pll[2];
1a002e66:	ad10      	add	r5, sp, #64	; 0x40
1a002e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e6c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002e74:	e042      	b.n	1a002efc <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002e76:	1aeb      	subs	r3, r5, r3
1a002e78:	d500      	bpl.n	1a002e7c <pll_get_frac+0x7c>
		return -val;
1a002e7a:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002e7c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002e7e:	4b20      	ldr	r3, [pc, #128]	; (1a002f00 <pll_get_frac+0x100>)
1a002e80:	429d      	cmp	r5, r3
1a002e82:	d812      	bhi.n	1a002eaa <pll_get_frac+0xaa>
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a002e84:	2340      	movs	r3, #64	; 0x40
1a002e86:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002e88:	6963      	ldr	r3, [r4, #20]
1a002e8a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002e8c:	4628      	mov	r0, r5
1a002e8e:	a908      	add	r1, sp, #32
1a002e90:	f7ff ff62 	bl	1a002d58 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002e94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002e96:	42ab      	cmp	r3, r5
1a002e98:	d107      	bne.n	1a002eaa <pll_get_frac+0xaa>
			*ppll = pll[1];
1a002e9a:	ad08      	add	r5, sp, #32
1a002e9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002ea0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ea4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002ea8:	e028      	b.n	1a002efc <pll_get_frac+0xfc>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002eaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002eac:	1aed      	subs	r5, r5, r3
1a002eae:	d500      	bpl.n	1a002eb2 <pll_get_frac+0xb2>
		return -val;
1a002eb0:	426d      	negs	r5, r5
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002eb2:	42ae      	cmp	r6, r5
1a002eb4:	dc11      	bgt.n	1a002eda <pll_get_frac+0xda>
		if (diff[0] <= diff[2]) {
1a002eb6:	42be      	cmp	r6, r7
1a002eb8:	dc07      	bgt.n	1a002eca <pll_get_frac+0xca>
			*ppll = pll[0];
1a002eba:	466d      	mov	r5, sp
1a002ebc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002ebe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002ec0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ec4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002ec8:	e018      	b.n	1a002efc <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a002eca:	ad10      	add	r5, sp, #64	; 0x40
1a002ecc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002ed0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ed4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002ed8:	e010      	b.n	1a002efc <pll_get_frac+0xfc>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a002eda:	42af      	cmp	r7, r5
1a002edc:	db07      	blt.n	1a002eee <pll_get_frac+0xee>
			*ppll = pll[1];
1a002ede:	ad08      	add	r5, sp, #32
1a002ee0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002ee2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002ee4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ee8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002eec:	e006      	b.n	1a002efc <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a002eee:	ad10      	add	r5, sp, #64	; 0x40
1a002ef0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002ef2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002ef4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ef8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
	}
}
1a002efc:	b019      	add	sp, #100	; 0x64
1a002efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a002f00:	068e7780 	.word	0x068e7780

1a002f04 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002f04:	b430      	push	{r4, r5}
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002f06:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002f08:	211c      	movs	r1, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002f0a:	e010      	b.n	1a002f2e <Chip_Clock_FindBaseClock+0x2a>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002f0c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002f10:	0052      	lsls	r2, r2, #1
1a002f12:	4d0d      	ldr	r5, [pc, #52]	; (1a002f48 <Chip_Clock_FindBaseClock+0x44>)
1a002f14:	5aaa      	ldrh	r2, [r5, r2]
1a002f16:	4282      	cmp	r2, r0
1a002f18:	d806      	bhi.n	1a002f28 <Chip_Clock_FindBaseClock+0x24>
1a002f1a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002f1e:	0052      	lsls	r2, r2, #1
1a002f20:	442a      	add	r2, r5
1a002f22:	8852      	ldrh	r2, [r2, #2]
1a002f24:	4282      	cmp	r2, r0
1a002f26:	d201      	bcs.n	1a002f2c <Chip_Clock_FindBaseClock+0x28>
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002f28:	3301      	adds	r3, #1
1a002f2a:	e000      	b.n	1a002f2e <Chip_Clock_FindBaseClock+0x2a>
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
1a002f2c:	4621      	mov	r1, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002f2e:	291c      	cmp	r1, #28
1a002f30:	d107      	bne.n	1a002f42 <Chip_Clock_FindBaseClock+0x3e>
1a002f32:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002f36:	0052      	lsls	r2, r2, #1
1a002f38:	4c03      	ldr	r4, [pc, #12]	; (1a002f48 <Chip_Clock_FindBaseClock+0x44>)
1a002f3a:	4422      	add	r2, r4
1a002f3c:	7914      	ldrb	r4, [r2, #4]
1a002f3e:	428c      	cmp	r4, r1
1a002f40:	d1e4      	bne.n	1a002f0c <Chip_Clock_FindBaseClock+0x8>
			i++;
		}
	}

	return baseclk;
}
1a002f42:	4608      	mov	r0, r1
1a002f44:	bc30      	pop	{r4, r5}
1a002f46:	4770      	bx	lr
1a002f48:	1a004e18 	.word	0x1a004e18

1a002f4c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002f4c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002f52:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002f54:	4a0d      	ldr	r2, [pc, #52]	; (1a002f8c <Chip_Clock_EnableCrystal+0x40>)
1a002f56:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002f58:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002f5c:	6992      	ldr	r2, [r2, #24]
1a002f5e:	428a      	cmp	r2, r1
1a002f60:	d001      	beq.n	1a002f66 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002f62:	4a0a      	ldr	r2, [pc, #40]	; (1a002f8c <Chip_Clock_EnableCrystal+0x40>)
1a002f64:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002f66:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002f6a:	4a09      	ldr	r2, [pc, #36]	; (1a002f90 <Chip_Clock_EnableCrystal+0x44>)
1a002f6c:	6811      	ldr	r1, [r2, #0]
1a002f6e:	4a09      	ldr	r2, [pc, #36]	; (1a002f94 <Chip_Clock_EnableCrystal+0x48>)
1a002f70:	4291      	cmp	r1, r2
1a002f72:	d901      	bls.n	1a002f78 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002f74:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002f78:	4a04      	ldr	r2, [pc, #16]	; (1a002f8c <Chip_Clock_EnableCrystal+0x40>)
1a002f7a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002f7c:	9b01      	ldr	r3, [sp, #4]
1a002f7e:	1e5a      	subs	r2, r3, #1
1a002f80:	9201      	str	r2, [sp, #4]
1a002f82:	2b00      	cmp	r3, #0
1a002f84:	d1fa      	bne.n	1a002f7c <Chip_Clock_EnableCrystal+0x30>
}
1a002f86:	b002      	add	sp, #8
1a002f88:	4770      	bx	lr
1a002f8a:	bf00      	nop
1a002f8c:	40050000 	.word	0x40050000
1a002f90:	1a004d68 	.word	0x1a004d68
1a002f94:	01312cff 	.word	0x01312cff

1a002f98 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002f98:	3012      	adds	r0, #18
1a002f9a:	4b05      	ldr	r3, [pc, #20]	; (1a002fb0 <Chip_Clock_GetDividerSource+0x18>)
1a002f9c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002fa0:	f010 0f01 	tst.w	r0, #1
1a002fa4:	d102      	bne.n	1a002fac <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002fa6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002faa:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a002fac:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a002fae:	4770      	bx	lr
1a002fb0:	40050000 	.word	0x40050000

1a002fb4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002fb4:	f100 0212 	add.w	r2, r0, #18
1a002fb8:	4b03      	ldr	r3, [pc, #12]	; (1a002fc8 <Chip_Clock_GetDividerDivisor+0x14>)
1a002fba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002fbe:	4b03      	ldr	r3, [pc, #12]	; (1a002fcc <Chip_Clock_GetDividerDivisor+0x18>)
1a002fc0:	5c18      	ldrb	r0, [r3, r0]
}
1a002fc2:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002fc6:	4770      	bx	lr
1a002fc8:	40050000 	.word	0x40050000
1a002fcc:	1a004e10 	.word	0x1a004e10

1a002fd0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002fd0:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002fd2:	2810      	cmp	r0, #16
1a002fd4:	d80a      	bhi.n	1a002fec <Chip_Clock_GetClockInputHz+0x1c>
1a002fd6:	e8df f000 	tbb	[pc, r0]
1a002fda:	0b42      	.short	0x0b42
1a002fdc:	091f160d 	.word	0x091f160d
1a002fe0:	2b282522 	.word	0x2b282522
1a002fe4:	322e0909 	.word	0x322e0909
1a002fe8:	3a36      	.short	0x3a36
1a002fea:	3e          	.byte	0x3e
1a002feb:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a002fec:	2000      	movs	r0, #0
1a002fee:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002ff0:	481e      	ldr	r0, [pc, #120]	; (1a00306c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002ff2:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002ff4:	4b1e      	ldr	r3, [pc, #120]	; (1a003070 <Chip_Clock_GetClockInputHz+0xa0>)
1a002ff6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002ffa:	f003 0307 	and.w	r3, r3, #7
1a002ffe:	2b04      	cmp	r3, #4
1a003000:	d130      	bne.n	1a003064 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a003002:	2000      	movs	r0, #0
1a003004:	bd08      	pop	{r3, pc}
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a003006:	4b1a      	ldr	r3, [pc, #104]	; (1a003070 <Chip_Clock_GetClockInputHz+0xa0>)
1a003008:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00300c:	f003 0307 	and.w	r3, r3, #7
1a003010:	2b04      	cmp	r3, #4
1a003012:	d029      	beq.n	1a003068 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a003014:	4817      	ldr	r0, [pc, #92]	; (1a003074 <Chip_Clock_GetClockInputHz+0xa4>)
1a003016:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a003018:	4b17      	ldr	r3, [pc, #92]	; (1a003078 <Chip_Clock_GetClockInputHz+0xa8>)
1a00301a:	6818      	ldr	r0, [r3, #0]
		break;
1a00301c:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00301e:	4b17      	ldr	r3, [pc, #92]	; (1a00307c <Chip_Clock_GetClockInputHz+0xac>)
1a003020:	6818      	ldr	r0, [r3, #0]
		break;
1a003022:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a003024:	4b16      	ldr	r3, [pc, #88]	; (1a003080 <Chip_Clock_GetClockInputHz+0xb0>)
1a003026:	6818      	ldr	r0, [r3, #0]
		break;
1a003028:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00302a:	4b15      	ldr	r3, [pc, #84]	; (1a003080 <Chip_Clock_GetClockInputHz+0xb0>)
1a00302c:	6858      	ldr	r0, [r3, #4]
		break;
1a00302e:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a003030:	f000 f86a 	bl	1a003108 <Chip_Clock_GetMainPLLHz>
		break;
1a003034:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a003036:	2100      	movs	r1, #0
1a003038:	f000 f89a 	bl	1a003170 <Chip_Clock_GetDivRate>
		break;
1a00303c:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00303e:	2101      	movs	r1, #1
1a003040:	f000 f896 	bl	1a003170 <Chip_Clock_GetDivRate>
		break;
1a003044:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a003046:	2102      	movs	r1, #2
1a003048:	f000 f892 	bl	1a003170 <Chip_Clock_GetDivRate>
		break;
1a00304c:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00304e:	2103      	movs	r1, #3
1a003050:	f000 f88e 	bl	1a003170 <Chip_Clock_GetDivRate>
		break;
1a003054:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a003056:	2104      	movs	r1, #4
1a003058:	f000 f88a 	bl	1a003170 <Chip_Clock_GetDivRate>
		break;
1a00305c:	bd08      	pop	{r3, pc}
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a00305e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a003062:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a003064:	4803      	ldr	r0, [pc, #12]	; (1a003074 <Chip_Clock_GetClockInputHz+0xa4>)
1a003066:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a003068:	4806      	ldr	r0, [pc, #24]	; (1a003084 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a00306a:	bd08      	pop	{r3, pc}
1a00306c:	00b71b00 	.word	0x00b71b00
1a003070:	40043000 	.word	0x40043000
1a003074:	017d7840 	.word	0x017d7840
1a003078:	1a004d6c 	.word	0x1a004d6c
1a00307c:	1a004d68 	.word	0x1a004d68
1a003080:	10002b8c 	.word	0x10002b8c
1a003084:	02faf080 	.word	0x02faf080

1a003088 <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a003088:	b538      	push	{r3, r4, r5, lr}
1a00308a:	4605      	mov	r5, r0
1a00308c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00308e:	7908      	ldrb	r0, [r1, #4]
1a003090:	f7ff ff9e 	bl	1a002fd0 <Chip_Clock_GetClockInputHz>
1a003094:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a003096:	4b19      	ldr	r3, [pc, #100]	; (1a0030fc <Chip_Clock_CalcMainPLLValue+0x74>)
1a003098:	442b      	add	r3, r5
1a00309a:	4a19      	ldr	r2, [pc, #100]	; (1a003100 <Chip_Clock_CalcMainPLLValue+0x78>)
1a00309c:	4293      	cmp	r3, r2
1a00309e:	d821      	bhi.n	1a0030e4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0030a0:	b318      	cbz	r0, 1a0030ea <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0030a2:	2380      	movs	r3, #128	; 0x80
1a0030a4:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0030a6:	2300      	movs	r3, #0
1a0030a8:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0030aa:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a0030ac:	fbb5 f3f0 	udiv	r3, r5, r0
1a0030b0:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0030b2:	4a14      	ldr	r2, [pc, #80]	; (1a003104 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0030b4:	4295      	cmp	r5, r2
1a0030b6:	d903      	bls.n	1a0030c0 <Chip_Clock_CalcMainPLLValue+0x38>
1a0030b8:	fb03 f000 	mul.w	r0, r3, r0
1a0030bc:	42a8      	cmp	r0, r5
1a0030be:	d007      	beq.n	1a0030d0 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0030c0:	4628      	mov	r0, r5
1a0030c2:	4621      	mov	r1, r4
1a0030c4:	f7ff fe9c 	bl	1a002e00 <pll_get_frac>
		if (!ppll->nsel) {
1a0030c8:	68a3      	ldr	r3, [r4, #8]
1a0030ca:	b18b      	cbz	r3, 1a0030f0 <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a0030cc:	3b01      	subs	r3, #1
1a0030ce:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a0030d0:	6923      	ldr	r3, [r4, #16]
1a0030d2:	b183      	cbz	r3, 1a0030f6 <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a0030d4:	68e2      	ldr	r2, [r4, #12]
1a0030d6:	b10a      	cbz	r2, 1a0030dc <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0030d8:	3a01      	subs	r2, #1
1a0030da:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a0030dc:	3b01      	subs	r3, #1
1a0030de:	6123      	str	r3, [r4, #16]

	return 0;
1a0030e0:	2000      	movs	r0, #0
1a0030e2:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a0030e4:	f04f 30ff 	mov.w	r0, #4294967295
1a0030e8:	bd38      	pop	{r3, r4, r5, pc}
1a0030ea:	f04f 30ff 	mov.w	r0, #4294967295
1a0030ee:	bd38      	pop	{r3, r4, r5, pc}
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a0030f0:	f04f 30ff 	mov.w	r0, #4294967295
1a0030f4:	bd38      	pop	{r3, r4, r5, pc}
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a0030f6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	ppll->msel --;

	return 0;
}
1a0030fa:	bd38      	pop	{r3, r4, r5, pc}
1a0030fc:	ff6b3a10 	.word	0xff6b3a10
1a003100:	0b940510 	.word	0x0b940510
1a003104:	094c5eff 	.word	0x094c5eff

1a003108 <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a003108:	b570      	push	{r4, r5, r6, lr}
1a00310a:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a00310c:	4d16      	ldr	r5, [pc, #88]	; (1a003168 <Chip_Clock_GetMainPLLHz+0x60>)
1a00310e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a003110:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a003114:	f7ff ff5c 	bl	1a002fd0 <Chip_Clock_GetClockInputHz>
1a003118:	4606      	mov	r6, r0
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a00311a:	4b14      	ldr	r3, [pc, #80]	; (1a00316c <Chip_Clock_GetMainPLLHz+0x64>)
1a00311c:	6818      	ldr	r0, [r3, #0]
1a00311e:	9001      	str	r0, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a003120:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a003122:	f010 0001 	ands.w	r0, r0, #1
1a003126:	d01d      	beq.n	1a003164 <Chip_Clock_GetMainPLLHz+0x5c>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a003128:	f3c4 4007 	ubfx	r0, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00312c:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a003130:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a003134:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a003138:	1c43      	adds	r3, r0, #1
	n = nsel + 1;
1a00313a:	3201      	adds	r2, #1
	p = ptab[psel];
1a00313c:	a802      	add	r0, sp, #8
1a00313e:	4401      	add	r1, r0
1a003140:	f811 0c04 	ldrb.w	r0, [r1, #-4]

	if (direct || fbsel) {
1a003144:	f014 0f80 	tst.w	r4, #128	; 0x80
1a003148:	d100      	bne.n	1a00314c <Chip_Clock_GetMainPLLHz+0x44>
1a00314a:	b125      	cbz	r5, 1a003156 <Chip_Clock_GetMainPLLHz+0x4e>
		return m * (freq / n);
1a00314c:	fbb6 f0f2 	udiv	r0, r6, r2
1a003150:	fb03 f000 	mul.w	r0, r3, r0
1a003154:	e006      	b.n	1a003164 <Chip_Clock_GetMainPLLHz+0x5c>
	}

	return (m / (2 * p)) * (freq / n);
1a003156:	0040      	lsls	r0, r0, #1
1a003158:	fbb3 f3f0 	udiv	r3, r3, r0
1a00315c:	fbb6 f0f2 	udiv	r0, r6, r2
1a003160:	fb00 f003 	mul.w	r0, r0, r3
}
1a003164:	b002      	add	sp, #8
1a003166:	bd70      	pop	{r4, r5, r6, pc}
1a003168:	40050000 	.word	0x40050000
1a00316c:	1a004e0c 	.word	0x1a004e0c

1a003170 <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a003170:	b538      	push	{r3, r4, r5, lr}
1a003172:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a003174:	4608      	mov	r0, r1
1a003176:	f7ff ff0f 	bl	1a002f98 <Chip_Clock_GetDividerSource>
1a00317a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00317c:	4620      	mov	r0, r4
1a00317e:	f7ff ff19 	bl	1a002fb4 <Chip_Clock_GetDividerDivisor>
1a003182:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003184:	4628      	mov	r0, r5
1a003186:	f7ff ff23 	bl	1a002fd0 <Chip_Clock_GetClockInputHz>
1a00318a:	3401      	adds	r4, #1
}
1a00318c:	fbb0 f0f4 	udiv	r0, r0, r4
1a003190:	bd38      	pop	{r3, r4, r5, pc}
1a003192:	bf00      	nop

1a003194 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003194:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a003196:	0085      	lsls	r5, r0, #2
1a003198:	4c0d      	ldr	r4, [pc, #52]	; (1a0031d0 <Chip_Clock_SetBaseClock+0x3c>)
1a00319a:	5965      	ldr	r5, [r4, r5]

	if (BaseClock < CLK_BASE_NONE) {
1a00319c:	281b      	cmp	r0, #27
1a00319e:	d80f      	bhi.n	1a0031c0 <Chip_Clock_SetBaseClock+0x2c>
		if (Input != CLKINPUT_PD) {
1a0031a0:	2911      	cmp	r1, #17
1a0031a2:	d012      	beq.n	1a0031ca <Chip_Clock_SetBaseClock+0x36>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0031a4:	4c0b      	ldr	r4, [pc, #44]	; (1a0031d4 <Chip_Clock_SetBaseClock+0x40>)
1a0031a6:	402c      	ands	r4, r5

			if (autoblocken) {
1a0031a8:	b10a      	cbz	r2, 1a0031ae <Chip_Clock_SetBaseClock+0x1a>
				reg |= (1 << 11);
1a0031aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a0031ae:	b10b      	cbz	r3, 1a0031b4 <Chip_Clock_SetBaseClock+0x20>
				reg |= (1 << 0);
1a0031b0:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0031b4:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0031b8:	0080      	lsls	r0, r0, #2
1a0031ba:	4b05      	ldr	r3, [pc, #20]	; (1a0031d0 <Chip_Clock_SetBaseClock+0x3c>)
1a0031bc:	501c      	str	r4, [r3, r0]
1a0031be:	e004      	b.n	1a0031ca <Chip_Clock_SetBaseClock+0x36>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0031c0:	f045 0501 	orr.w	r5, r5, #1
1a0031c4:	0080      	lsls	r0, r0, #2
1a0031c6:	4b02      	ldr	r3, [pc, #8]	; (1a0031d0 <Chip_Clock_SetBaseClock+0x3c>)
1a0031c8:	501d      	str	r5, [r3, r0]
	}
}
1a0031ca:	bc30      	pop	{r4, r5}
1a0031cc:	4770      	bx	lr
1a0031ce:	bf00      	nop
1a0031d0:	4005005c 	.word	0x4005005c
1a0031d4:	e0fff7fe 	.word	0xe0fff7fe

1a0031d8 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0031d8:	281b      	cmp	r0, #27
1a0031da:	d808      	bhi.n	1a0031ee <Chip_Clock_GetBaseClock+0x16>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0031dc:	0080      	lsls	r0, r0, #2
1a0031de:	4b06      	ldr	r3, [pc, #24]	; (1a0031f8 <Chip_Clock_GetBaseClock+0x20>)
1a0031e0:	5818      	ldr	r0, [r3, r0]

	/* base clock is powered down? */
	if (reg & 1) {
1a0031e2:	f010 0f01 	tst.w	r0, #1
1a0031e6:	d104      	bne.n	1a0031f2 <Chip_Clock_GetBaseClock+0x1a>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0031e8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0031ec:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a0031ee:	2011      	movs	r0, #17
1a0031f0:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a0031f2:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0031f4:	4770      	bx	lr
1a0031f6:	bf00      	nop
1a0031f8:	4005005c 	.word	0x4005005c

1a0031fc <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a0031fc:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0031fe:	f7ff ffeb 	bl	1a0031d8 <Chip_Clock_GetBaseClock>
1a003202:	f7ff fee5 	bl	1a002fd0 <Chip_Clock_GetClockInputHz>
}
1a003206:	bd08      	pop	{r3, pc}

1a003208 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a003208:	b909      	cbnz	r1, 1a00320e <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a00320a:	2101      	movs	r1, #1
1a00320c:	e000      	b.n	1a003210 <Chip_Clock_EnableOpts+0x8>

	if (autoen) {
		reg |= (1 << 1);
1a00320e:	2103      	movs	r1, #3
	}
	if (wakeupen) {
1a003210:	b10a      	cbz	r2, 1a003216 <Chip_Clock_EnableOpts+0xe>
		reg |= (1 << 2);
1a003212:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a003216:	2b02      	cmp	r3, #2
1a003218:	d101      	bne.n	1a00321e <Chip_Clock_EnableOpts+0x16>
		reg |= (1 << 5);
1a00321a:	f041 0120 	orr.w	r1, r1, #32
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00321e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003222:	d305      	bcc.n	1a003230 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a003224:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003228:	4b04      	ldr	r3, [pc, #16]	; (1a00323c <Chip_Clock_EnableOpts+0x34>)
1a00322a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00322e:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a003230:	3020      	adds	r0, #32
1a003232:	4b03      	ldr	r3, [pc, #12]	; (1a003240 <Chip_Clock_EnableOpts+0x38>)
1a003234:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a003238:	4770      	bx	lr
1a00323a:	bf00      	nop
1a00323c:	40052000 	.word	0x40052000
1a003240:	40051000 	.word	0x40051000

1a003244 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a003244:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003248:	d309      	bcc.n	1a00325e <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a00324a:	4a09      	ldr	r2, [pc, #36]	; (1a003270 <Chip_Clock_Enable+0x2c>)
1a00324c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003250:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003254:	f043 0301 	orr.w	r3, r3, #1
1a003258:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00325c:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00325e:	4a05      	ldr	r2, [pc, #20]	; (1a003274 <Chip_Clock_Enable+0x30>)
1a003260:	3020      	adds	r0, #32
1a003262:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003266:	f043 0301 	orr.w	r3, r3, #1
1a00326a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00326e:	4770      	bx	lr
1a003270:	40052000 	.word	0x40052000
1a003274:	40051000 	.word	0x40051000

1a003278 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003278:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00327a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00327e:	d305      	bcc.n	1a00328c <Chip_Clock_GetRate+0x14>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a003280:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003284:	4a0d      	ldr	r2, [pc, #52]	; (1a0032bc <Chip_Clock_GetRate+0x44>)
1a003286:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00328a:	e004      	b.n	1a003296 <Chip_Clock_GetRate+0x1e>
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00328c:	f100 0320 	add.w	r3, r0, #32
1a003290:	4a0b      	ldr	r2, [pc, #44]	; (1a0032c0 <Chip_Clock_GetRate+0x48>)
1a003292:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003296:	f014 0f01 	tst.w	r4, #1
1a00329a:	d00c      	beq.n	1a0032b6 <Chip_Clock_GetRate+0x3e>
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a00329c:	f7ff fe32 	bl	1a002f04 <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0032a0:	f7ff ffac 	bl	1a0031fc <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a0032a4:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0032a8:	d101      	bne.n	1a0032ae <Chip_Clock_GetRate+0x36>
			div = 1;
1a0032aa:	2301      	movs	r3, #1
1a0032ac:	e000      	b.n	1a0032b0 <Chip_Clock_GetRate+0x38>
		}
		else {
			div = 2;/* No other dividers supported */
1a0032ae:	2302      	movs	r3, #2

		}
		rate = rate / div;
1a0032b0:	fbb0 f0f3 	udiv	r0, r0, r3
1a0032b4:	bd10      	pop	{r4, pc}
	}
	else {
		rate = 0;
1a0032b6:	2000      	movs	r0, #0
	}

	return rate;
}
1a0032b8:	bd10      	pop	{r4, pc}
1a0032ba:	bf00      	nop
1a0032bc:	40052000 	.word	0x40052000
1a0032c0:	40051000 	.word	0x40051000

1a0032c4 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0032c4:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0032c6:	2069      	movs	r0, #105	; 0x69
1a0032c8:	f7ff ffd6 	bl	1a003278 <Chip_Clock_GetRate>
1a0032cc:	4b01      	ldr	r3, [pc, #4]	; (1a0032d4 <SystemCoreClockUpdate+0x10>)
1a0032ce:	6018      	str	r0, [r3, #0]
1a0032d0:	bd08      	pop	{r3, pc}
1a0032d2:	bf00      	nop
1a0032d4:	10002d08 	.word	0x10002d08

1a0032d8 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0032d8:	b570      	push	{r4, r5, r6, lr}
1a0032da:	b08a      	sub	sp, #40	; 0x28
1a0032dc:	4605      	mov	r5, r0
1a0032de:	460e      	mov	r6, r1
1a0032e0:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0032e2:	f242 7310 	movw	r3, #10000	; 0x2710
1a0032e6:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0032e8:	2806      	cmp	r0, #6
1a0032ea:	d101      	bne.n	1a0032f0 <Chip_SetupCoreClock+0x18>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a0032ec:	f7ff fe2e 	bl	1a002f4c <Chip_Clock_EnableCrystal>
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0032f0:	2004      	movs	r0, #4
1a0032f2:	4629      	mov	r1, r5
1a0032f4:	2201      	movs	r2, #1
1a0032f6:	2300      	movs	r3, #0
1a0032f8:	f7ff ff4c 	bl	1a003194 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0032fc:	4a47      	ldr	r2, [pc, #284]	; (1a00341c <Chip_SetupCoreClock+0x144>)
1a0032fe:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a003300:	f043 0301 	orr.w	r3, r3, #1
1a003304:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a003306:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00330a:	4630      	mov	r0, r6
1a00330c:	a901      	add	r1, sp, #4
1a00330e:	f7ff febb 	bl	1a003088 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a003312:	4b43      	ldr	r3, [pc, #268]	; (1a003420 <Chip_SetupCoreClock+0x148>)
1a003314:	429e      	cmp	r6, r3
1a003316:	d913      	bls.n	1a003340 <Chip_SetupCoreClock+0x68>
		if (ppll.ctrl & (1 << 6)) {
1a003318:	9b01      	ldr	r3, [sp, #4]
1a00331a:	f013 0f40 	tst.w	r3, #64	; 0x40
1a00331e:	d000      	beq.n	1a003322 <Chip_SetupCoreClock+0x4a>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a003320:	e7fe      	b.n	1a003320 <Chip_SetupCoreClock+0x48>
		} else if (ppll.ctrl & (1 << 7)){
1a003322:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003326:	d005      	beq.n	1a003334 <Chip_SetupCoreClock+0x5c>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a003328:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00332c:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a00332e:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a003330:	2601      	movs	r6, #1
1a003332:	e007      	b.n	1a003344 <Chip_SetupCoreClock+0x6c>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a003334:	9b04      	ldr	r3, [sp, #16]
1a003336:	3301      	adds	r3, #1
1a003338:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a00333a:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a00333c:	2600      	movs	r6, #0
1a00333e:	e001      	b.n	1a003344 <Chip_SetupCoreClock+0x6c>
1a003340:	2500      	movs	r5, #0
1a003342:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003344:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003348:	9b01      	ldr	r3, [sp, #4]
1a00334a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00334e:	9a05      	ldr	r2, [sp, #20]
1a003350:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003354:	9a03      	ldr	r2, [sp, #12]
1a003356:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00335a:	9a04      	ldr	r2, [sp, #16]
1a00335c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003360:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003364:	4a2d      	ldr	r2, [pc, #180]	; (1a00341c <Chip_SetupCoreClock+0x144>)
1a003366:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a003368:	4b2c      	ldr	r3, [pc, #176]	; (1a00341c <Chip_SetupCoreClock+0x144>)
1a00336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00336c:	f013 0f01 	tst.w	r3, #1
1a003370:	d0fa      	beq.n	1a003368 <Chip_SetupCoreClock+0x90>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003372:	2004      	movs	r0, #4
1a003374:	2109      	movs	r1, #9
1a003376:	2201      	movs	r2, #1
1a003378:	2300      	movs	r3, #0
1a00337a:	f7ff ff0b 	bl	1a003194 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00337e:	b1ee      	cbz	r6, 1a0033bc <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003380:	f242 7310 	movw	r3, #10000	; 0x2710
1a003384:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a003386:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003388:	1e5a      	subs	r2, r3, #1
1a00338a:	9209      	str	r2, [sp, #36]	; 0x24
1a00338c:	2b00      	cmp	r3, #0
1a00338e:	d1fa      	bne.n	1a003386 <Chip_SetupCoreClock+0xae>
		ppll.ctrl |= 1 << 7;
1a003390:	9b01      	ldr	r3, [sp, #4]
1a003392:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003396:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003398:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00339c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0033a0:	9a05      	ldr	r2, [sp, #20]
1a0033a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0033a6:	9a03      	ldr	r2, [sp, #12]
1a0033a8:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0033ac:	9a04      	ldr	r2, [sp, #16]
1a0033ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0033b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0033b6:	4a19      	ldr	r2, [pc, #100]	; (1a00341c <Chip_SetupCoreClock+0x144>)
1a0033b8:	6453      	str	r3, [r2, #68]	; 0x44
1a0033ba:	e01c      	b.n	1a0033f6 <Chip_SetupCoreClock+0x11e>
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a0033bc:	b1dd      	cbz	r5, 1a0033f6 <Chip_SetupCoreClock+0x11e>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0033be:	f242 7310 	movw	r3, #10000	; 0x2710
1a0033c2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0033c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0033c6:	1e5a      	subs	r2, r3, #1
1a0033c8:	9209      	str	r2, [sp, #36]	; 0x24
1a0033ca:	2b00      	cmp	r3, #0
1a0033cc:	d1fa      	bne.n	1a0033c4 <Chip_SetupCoreClock+0xec>
		ppll.psel--;
1a0033ce:	9b04      	ldr	r3, [sp, #16]
1a0033d0:	1e59      	subs	r1, r3, #1
1a0033d2:	9104      	str	r1, [sp, #16]
1a0033d4:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0033d8:	9b01      	ldr	r3, [sp, #4]
1a0033da:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
1a0033de:	9b05      	ldr	r3, [sp, #20]
1a0033e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
1a0033e4:	9b03      	ldr	r3, [sp, #12]
1a0033e6:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
1a0033ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
1a0033ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0033f2:	4a0a      	ldr	r2, [pc, #40]	; (1a00341c <Chip_SetupCoreClock+0x144>)
1a0033f4:	6453      	str	r3, [r2, #68]	; 0x44
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a0033f6:	b964      	cbnz	r4, 1a003412 <Chip_SetupCoreClock+0x13a>
1a0033f8:	e00e      	b.n	1a003418 <Chip_SetupCoreClock+0x140>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0033fa:	4a0a      	ldr	r2, [pc, #40]	; (1a003424 <Chip_SetupCoreClock+0x14c>)
1a0033fc:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a003400:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a003404:	7859      	ldrb	r1, [r3, #1]
1a003406:	789a      	ldrb	r2, [r3, #2]
1a003408:	78db      	ldrb	r3, [r3, #3]
1a00340a:	f7ff fec3 	bl	1a003194 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00340e:	3401      	adds	r4, #1
1a003410:	e000      	b.n	1a003414 <Chip_SetupCoreClock+0x13c>
1a003412:	2400      	movs	r4, #0
1a003414:	2c11      	cmp	r4, #17
1a003416:	d9f0      	bls.n	1a0033fa <Chip_SetupCoreClock+0x122>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a003418:	b00a      	add	sp, #40	; 0x28
1a00341a:	bd70      	pop	{r4, r5, r6, pc}
1a00341c:	40050000 	.word	0x40050000
1a003420:	068e7780 	.word	0x068e7780
1a003424:	1a004e84 	.word	0x1a004e84

1a003428 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a003428:	4770      	bx	lr
1a00342a:	bf00      	nop

1a00342c <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a00342c:	2901      	cmp	r1, #1
1a00342e:	d109      	bne.n	1a003444 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a003430:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a003434:	0080      	lsls	r0, r0, #2
1a003436:	4b04      	ldr	r3, [pc, #16]	; (1a003448 <Chip_I2C_EventHandler+0x1c>)
1a003438:	4418      	add	r0, r3
1a00343a:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a00343c:	7d13      	ldrb	r3, [r2, #20]
1a00343e:	b2db      	uxtb	r3, r3
1a003440:	2b04      	cmp	r3, #4
1a003442:	d0fb      	beq.n	1a00343c <Chip_I2C_EventHandler+0x10>
1a003444:	4770      	bx	lr
1a003446:	bf00      	nop
1a003448:	10000014 	.word	0x10000014

1a00344c <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a00344c:	b570      	push	{r4, r5, r6, lr}
1a00344e:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
	Chip_Clock_Enable(i2c[id].clk);
1a003450:	4e06      	ldr	r6, [pc, #24]	; (1a00346c <Chip_I2C_Init+0x20>)
1a003452:	00c4      	lsls	r4, r0, #3
1a003454:	1a23      	subs	r3, r4, r0
1a003456:	009b      	lsls	r3, r3, #2
1a003458:	4433      	add	r3, r6
1a00345a:	8898      	ldrh	r0, [r3, #4]
1a00345c:	f7ff fef2 	bl	1a003244 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a003460:	1b60      	subs	r0, r4, r5
1a003462:	0080      	lsls	r0, r0, #2
1a003464:	5833      	ldr	r3, [r6, r0]
1a003466:	226c      	movs	r2, #108	; 0x6c
1a003468:	619a      	str	r2, [r3, #24]
1a00346a:	bd70      	pop	{r4, r5, r6, pc}
1a00346c:	10000014 	.word	0x10000014

1a003470 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003474:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
	return Chip_Clock_GetRate(i2c[id].clk);
1a003476:	4f09      	ldr	r7, [pc, #36]	; (1a00349c <Chip_I2C_SetClockRate+0x2c>)
1a003478:	00c5      	lsls	r5, r0, #3
1a00347a:	1a2e      	subs	r6, r5, r0
1a00347c:	00b6      	lsls	r6, r6, #2
1a00347e:	19bb      	adds	r3, r7, r6
1a003480:	8898      	ldrh	r0, [r3, #4]
1a003482:	f7ff fef9 	bl	1a003278 <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a003486:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00348a:	59bb      	ldr	r3, [r7, r6]
1a00348c:	0842      	lsrs	r2, r0, #1
1a00348e:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a003490:	59bb      	ldr	r3, [r7, r6]
1a003492:	691a      	ldr	r2, [r3, #16]
1a003494:	1a80      	subs	r0, r0, r2
1a003496:	6158      	str	r0, [r3, #20]
1a003498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00349c:	10000014 	.word	0x10000014

1a0034a0 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0034a0:	4b03      	ldr	r3, [pc, #12]	; (1a0034b0 <Chip_SSP_GetClockIndex+0x10>)
1a0034a2:	4298      	cmp	r0, r3
1a0034a4:	d101      	bne.n	1a0034aa <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
1a0034a6:	20a5      	movs	r0, #165	; 0xa5
1a0034a8:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0034aa:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0034ac:	4770      	bx	lr
1a0034ae:	bf00      	nop
1a0034b0:	400c5000 	.word	0x400c5000

1a0034b4 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0034b4:	4b04      	ldr	r3, [pc, #16]	; (1a0034c8 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0034b6:	4298      	cmp	r0, r3
1a0034b8:	d102      	bne.n	1a0034c0 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
1a0034ba:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0034be:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0034c0:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0034c4:	4770      	bx	lr
1a0034c6:	bf00      	nop
1a0034c8:	400c5000 	.word	0x400c5000

1a0034cc <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0034cc:	6803      	ldr	r3, [r0, #0]
1a0034ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0034d2:	0209      	lsls	r1, r1, #8
1a0034d4:	b289      	uxth	r1, r1
1a0034d6:	430b      	orrs	r3, r1
1a0034d8:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a0034da:	6102      	str	r2, [r0, #16]
1a0034dc:	4770      	bx	lr
1a0034de:	bf00      	nop

1a0034e0 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0034e0:	b570      	push	{r4, r5, r6, lr}
1a0034e2:	4606      	mov	r6, r0
1a0034e4:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0034e6:	f7ff ffe5 	bl	1a0034b4 <Chip_SSP_GetPeriphClockIndex>
1a0034ea:	f7ff fec5 	bl	1a003278 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0034ee:	2202      	movs	r2, #2
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
1a0034f0:	f04f 33ff 	mov.w	r3, #4294967295
{
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
1a0034f4:	2100      	movs	r1, #0
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a0034f6:	e00c      	b.n	1a003512 <Chip_SSP_SetBitRate+0x32>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0034f8:	1c4c      	adds	r4, r1, #1
1a0034fa:	fb02 f304 	mul.w	r3, r2, r4
1a0034fe:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a003502:	42ab      	cmp	r3, r5
1a003504:	d905      	bls.n	1a003512 <Chip_SSP_SetBitRate+0x32>
			cr0_div++;
			if (cr0_div > 0xFF) {
1a003506:	2cff      	cmp	r4, #255	; 0xff
1a003508:	d902      	bls.n	1a003510 <Chip_SSP_SetBitRate+0x30>
				cr0_div = 0;
				prescale += 2;
1a00350a:	3202      	adds	r2, #2
	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
			if (cr0_div > 0xFF) {
				cr0_div = 0;
1a00350c:	2100      	movs	r1, #0
1a00350e:	e000      	b.n	1a003512 <Chip_SSP_SetBitRate+0x32>
	prescale = 2;

	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003510:	4621      	mov	r1, r4

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a003512:	42ab      	cmp	r3, r5
1a003514:	d8f0      	bhi.n	1a0034f8 <Chip_SSP_SetBitRate+0x18>
				prescale += 2;
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a003516:	4630      	mov	r0, r6
1a003518:	f7ff ffd8 	bl	1a0034cc <Chip_SSP_SetClockRate>
1a00351c:	bd70      	pop	{r4, r5, r6, pc}
1a00351e:	bf00      	nop

1a003520 <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003520:	b510      	push	{r4, lr}
1a003522:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a003524:	f7ff ffbc 	bl	1a0034a0 <Chip_SSP_GetClockIndex>
1a003528:	f7ff fe8c 	bl	1a003244 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00352c:	4620      	mov	r0, r4
1a00352e:	f7ff ffc1 	bl	1a0034b4 <Chip_SSP_GetPeriphClockIndex>
1a003532:	f7ff fe87 	bl	1a003244 <Chip_Clock_Enable>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a003536:	6863      	ldr	r3, [r4, #4]
1a003538:	f023 0304 	bic.w	r3, r3, #4
1a00353c:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00353e:	6823      	ldr	r3, [r4, #0]
1a003540:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a003544:	f043 0307 	orr.w	r3, r3, #7
1a003548:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00354a:	4620      	mov	r0, r4
1a00354c:	4901      	ldr	r1, [pc, #4]	; (1a003554 <Chip_SSP_Init+0x34>)
1a00354e:	f7ff ffc7 	bl	1a0034e0 <Chip_SSP_SetBitRate>
1a003552:	bd10      	pop	{r4, pc}
1a003554:	000186a0 	.word	0x000186a0

1a003558 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a003558:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00355a:	4b0d      	ldr	r3, [pc, #52]	; (1a003590 <SystemInit+0x38>)
1a00355c:	4a0d      	ldr	r2, [pc, #52]	; (1a003594 <SystemInit+0x3c>)
1a00355e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003560:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003564:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003566:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00356a:	2b20      	cmp	r3, #32
1a00356c:	d101      	bne.n	1a003572 <SystemInit+0x1a>
  {
    return 1U;           /* Single precision FPU */
1a00356e:	2301      	movs	r3, #1
1a003570:	e000      	b.n	1a003574 <SystemInit+0x1c>
  }
  else
  {
    return 0U;           /* No FPU */
1a003572:	2300      	movs	r3, #0

   if (SCB_GetFPUType() > 0)
1a003574:	b133      	cbz	r3, 1a003584 <SystemInit+0x2c>
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003576:	4a06      	ldr	r2, [pc, #24]	; (1a003590 <SystemInit+0x38>)
1a003578:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00357c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003580:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

   /* Board specific SystemInit */
   Board_SystemInit();
1a003584:	f7ff faae 	bl	1a002ae4 <Board_SystemInit>
   Board_Init();
1a003588:	f7ff fa42 	bl	1a002a10 <Board_Init>
1a00358c:	bd08      	pop	{r3, pc}
1a00358e:	bf00      	nop
1a003590:	e000ed00 	.word	0xe000ed00
1a003594:	1a000000 	.word	0x1a000000

1a003598 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003598:	4b04      	ldr	r3, [pc, #16]	; (1a0035ac <cyclesCounterInit+0x14>)
1a00359a:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a00359c:	4a04      	ldr	r2, [pc, #16]	; (1a0035b0 <cyclesCounterInit+0x18>)
1a00359e:	6813      	ldr	r3, [r2, #0]
1a0035a0:	f043 0301 	orr.w	r3, r3, #1
1a0035a4:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0035a6:	2001      	movs	r0, #1
1a0035a8:	4770      	bx	lr
1a0035aa:	bf00      	nop
1a0035ac:	1000004c 	.word	0x1000004c
1a0035b0:	e0001000 	.word	0xe0001000

1a0035b4 <uartProcessIRQ>:
static void uartProcessIRQ( uartMap_t uart );

/*==================[internal functions definition]==========================*/

static void uartProcessIRQ( uartMap_t uart )
{
1a0035b4:	b570      	push	{r4, r5, r6, lr}
1a0035b6:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a0035b8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a0035bc:	009b      	lsls	r3, r3, #2
1a0035be:	4a1b      	ldr	r2, [pc, #108]	; (1a00362c <uartProcessIRQ+0x78>)
1a0035c0:	58d5      	ldr	r5, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0035c2:	696b      	ldr	r3, [r5, #20]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Current pending interrupt status per the IIR register
 */
STATIC INLINE uint32_t Chip_UART_ReadIntIDReg(LPC_USART_T *pUART)
{
	return pUART->IIR;
1a0035c4:	68ae      	ldr	r6, [r5, #8]
   uint32_t pendingInterrupt = Chip_UART_ReadIntIDReg( lpcUarts[ uart ].uartAddr ); //28.5.19
   // Rx Interrupt
   if(status & UART_LSR_RDR) { // uartRxReady
1a0035c6:	f013 0f01 	tst.w	r3, #1
1a0035ca:	d013      	beq.n	1a0035f4 <uartProcessIRQ+0x40>
      // Execute callback
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a0035cc:	b920      	cbnz	r0, 1a0035d8 <uartProcessIRQ+0x24>
1a0035ce:	4b18      	ldr	r3, [pc, #96]	; (1a003630 <uartProcessIRQ+0x7c>)
1a0035d0:	681b      	ldr	r3, [r3, #0]
1a0035d2:	b10b      	cbz	r3, 1a0035d8 <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a0035d4:	2000      	movs	r0, #0
1a0035d6:	4798      	blx	r3

      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0035d8:	2c03      	cmp	r4, #3
1a0035da:	d104      	bne.n	1a0035e6 <uartProcessIRQ+0x32>
1a0035dc:	4b15      	ldr	r3, [pc, #84]	; (1a003634 <uartProcessIRQ+0x80>)
1a0035de:	681b      	ldr	r3, [r3, #0]
1a0035e0:	b10b      	cbz	r3, 1a0035e6 <uartProcessIRQ+0x32>
         (*rxIsrCallbackUART2)(0);
1a0035e2:	2000      	movs	r0, #0
1a0035e4:	4798      	blx	r3

      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0035e6:	2c05      	cmp	r4, #5
1a0035e8:	d104      	bne.n	1a0035f4 <uartProcessIRQ+0x40>
1a0035ea:	4b13      	ldr	r3, [pc, #76]	; (1a003638 <uartProcessIRQ+0x84>)
1a0035ec:	681b      	ldr	r3, [r3, #0]
1a0035ee:	b10b      	cbz	r3, 1a0035f4 <uartProcessIRQ+0x40>
         (*rxIsrCallbackUART3)(0);
1a0035f0:	2000      	movs	r0, #0
1a0035f2:	4798      	blx	r3
   }

   // Tx Interrupt 28.5.2019
   // if( ( status & UART_LSR_THRE ) && // uartTxReady - not for FreeRTOS

   if( ( pendingInterrupt & UART_IIR_INTID_THRE ) && // uartTxReady replace 28.5.19
1a0035f4:	f016 0f02 	tst.w	r6, #2
1a0035f8:	d017      	beq.n	1a00362a <uartProcessIRQ+0x76>
 *			to determine which interrupts are enabled. You can check
 *			for multiple enabled bits if needed.
 */
STATIC INLINE uint32_t Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)
{
	return pUART->IER;
1a0035fa:	686b      	ldr	r3, [r5, #4]
1a0035fc:	f013 0f02 	tst.w	r3, #2
1a003600:	d013      	beq.n	1a00362a <uartProcessIRQ+0x76>
       ( Chip_UART_GetIntsEnabled( lpcUarts[uart].uartAddr ) & UART_IER_THREINT ) ) {

      // Execute callback
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a003602:	b924      	cbnz	r4, 1a00360e <uartProcessIRQ+0x5a>
1a003604:	4b0d      	ldr	r3, [pc, #52]	; (1a00363c <uartProcessIRQ+0x88>)
1a003606:	681b      	ldr	r3, [r3, #0]
1a003608:	b10b      	cbz	r3, 1a00360e <uartProcessIRQ+0x5a>
         (*txIsrCallbackUART0)(0);
1a00360a:	2000      	movs	r0, #0
1a00360c:	4798      	blx	r3

      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a00360e:	2c03      	cmp	r4, #3
1a003610:	d104      	bne.n	1a00361c <uartProcessIRQ+0x68>
1a003612:	4b0b      	ldr	r3, [pc, #44]	; (1a003640 <uartProcessIRQ+0x8c>)
1a003614:	681b      	ldr	r3, [r3, #0]
1a003616:	b10b      	cbz	r3, 1a00361c <uartProcessIRQ+0x68>
         (*txIsrCallbackUART2)(0);
1a003618:	2000      	movs	r0, #0
1a00361a:	4798      	blx	r3

      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a00361c:	2c05      	cmp	r4, #5
1a00361e:	d104      	bne.n	1a00362a <uartProcessIRQ+0x76>
1a003620:	4b08      	ldr	r3, [pc, #32]	; (1a003644 <uartProcessIRQ+0x90>)
1a003622:	681b      	ldr	r3, [r3, #0]
1a003624:	b10b      	cbz	r3, 1a00362a <uartProcessIRQ+0x76>
         (*txIsrCallbackUART3)(0);
1a003626:	2000      	movs	r0, #0
1a003628:	4798      	blx	r3
1a00362a:	bd70      	pop	{r4, r5, r6, pc}
1a00362c:	1a004ecc 	.word	0x1a004ecc
1a003630:	10002b9c 	.word	0x10002b9c
1a003634:	10002bbc 	.word	0x10002bbc
1a003638:	10002bc0 	.word	0x10002bc0
1a00363c:	10002ba8 	.word	0x10002ba8
1a003640:	10002bb0 	.word	0x10002bb0
1a003644:	10002bb4 	.word	0x10002bb4

1a003648 <uartInterrupt>:
#ifdef SAPI_USE_INTERRUPTS

// UART Global Interrupt Enable/Disable
void uartInterrupt( uartMap_t uart, bool_t enable )
{
   if( enable ) {
1a003648:	b349      	cbz	r1, 1a00369e <uartInterrupt+0x56>
      // Interrupt Priority for UART channel
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, ma baja prioridad)
1a00364a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a00364e:	0092      	lsls	r2, r2, #2
1a003650:	4b1f      	ldr	r3, [pc, #124]	; (1a0036d0 <uartInterrupt+0x88>)
1a003652:	4413      	add	r3, r2
1a003654:	789b      	ldrb	r3, [r3, #2]
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
1a003656:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00365a:	d106      	bne.n	1a00366a <uartInterrupt+0x22>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00365c:	4a1d      	ldr	r2, [pc, #116]	; (1a0036d4 <uartInterrupt+0x8c>)
1a00365e:	fa42 f383 	sxtab	r3, r2, r3
1a003662:	22a0      	movs	r2, #160	; 0xa0
1a003664:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
1a003668:	e005      	b.n	1a003676 <uartInterrupt+0x2e>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00366a:	f003 030f 	and.w	r3, r3, #15
1a00366e:	4a1a      	ldr	r2, [pc, #104]	; (1a0036d8 <uartInterrupt+0x90>)
1a003670:	441a      	add	r2, r3
1a003672:	23a0      	movs	r3, #160	; 0xa0
1a003674:	7613      	strb	r3, [r2, #24]
      // Enable Interrupt for UART channel
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a003676:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00367a:	0080      	lsls	r0, r0, #2
1a00367c:	4b14      	ldr	r3, [pc, #80]	; (1a0036d0 <uartInterrupt+0x88>)
1a00367e:	4418      	add	r0, r3
1a003680:	7883      	ldrb	r3, [r0, #2]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
1a003682:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003686:	d122      	bne.n	1a0036ce <uartInterrupt+0x86>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003688:	b25a      	sxtb	r2, r3
1a00368a:	0952      	lsrs	r2, r2, #5
1a00368c:	f003 031f 	and.w	r3, r3, #31
1a003690:	2101      	movs	r1, #1
1a003692:	fa01 f303 	lsl.w	r3, r1, r3
1a003696:	490f      	ldr	r1, [pc, #60]	; (1a0036d4 <uartInterrupt+0x8c>)
1a003698:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
1a00369c:	4770      	bx	lr
   } else {
      // Disable Interrupt for UART channel
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a00369e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0036a2:	0080      	lsls	r0, r0, #2
1a0036a4:	4b0a      	ldr	r3, [pc, #40]	; (1a0036d0 <uartInterrupt+0x88>)
1a0036a6:	4418      	add	r0, r3
1a0036a8:	7883      	ldrb	r3, [r0, #2]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
1a0036aa:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0036ae:	d10e      	bne.n	1a0036ce <uartInterrupt+0x86>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0036b0:	b25a      	sxtb	r2, r3
1a0036b2:	0952      	lsrs	r2, r2, #5
1a0036b4:	f003 031f 	and.w	r3, r3, #31
1a0036b8:	2101      	movs	r1, #1
1a0036ba:	4099      	lsls	r1, r3
1a0036bc:	f102 0320 	add.w	r3, r2, #32
1a0036c0:	4a04      	ldr	r2, [pc, #16]	; (1a0036d4 <uartInterrupt+0x8c>)
1a0036c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a0036c6:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
1a0036ca:	f3bf 8f6f 	isb	sy
1a0036ce:	4770      	bx	lr
1a0036d0:	1a004ed4 	.word	0x1a004ed4
1a0036d4:	e000e100 	.word	0xe000e100
1a0036d8:	e000ecfc 	.word	0xe000ecfc

1a0036dc <uartCallbackSet>:
}

// UART Interrupt event Enable and set a callback
void uartCallbackSet( uartMap_t uart, uartEvents_t event, 
                      callBackFuncPtr_t callbackFunc, void* callbackParam )
{   
1a0036dc:	b410      	push	{r4}
   uint32_t intMask;

   switch(event){
1a0036de:	b111      	cbz	r1, 1a0036e6 <uartCallbackSet+0xa>
1a0036e0:	2901      	cmp	r1, #1
1a0036e2:	d018      	beq.n	1a003716 <uartCallbackSet+0x3a>
1a0036e4:	e039      	b.n	1a00375a <uartCallbackSet+0x7e>
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
         
         if( callbackFunc != 0 ) {
1a0036e6:	2a00      	cmp	r2, #0
1a0036e8:	d037      	beq.n	1a00375a <uartCallbackSet+0x7e>
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0036ea:	2801      	cmp	r0, #1
1a0036ec:	d803      	bhi.n	1a0036f6 <uartCallbackSet+0x1a>
               rxIsrCallbackUART0 = callbackFunc;
1a0036ee:	491c      	ldr	r1, [pc, #112]	; (1a003760 <uartCallbackSet+0x84>)
1a0036f0:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART0Params = callbackParam;
1a0036f2:	491c      	ldr	r1, [pc, #112]	; (1a003764 <uartCallbackSet+0x88>)
1a0036f4:	600b      	str	r3, [r1, #0]
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a0036f6:	1ec1      	subs	r1, r0, #3
1a0036f8:	b2c9      	uxtb	r1, r1
1a0036fa:	2901      	cmp	r1, #1
1a0036fc:	d803      	bhi.n	1a003706 <uartCallbackSet+0x2a>
               rxIsrCallbackUART2 = callbackFunc;
1a0036fe:	491a      	ldr	r1, [pc, #104]	; (1a003768 <uartCallbackSet+0x8c>)
1a003700:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART2Params = callbackParam;
1a003702:	491a      	ldr	r1, [pc, #104]	; (1a00376c <uartCallbackSet+0x90>)
1a003704:	600b      	str	r3, [r1, #0]
            }            
            if( uart == UART_232 ){
1a003706:	2805      	cmp	r0, #5
1a003708:	d11c      	bne.n	1a003744 <uartCallbackSet+0x68>
               rxIsrCallbackUART3 = callbackFunc;
1a00370a:	4919      	ldr	r1, [pc, #100]	; (1a003770 <uartCallbackSet+0x94>)
1a00370c:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART3Params = callbackParam;
1a00370e:	4a19      	ldr	r2, [pc, #100]	; (1a003774 <uartCallbackSet+0x98>)
1a003710:	6013      	str	r3, [r2, #0]
         // Enable UART Receiver Buffer Register Interrupt
         //intMask = UART_IER_RBRINT;
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003712:	2105      	movs	r1, #5
1a003714:	e019      	b.n	1a00374a <uartCallbackSet+0x6e>

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;

         if( callbackFunc != 0 ) {
1a003716:	b302      	cbz	r2, 1a00375a <uartCallbackSet+0x7e>
            
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a003718:	2801      	cmp	r0, #1
1a00371a:	d803      	bhi.n	1a003724 <uartCallbackSet+0x48>
               txIsrCallbackUART0 = callbackFunc;
1a00371c:	4916      	ldr	r1, [pc, #88]	; (1a003778 <uartCallbackSet+0x9c>)
1a00371e:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART0Params = callbackParam;
1a003720:	4916      	ldr	r1, [pc, #88]	; (1a00377c <uartCallbackSet+0xa0>)
1a003722:	600b      	str	r3, [r1, #0]
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a003724:	1ec1      	subs	r1, r0, #3
1a003726:	b2c9      	uxtb	r1, r1
1a003728:	2901      	cmp	r1, #1
1a00372a:	d803      	bhi.n	1a003734 <uartCallbackSet+0x58>
               txIsrCallbackUART2 = callbackFunc;
1a00372c:	4914      	ldr	r1, [pc, #80]	; (1a003780 <uartCallbackSet+0xa4>)
1a00372e:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART2Params = callbackParam;
1a003730:	4914      	ldr	r1, [pc, #80]	; (1a003784 <uartCallbackSet+0xa8>)
1a003732:	600b      	str	r3, [r1, #0]
            }            
            if( uart == UART_232 ){
1a003734:	2805      	cmp	r0, #5
1a003736:	d107      	bne.n	1a003748 <uartCallbackSet+0x6c>
               txIsrCallbackUART3 = callbackFunc;
1a003738:	4913      	ldr	r1, [pc, #76]	; (1a003788 <uartCallbackSet+0xac>)
1a00373a:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART3Params = callbackParam;
1a00373c:	4a13      	ldr	r2, [pc, #76]	; (1a00378c <uartCallbackSet+0xb0>)
1a00373e:	6013      	str	r3, [r2, #0]
         }
      break;

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;
1a003740:	2102      	movs	r1, #2
1a003742:	e002      	b.n	1a00374a <uartCallbackSet+0x6e>
         // Enable UART Receiver Buffer Register Interrupt
         //intMask = UART_IER_RBRINT;
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003744:	2105      	movs	r1, #5
1a003746:	e000      	b.n	1a00374a <uartCallbackSet+0x6e>
         }
      break;

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;
1a003748:	2102      	movs	r1, #2
      default:
         return;
   }

   // Enable UART Interrupt
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a00374a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00374e:	0080      	lsls	r0, r0, #2
1a003750:	4a0f      	ldr	r2, [pc, #60]	; (1a003790 <uartCallbackSet+0xb4>)
1a003752:	5812      	ldr	r2, [r2, r0]
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER |= intMask;
1a003754:	6853      	ldr	r3, [r2, #4]
1a003756:	430b      	orrs	r3, r1
1a003758:	6053      	str	r3, [r2, #4]
}
1a00375a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00375e:	4770      	bx	lr
1a003760:	10002b9c 	.word	0x10002b9c
1a003764:	10002bb8 	.word	0x10002bb8
1a003768:	10002bbc 	.word	0x10002bbc
1a00376c:	10002b94 	.word	0x10002b94
1a003770:	10002bc0 	.word	0x10002bc0
1a003774:	10002ba4 	.word	0x10002ba4
1a003778:	10002ba8 	.word	0x10002ba8
1a00377c:	10002ba0 	.word	0x10002ba0
1a003780:	10002bb0 	.word	0x10002bb0
1a003784:	10002b98 	.word	0x10002b98
1a003788:	10002bb4 	.word	0x10002bb4
1a00378c:	10002bac 	.word	0x10002bac
1a003790:	1a004ecc 	.word	0x1a004ecc

1a003794 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a003794:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003798:	0080      	lsls	r0, r0, #2
1a00379a:	4b03      	ldr	r3, [pc, #12]	; (1a0037a8 <uartTxReady+0x14>)
1a00379c:	581b      	ldr	r3, [r3, r0]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00379e:	6958      	ldr	r0, [r3, #20]
}
1a0037a0:	f000 0020 	and.w	r0, r0, #32
1a0037a4:	4770      	bx	lr
1a0037a6:	bf00      	nop
1a0037a8:	1a004ecc 	.word	0x1a004ecc

1a0037ac <uartRxRead>:
// Read from RX FIFO
uint8_t uartRxRead( uartMap_t uart )
{
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a0037ac:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0037b0:	0080      	lsls	r0, r0, #2
1a0037b2:	4b02      	ldr	r3, [pc, #8]	; (1a0037bc <uartRxRead+0x10>)
1a0037b4:	581b      	ldr	r3, [r3, r0]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0037b6:	6818      	ldr	r0, [r3, #0]
}
1a0037b8:	b2c0      	uxtb	r0, r0
1a0037ba:	4770      	bx	lr
1a0037bc:	1a004ecc 	.word	0x1a004ecc

1a0037c0 <uartTxWrite>:
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a0037c0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0037c4:	0080      	lsls	r0, r0, #2
1a0037c6:	4b02      	ldr	r3, [pc, #8]	; (1a0037d0 <uartTxWrite+0x10>)
1a0037c8:	581b      	ldr	r3, [r3, r0]
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a0037ca:	6019      	str	r1, [r3, #0]
1a0037cc:	4770      	bx	lr
1a0037ce:	bf00      	nop
1a0037d0:	1a004ecc 	.word	0x1a004ecc

1a0037d4 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a0037d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0037d8:	4607      	mov	r7, r0
1a0037da:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a0037dc:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1a00384c <uartInit+0x78>
1a0037e0:	0044      	lsls	r4, r0, #1
1a0037e2:	1823      	adds	r3, r4, r0
1a0037e4:	009b      	lsls	r3, r3, #2
1a0037e6:	eb08 0503 	add.w	r5, r8, r3
1a0037ea:	f858 6003 	ldr.w	r6, [r8, r3]
1a0037ee:	4630      	mov	r0, r6
1a0037f0:	f7ff f994 	bl	1a002b1c <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a0037f4:	4630      	mov	r0, r6
1a0037f6:	4649      	mov	r1, r9
1a0037f8:	f7ff f9ba 	bl	1a002b70 <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a0037fc:	2307      	movs	r3, #7
1a0037fe:	60b3      	str	r3, [r6, #8]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003800:	6833      	ldr	r3, [r6, #0]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a003802:	2301      	movs	r3, #1
1a003804:	65f3      	str	r3, [r6, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a003806:	7929      	ldrb	r1, [r5, #4]
1a003808:	796b      	ldrb	r3, [r5, #5]
1a00380a:	79aa      	ldrb	r2, [r5, #6]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a00380c:	f042 0218 	orr.w	r2, r2, #24
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003810:	480c      	ldr	r0, [pc, #48]	; (1a003844 <uartInit+0x70>)
1a003812:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003816:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a00381a:	79ee      	ldrb	r6, [r5, #7]
1a00381c:	7a2a      	ldrb	r2, [r5, #8]
1a00381e:	7a69      	ldrb	r1, [r5, #9]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a003820:	f041 01d0 	orr.w	r1, r1, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003824:	eb02 1346 	add.w	r3, r2, r6, lsl #5
1a003828:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a00382c:	2f01      	cmp	r7, #1
1a00382e:	d107      	bne.n	1a003840 <uartInit+0x6c>
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a003830:	4a05      	ldr	r2, [pc, #20]	; (1a003848 <uartInit+0x74>)
1a003832:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a003834:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a003838:	64d3      	str	r3, [r2, #76]	; 0x4c
1a00383a:	221a      	movs	r2, #26
1a00383c:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
1a003840:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003844:	40086000 	.word	0x40086000
1a003848:	40081000 	.word	0x40081000
1a00384c:	1a004ecc 	.word	0x1a004ecc

1a003850 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a003850:	b538      	push	{r3, r4, r5, lr}
1a003852:	4604      	mov	r4, r0
1a003854:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a003856:	4620      	mov	r0, r4
1a003858:	f7ff ff9c 	bl	1a003794 <uartTxReady>
1a00385c:	2800      	cmp	r0, #0
1a00385e:	d0fa      	beq.n	1a003856 <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a003860:	4620      	mov	r0, r4
1a003862:	4629      	mov	r1, r5
1a003864:	f7ff ffac 	bl	1a0037c0 <uartTxWrite>
1a003868:	bd38      	pop	{r3, r4, r5, pc}
1a00386a:	bf00      	nop

1a00386c <uartWriteString>:
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a00386c:	b538      	push	{r3, r4, r5, lr}
1a00386e:	4605      	mov	r5, r0
1a003870:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a003872:	e003      	b.n	1a00387c <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a003874:	4628      	mov	r0, r5
1a003876:	f7ff ffeb 	bl	1a003850 <uartWriteByte>
      str++;
1a00387a:	3401      	adds	r4, #1
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
   while( *str != 0 ) {
1a00387c:	7821      	ldrb	r1, [r4, #0]
1a00387e:	2900      	cmp	r1, #0
1a003880:	d1f8      	bne.n	1a003874 <uartWriteString+0x8>
      uartWriteByte( uart, (uint8_t)*str );
      str++;
   }
}
1a003882:	bd38      	pop	{r3, r4, r5, pc}

1a003884 <UART2_IRQHandler>:
}

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a003884:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a003886:	2003      	movs	r0, #3
1a003888:	f7ff fe94 	bl	1a0035b4 <uartProcessIRQ>
1a00388c:	bd08      	pop	{r3, pc}
1a00388e:	bf00      	nop

1a003890 <UART3_IRQHandler>:
}

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a003890:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a003892:	2005      	movs	r0, #5
1a003894:	f7ff fe8e 	bl	1a0035b4 <uartProcessIRQ>
1a003898:	bd08      	pop	{r3, pc}
1a00389a:	bf00      	nop

1a00389c <tickerCallback>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a00389c:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a00389e:	4907      	ldr	r1, [pc, #28]	; (1a0038bc <tickerCallback+0x20>)
1a0038a0:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0038a4:	3201      	adds	r2, #1
1a0038a6:	f143 0300 	adc.w	r3, r3, #0
1a0038aa:	e9c1 2300 	strd	r2, r3, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a0038ae:	4b04      	ldr	r3, [pc, #16]	; (1a0038c0 <tickerCallback+0x24>)
1a0038b0:	681b      	ldr	r3, [r3, #0]
1a0038b2:	b113      	cbz	r3, 1a0038ba <tickerCallback+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a0038b4:	4a03      	ldr	r2, [pc, #12]	; (1a0038c4 <tickerCallback+0x28>)
1a0038b6:	6810      	ldr	r0, [r2, #0]
1a0038b8:	4798      	blx	r3
1a0038ba:	bd08      	pop	{r3, pc}
1a0038bc:	10002bf8 	.word	0x10002bf8
1a0038c0:	10002bc4 	.word	0x10002bc4
1a0038c4:	10002c00 	.word	0x10002c00

1a0038c8 <tickInit>:

void tickerCallback( void );

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
1a0038c8:	b510      	push	{r4, lr}
1a0038ca:	b082      	sub	sp, #8
1a0038cc:	4601      	mov	r1, r0
      }
      return ret_val;
   #else
      #ifdef USE_FREERTOS
         static StaticTimer_t tickerObject;
         TimerHandle_t h = xTimerCreateStatic( "tikcerTimer",
1a0038ce:	4b0e      	ldr	r3, [pc, #56]	; (1a003908 <tickInit+0x40>)
1a0038d0:	9300      	str	r3, [sp, #0]
1a0038d2:	4b0e      	ldr	r3, [pc, #56]	; (1a00390c <tickInit+0x44>)
1a0038d4:	9301      	str	r3, [sp, #4]
1a0038d6:	480e      	ldr	r0, [pc, #56]	; (1a003910 <tickInit+0x48>)
1a0038d8:	2201      	movs	r2, #1
1a0038da:	2300      	movs	r3, #0
1a0038dc:	f7fe fc84 	bl	1a0021e8 <xTimerCreateStatic>
                                               pdTRUE,
                                               (void * const) (0),
                                               (TimerCallbackFunction_t)(tickerCallback),
                                               &tickerObject 
                                             );
         if (h == NULL)
1a0038e0:	b170      	cbz	r0, 1a003900 <tickInit+0x38>
1a0038e2:	4604      	mov	r4, r0
            return 0;
         return xTimerStart(h, 0) == pdPASS;
1a0038e4:	f7fe f828 	bl	1a001938 <xTaskGetTickCount>
1a0038e8:	4602      	mov	r2, r0
1a0038ea:	2300      	movs	r3, #0
1a0038ec:	9300      	str	r3, [sp, #0]
1a0038ee:	4620      	mov	r0, r4
1a0038f0:	2101      	movs	r1, #1
1a0038f2:	f7fe fca1 	bl	1a002238 <xTimerGenericCommand>
1a0038f6:	2801      	cmp	r0, #1
1a0038f8:	bf14      	ite	ne
1a0038fa:	2000      	movne	r0, #0
1a0038fc:	2001      	moveq	r0, #1
1a0038fe:	e000      	b.n	1a003902 <tickInit+0x3a>
                                               (void * const) (0),
                                               (TimerCallbackFunction_t)(tickerCallback),
                                               &tickerObject 
                                             );
         if (h == NULL)
            return 0;
1a003900:	2000      	movs	r0, #0
      #else
         #warning "Unknown RTOS. Ticker disabled"
            return 0;
      #endif
   #endif
}
1a003902:	b002      	add	sp, #8
1a003904:	bd10      	pop	{r4, pc}
1a003906:	bf00      	nop
1a003908:	1a00389d 	.word	0x1a00389d
1a00390c:	10002bc8 	.word	0x10002bc8
1a003910:	1a004f14 	.word	0x1a004f14

1a003914 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a003914:	e7fe      	b.n	1a003914 <errorOcurred>
1a003916:	bf00      	nop

1a003918 <doNothing>:
}

static void doNothing( void* ptr )
{
1a003918:	4770      	bx	lr
1a00391a:	bf00      	nop

1a00391c <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a00391c:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00391e:	2400      	movs	r4, #0
1a003920:	e013      	b.n	1a00394a <TIMER0_IRQHandler+0x2e>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a003922:	4b0b      	ldr	r3, [pc, #44]	; (1a003950 <TIMER0_IRQHandler+0x34>)
1a003924:	681a      	ldr	r2, [r3, #0]
1a003926:	f004 010f 	and.w	r1, r4, #15
1a00392a:	2301      	movs	r3, #1
1a00392c:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a00392e:	421a      	tst	r2, r3
1a003930:	d009      	beq.n	1a003946 <TIMER0_IRQHandler+0x2a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a003932:	4b08      	ldr	r3, [pc, #32]	; (1a003954 <TIMER0_IRQHandler+0x38>)
1a003934:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a003938:	2000      	movs	r0, #0
1a00393a:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00393c:	b262      	sxtb	r2, r4
1a00393e:	2301      	movs	r3, #1
1a003940:	4093      	lsls	r3, r2
1a003942:	4a03      	ldr	r2, [pc, #12]	; (1a003950 <TIMER0_IRQHandler+0x34>)
1a003944:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a003946:	3401      	adds	r4, #1
1a003948:	b2e4      	uxtb	r4, r4
void TIMER0_IRQHandler(void)
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00394a:	2c03      	cmp	r4, #3
1a00394c:	d9e9      	bls.n	1a003922 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a00394e:	bd10      	pop	{r4, pc}
1a003950:	40084000 	.word	0x40084000
1a003954:	10000050 	.word	0x10000050

1a003958 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a003958:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00395a:	2400      	movs	r4, #0
1a00395c:	e014      	b.n	1a003988 <TIMER1_IRQHandler+0x30>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00395e:	4b0c      	ldr	r3, [pc, #48]	; (1a003990 <TIMER1_IRQHandler+0x38>)
1a003960:	681a      	ldr	r2, [r3, #0]
1a003962:	f004 010f 	and.w	r1, r4, #15
1a003966:	2301      	movs	r3, #1
1a003968:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a00396a:	421a      	tst	r2, r3
1a00396c:	d00a      	beq.n	1a003984 <TIMER1_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00396e:	1d23      	adds	r3, r4, #4
1a003970:	4a08      	ldr	r2, [pc, #32]	; (1a003994 <TIMER1_IRQHandler+0x3c>)
1a003972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a003976:	2000      	movs	r0, #0
1a003978:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00397a:	b262      	sxtb	r2, r4
1a00397c:	2301      	movs	r3, #1
1a00397e:	4093      	lsls	r3, r2
1a003980:	4a03      	ldr	r2, [pc, #12]	; (1a003990 <TIMER1_IRQHandler+0x38>)
1a003982:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a003984:	3401      	adds	r4, #1
1a003986:	b2e4      	uxtb	r4, r4
void TIMER1_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a003988:	2c03      	cmp	r4, #3
1a00398a:	d9e8      	bls.n	1a00395e <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a00398c:	bd10      	pop	{r4, pc}
1a00398e:	bf00      	nop
1a003990:	40085000 	.word	0x40085000
1a003994:	10000050 	.word	0x10000050

1a003998 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a003998:	b510      	push	{r4, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00399a:	2400      	movs	r4, #0
1a00399c:	e015      	b.n	1a0039ca <TIMER2_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00399e:	4b0c      	ldr	r3, [pc, #48]	; (1a0039d0 <TIMER2_IRQHandler+0x38>)
1a0039a0:	681a      	ldr	r2, [r3, #0]
1a0039a2:	f004 010f 	and.w	r1, r4, #15
1a0039a6:	2301      	movs	r3, #1
1a0039a8:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a0039aa:	421a      	tst	r2, r3
1a0039ac:	d00b      	beq.n	1a0039c6 <TIMER2_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0039ae:	f104 0308 	add.w	r3, r4, #8
1a0039b2:	4a08      	ldr	r2, [pc, #32]	; (1a0039d4 <TIMER2_IRQHandler+0x3c>)
1a0039b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0039b8:	2000      	movs	r0, #0
1a0039ba:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0039bc:	b262      	sxtb	r2, r4
1a0039be:	2301      	movs	r3, #1
1a0039c0:	4093      	lsls	r3, r2
1a0039c2:	4a03      	ldr	r2, [pc, #12]	; (1a0039d0 <TIMER2_IRQHandler+0x38>)
1a0039c4:	6013      	str	r3, [r2, #0]
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0039c6:	3401      	adds	r4, #1
1a0039c8:	b2e4      	uxtb	r4, r4

void TIMER2_IRQHandler( void )
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0039ca:	2c03      	cmp	r4, #3
1a0039cc:	d9e7      	bls.n	1a00399e <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a0039ce:	bd10      	pop	{r4, pc}
1a0039d0:	400c3000 	.word	0x400c3000
1a0039d4:	10000050 	.word	0x10000050

1a0039d8 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0039d8:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0039da:	2400      	movs	r4, #0
1a0039dc:	e015      	b.n	1a003a0a <TIMER3_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0039de:	4b0c      	ldr	r3, [pc, #48]	; (1a003a10 <TIMER3_IRQHandler+0x38>)
1a0039e0:	681a      	ldr	r2, [r3, #0]
1a0039e2:	f004 010f 	and.w	r1, r4, #15
1a0039e6:	2301      	movs	r3, #1
1a0039e8:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a0039ea:	421a      	tst	r2, r3
1a0039ec:	d00b      	beq.n	1a003a06 <TIMER3_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0039ee:	f104 030c 	add.w	r3, r4, #12
1a0039f2:	4a08      	ldr	r2, [pc, #32]	; (1a003a14 <TIMER3_IRQHandler+0x3c>)
1a0039f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0039f8:	2000      	movs	r0, #0
1a0039fa:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0039fc:	b262      	sxtb	r2, r4
1a0039fe:	2301      	movs	r3, #1
1a003a00:	4093      	lsls	r3, r2
1a003a02:	4a03      	ldr	r2, [pc, #12]	; (1a003a10 <TIMER3_IRQHandler+0x38>)
1a003a04:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a003a06:	3401      	adds	r4, #1
1a003a08:	b2e4      	uxtb	r4, r4
void TIMER3_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a003a0a:	2c03      	cmp	r4, #3
1a003a0c:	d9e7      	bls.n	1a0039de <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a003a0e:	bd10      	pop	{r4, pc}
1a003a10:	400c4000 	.word	0x400c4000
1a003a14:	10000050 	.word	0x10000050

1a003a18 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a003a18:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a003a1a:	4d09      	ldr	r5, [pc, #36]	; (1a003a40 <gpioObtainPinInit+0x28>)
1a003a1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a003a20:	182c      	adds	r4, r5, r0
1a003a22:	5c28      	ldrb	r0, [r5, r0]
1a003a24:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a003a26:	7861      	ldrb	r1, [r4, #1]
1a003a28:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a003a2a:	78a2      	ldrb	r2, [r4, #2]
1a003a2c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a003a2e:	78e2      	ldrb	r2, [r4, #3]
1a003a30:	9b02      	ldr	r3, [sp, #8]
1a003a32:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a003a34:	7922      	ldrb	r2, [r4, #4]
1a003a36:	9b03      	ldr	r3, [sp, #12]
1a003a38:	701a      	strb	r2, [r3, #0]
}
1a003a3a:	bc30      	pop	{r4, r5}
1a003a3c:	4770      	bx	lr
1a003a3e:	bf00      	nop
1a003a40:	1a004f20 	.word	0x1a004f20

1a003a44 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a003a44:	b570      	push	{r4, r5, r6, lr}
1a003a46:	b084      	sub	sp, #16
1a003a48:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003a4a:	2300      	movs	r3, #0
1a003a4c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003a50:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003a54:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003a58:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003a5c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003a60:	ab03      	add	r3, sp, #12
1a003a62:	9300      	str	r3, [sp, #0]
1a003a64:	f10d 030b 	add.w	r3, sp, #11
1a003a68:	9301      	str	r3, [sp, #4]
1a003a6a:	f10d 010f 	add.w	r1, sp, #15
1a003a6e:	f10d 020e 	add.w	r2, sp, #14
1a003a72:	f10d 030d 	add.w	r3, sp, #13
1a003a76:	f7ff ffcf 	bl	1a003a18 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a003a7a:	2c05      	cmp	r4, #5
1a003a7c:	f200 80a8 	bhi.w	1a003bd0 <gpioInit+0x18c>
1a003a80:	e8df f004 	tbb	[pc, r4]
1a003a84:	46278408 	.word	0x46278408
1a003a88:	0365      	.short	0x0365

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a003a8a:	4853      	ldr	r0, [pc, #332]	; (1a003bd8 <gpioInit+0x194>)
1a003a8c:	f7ff fccc 	bl	1a003428 <Chip_GPIO_Init>
/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{

   bool_t ret_val     = 1;
1a003a90:	2001      	movs	r0, #1
   switch(config) {

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
      break;
1a003a92:	e09e      	b.n	1a003bd2 <gpioInit+0x18e>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a003a94:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003a98:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003a9c:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a003aa0:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003aa4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003aa8:	494c      	ldr	r1, [pc, #304]	; (1a003bdc <gpioInit+0x198>)
1a003aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003aae:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003ab2:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003ab6:	2001      	movs	r0, #1
1a003ab8:	fa00 f402 	lsl.w	r4, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a003abc:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a003ac0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003ac4:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a003ac8:	ea22 0204 	bic.w	r2, r2, r4
1a003acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003ad0:	e07f      	b.n	1a003bd2 <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a003ad2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003ad6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003ada:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a003ade:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003ae2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003ae6:	493d      	ldr	r1, [pc, #244]	; (1a003bdc <gpioInit+0x198>)
1a003ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003aec:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003af0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003af4:	2001      	movs	r0, #1
1a003af6:	fa00 f402 	lsl.w	r4, r0, r2
1a003afa:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a003afe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003b02:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a003b06:	ea22 0204 	bic.w	r2, r2, r4
1a003b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003b0e:	e060      	b.n	1a003bd2 <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a003b10:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003b14:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003b18:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a003b1c:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003b20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003b24:	492d      	ldr	r1, [pc, #180]	; (1a003bdc <gpioInit+0x198>)
1a003b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003b2a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003b2e:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003b32:	2001      	movs	r0, #1
1a003b34:	fa00 f402 	lsl.w	r4, r0, r2
1a003b38:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a003b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003b40:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a003b44:	ea22 0204 	bic.w	r2, r2, r4
1a003b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003b4c:	e041      	b.n	1a003bd2 <gpioInit+0x18e>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a003b4e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003b52:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003b56:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a003b5a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003b5e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003b62:	491e      	ldr	r1, [pc, #120]	; (1a003bdc <gpioInit+0x198>)
1a003b64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003b68:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003b6c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003b70:	2001      	movs	r0, #1
1a003b72:	fa00 f402 	lsl.w	r4, r0, r2
1a003b76:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a003b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003b7e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a003b82:	ea22 0204 	bic.w	r2, r2, r4
1a003b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003b8a:	e022      	b.n	1a003bd2 <gpioInit+0x18e>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a003b8c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003b90:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003b94:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a003b98:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003b9c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003ba0:	490e      	ldr	r1, [pc, #56]	; (1a003bdc <gpioInit+0x198>)
1a003ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a003ba6:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003baa:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a003bae:	b25a      	sxtb	r2, r3
1a003bb0:	2001      	movs	r0, #1
1a003bb2:	fa00 f602 	lsl.w	r6, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a003bb6:	4a08      	ldr	r2, [pc, #32]	; (1a003bd8 <gpioInit+0x194>)
1a003bb8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003bbc:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
1a003bc0:	4331      	orrs	r1, r6
1a003bc2:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a003bc6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003bca:	2100      	movs	r1, #0
1a003bcc:	54d1      	strb	r1, [r2, r3]
1a003bce:	e000      	b.n	1a003bd2 <gpioInit+0x18e>
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
      break;

   default:
      ret_val = 0;
1a003bd0:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a003bd2:	b004      	add	sp, #16
1a003bd4:	bd70      	pop	{r4, r5, r6, pc}
1a003bd6:	bf00      	nop
1a003bd8:	400f4000 	.word	0x400f4000
1a003bdc:	40086000 	.word	0x40086000

1a003be0 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a003be0:	b510      	push	{r4, lr}
1a003be2:	b084      	sub	sp, #16
1a003be4:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003be6:	2300      	movs	r3, #0
1a003be8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003bec:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003bf0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003bf4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003bf8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003bfc:	ab03      	add	r3, sp, #12
1a003bfe:	9300      	str	r3, [sp, #0]
1a003c00:	f10d 030b 	add.w	r3, sp, #11
1a003c04:	9301      	str	r3, [sp, #4]
1a003c06:	f10d 010f 	add.w	r1, sp, #15
1a003c0a:	f10d 020e 	add.w	r2, sp, #14
1a003c0e:	f10d 030d 	add.w	r3, sp, #13
1a003c12:	f7ff ff01 	bl	1a003a18 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a003c16:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a003c1a:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a003c1e:	3400      	adds	r4, #0
1a003c20:	bf18      	it	ne
1a003c22:	2401      	movne	r4, #1
1a003c24:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a003c28:	4a02      	ldr	r2, [pc, #8]	; (1a003c34 <gpioWrite+0x54>)
1a003c2a:	54d4      	strb	r4, [r2, r3]

   return ret_val;
}
1a003c2c:	2001      	movs	r0, #1
1a003c2e:	b004      	add	sp, #16
1a003c30:	bd10      	pop	{r4, pc}
1a003c32:	bf00      	nop
1a003c34:	400f4000 	.word	0x400f4000

1a003c38 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a003c38:	b500      	push	{lr}
1a003c3a:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003c3c:	2300      	movs	r3, #0
1a003c3e:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003c42:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003c46:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003c4a:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003c4e:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003c52:	ab03      	add	r3, sp, #12
1a003c54:	9300      	str	r3, [sp, #0]
1a003c56:	f10d 030b 	add.w	r3, sp, #11
1a003c5a:	9301      	str	r3, [sp, #4]
1a003c5c:	f10d 010f 	add.w	r1, sp, #15
1a003c60:	f10d 020e 	add.w	r2, sp, #14
1a003c64:	f10d 030d 	add.w	r3, sp, #13
1a003c68:	f7ff fed6 	bl	1a003a18 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a003c6c:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a003c70:	f89d 300b 	ldrb.w	r3, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a003c74:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a003c78:	4a04      	ldr	r2, [pc, #16]	; (1a003c8c <gpioRead+0x54>)
1a003c7a:	5cd3      	ldrb	r3, [r2, r3]
1a003c7c:	f013 0fff 	tst.w	r3, #255	; 0xff

   return ret_val;
}
1a003c80:	bf14      	ite	ne
1a003c82:	2001      	movne	r0, #1
1a003c84:	2000      	moveq	r0, #0
1a003c86:	b005      	add	sp, #20
1a003c88:	f85d fb04 	ldr.w	pc, [sp], #4
1a003c8c:	400f4000 	.word	0x400f4000

1a003c90 <gpioToggle>:
   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin )
{
1a003c90:	b510      	push	{r4, lr}
1a003c92:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a003c94:	f7ff ffd0 	bl	1a003c38 <gpioRead>
1a003c98:	fab0 f180 	clz	r1, r0
1a003c9c:	0949      	lsrs	r1, r1, #5
1a003c9e:	4620      	mov	r0, r4
1a003ca0:	f7ff ff9e 	bl	1a003be0 <gpioWrite>
}
1a003ca4:	bd10      	pop	{r4, pc}
1a003ca6:	bf00      	nop

1a003ca8 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003ca8:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003caa:	4b04      	ldr	r3, [pc, #16]	; (1a003cbc <USB0_IRQHandler+0x14>)
1a003cac:	681b      	ldr	r3, [r3, #0]
1a003cae:	681b      	ldr	r3, [r3, #0]
1a003cb0:	68db      	ldr	r3, [r3, #12]
1a003cb2:	4a03      	ldr	r2, [pc, #12]	; (1a003cc0 <USB0_IRQHandler+0x18>)
1a003cb4:	6810      	ldr	r0, [r2, #0]
1a003cb6:	4798      	blx	r3
1a003cb8:	bd08      	pop	{r3, pc}
1a003cba:	bf00      	nop
1a003cbc:	10002d0c 	.word	0x10002d0c
1a003cc0:	10002c04 	.word	0x10002c04

1a003cc4 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003cc4:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003cc6:	f7ff fafd 	bl	1a0032c4 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003cca:	4b3a      	ldr	r3, [pc, #232]	; (1a003db4 <boardInit+0xf0>)
1a003ccc:	6818      	ldr	r0, [r3, #0]
1a003cce:	f7ff fc63 	bl	1a003598 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a003cd2:	2001      	movs	r0, #1
1a003cd4:	2100      	movs	r1, #0
1a003cd6:	f7ff fdf7 	bl	1a0038c8 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a003cda:	2000      	movs	r0, #0
1a003cdc:	2105      	movs	r1, #5
1a003cde:	f7ff feb1 	bl	1a003a44 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a003ce2:	2026      	movs	r0, #38	; 0x26
1a003ce4:	2100      	movs	r1, #0
1a003ce6:	f7ff fead 	bl	1a003a44 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a003cea:	2027      	movs	r0, #39	; 0x27
1a003cec:	2100      	movs	r1, #0
1a003cee:	f7ff fea9 	bl	1a003a44 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a003cf2:	2028      	movs	r0, #40	; 0x28
1a003cf4:	2100      	movs	r1, #0
1a003cf6:	f7ff fea5 	bl	1a003a44 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a003cfa:	2029      	movs	r0, #41	; 0x29
1a003cfc:	2100      	movs	r1, #0
1a003cfe:	f7ff fea1 	bl	1a003a44 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a003d02:	202a      	movs	r0, #42	; 0x2a
1a003d04:	2101      	movs	r1, #1
1a003d06:	f7ff fe9d 	bl	1a003a44 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a003d0a:	202b      	movs	r0, #43	; 0x2b
1a003d0c:	2101      	movs	r1, #1
1a003d0e:	f7ff fe99 	bl	1a003a44 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a003d12:	202c      	movs	r0, #44	; 0x2c
1a003d14:	2101      	movs	r1, #1
1a003d16:	f7ff fe95 	bl	1a003a44 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a003d1a:	202d      	movs	r0, #45	; 0x2d
1a003d1c:	2101      	movs	r1, #1
1a003d1e:	f7ff fe91 	bl	1a003a44 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a003d22:	202e      	movs	r0, #46	; 0x2e
1a003d24:	2101      	movs	r1, #1
1a003d26:	f7ff fe8d 	bl	1a003a44 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a003d2a:	202f      	movs	r0, #47	; 0x2f
1a003d2c:	2101      	movs	r1, #1
1a003d2e:	f7ff fe89 	bl	1a003a44 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a003d32:	2030      	movs	r0, #48	; 0x30
1a003d34:	2100      	movs	r1, #0
1a003d36:	f7ff fe85 	bl	1a003a44 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a003d3a:	2031      	movs	r0, #49	; 0x31
1a003d3c:	2100      	movs	r1, #0
1a003d3e:	f7ff fe81 	bl	1a003a44 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a003d42:	2032      	movs	r0, #50	; 0x32
1a003d44:	2100      	movs	r1, #0
1a003d46:	f7ff fe7d 	bl	1a003a44 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a003d4a:	2033      	movs	r0, #51	; 0x33
1a003d4c:	2100      	movs	r1, #0
1a003d4e:	f7ff fe79 	bl	1a003a44 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a003d52:	2034      	movs	r0, #52	; 0x34
1a003d54:	2100      	movs	r1, #0
1a003d56:	f7ff fe75 	bl	1a003a44 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a003d5a:	2035      	movs	r0, #53	; 0x35
1a003d5c:	2100      	movs	r1, #0
1a003d5e:	f7ff fe71 	bl	1a003a44 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a003d62:	2036      	movs	r0, #54	; 0x36
1a003d64:	2100      	movs	r1, #0
1a003d66:	f7ff fe6d 	bl	1a003a44 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a003d6a:	2037      	movs	r0, #55	; 0x37
1a003d6c:	2100      	movs	r1, #0
1a003d6e:	f7ff fe69 	bl	1a003a44 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a003d72:	2038      	movs	r0, #56	; 0x38
1a003d74:	2101      	movs	r1, #1
1a003d76:	f7ff fe65 	bl	1a003a44 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a003d7a:	2039      	movs	r0, #57	; 0x39
1a003d7c:	2101      	movs	r1, #1
1a003d7e:	f7ff fe61 	bl	1a003a44 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a003d82:	203a      	movs	r0, #58	; 0x3a
1a003d84:	2101      	movs	r1, #1
1a003d86:	f7ff fe5d 	bl	1a003a44 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a003d8a:	203b      	movs	r0, #59	; 0x3b
1a003d8c:	2101      	movs	r1, #1
1a003d8e:	f7ff fe59 	bl	1a003a44 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a003d92:	203c      	movs	r0, #60	; 0x3c
1a003d94:	2101      	movs	r1, #1
1a003d96:	f7ff fe55 	bl	1a003a44 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a003d9a:	203d      	movs	r0, #61	; 0x3d
1a003d9c:	2101      	movs	r1, #1
1a003d9e:	f7ff fe51 	bl	1a003a44 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a003da2:	203e      	movs	r0, #62	; 0x3e
1a003da4:	2101      	movs	r1, #1
1a003da6:	f7ff fe4d 	bl	1a003a44 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a003daa:	203f      	movs	r0, #63	; 0x3f
1a003dac:	2101      	movs	r1, #1
1a003dae:	f7ff fe49 	bl	1a003a44 <gpioInit>
1a003db2:	bd08      	pop	{r3, pc}
1a003db4:	10002d08 	.word	0x10002d08

1a003db8 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a003db8:	2301      	movs	r3, #1
1a003dba:	4083      	lsls	r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a003dbc:	4a01      	ldr	r2, [pc, #4]	; (1a003dc4 <clearInterrupt+0xc>)
1a003dbe:	6253      	str	r3, [r2, #36]	; 0x24
1a003dc0:	4770      	bx	lr
1a003dc2:	bf00      	nop
1a003dc4:	40087000 	.word	0x40087000

1a003dc8 <serveInterrupt>:
}

static void serveInterrupt(uint8_t irqChannel)
{
1a003dc8:	b570      	push	{r4, r5, r6, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a003dca:	4b13      	ldr	r3, [pc, #76]	; (1a003e18 <serveInterrupt+0x50>)
1a003dcc:	5c1b      	ldrb	r3, [r3, r0]
 * @param	pPININT	: The base address of Pin interrupt block
 * @return	PININT states (bit n = high) with a latched rise state detected
 */
STATIC INLINE uint32_t Chip_PININT_GetRiseStates(LPC_PIN_INT_T *pPININT)
{
	return pPININT->RISE;
1a003dce:	4a13      	ldr	r2, [pc, #76]	; (1a003e1c <serveInterrupt+0x54>)
1a003dd0:	69d2      	ldr	r2, [r2, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a003dd2:	2401      	movs	r4, #1
1a003dd4:	4084      	lsls	r4, r0
1a003dd6:	4214      	tst	r4, r2
1a003dd8:	d00a      	beq.n	1a003df0 <serveInterrupt+0x28>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a003dda:	4a11      	ldr	r2, [pc, #68]	; (1a003e20 <serveInterrupt+0x58>)
1a003ddc:	6892      	ldr	r2, [r2, #8]
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly

      /* Save actual timer count in echoRiseTime */
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a003dde:	eb03 0343 	add.w	r3, r3, r3, lsl #1
1a003de2:	00db      	lsls	r3, r3, #3
1a003de4:	490f      	ldr	r1, [pc, #60]	; (1a003e24 <serveInterrupt+0x5c>)
1a003de6:	440b      	add	r3, r1
1a003de8:	605a      	str	r2, [r3, #4]
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearRiseStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->RISE = pins;
1a003dea:	4b0c      	ldr	r3, [pc, #48]	; (1a003e1c <serveInterrupt+0x54>)
1a003dec:	61dc      	str	r4, [r3, #28]
1a003dee:	e00f      	b.n	1a003e10 <serveInterrupt+0x48>
1a003df0:	4a0b      	ldr	r2, [pc, #44]	; (1a003e20 <serveInterrupt+0x58>)
1a003df2:	6891      	ldr	r1, [r2, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a003df4:	4d0b      	ldr	r5, [pc, #44]	; (1a003e24 <serveInterrupt+0x5c>)
1a003df6:	005e      	lsls	r6, r3, #1
1a003df8:	18f2      	adds	r2, r6, r3
1a003dfa:	00d2      	lsls	r2, r2, #3
1a003dfc:	442a      	add	r2, r5
1a003dfe:	6091      	str	r1, [r2, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a003e00:	6852      	ldr	r2, [r2, #4]
1a003e02:	1a89      	subs	r1, r1, r2
1a003e04:	4433      	add	r3, r6
1a003e06:	00db      	lsls	r3, r3, #3
1a003e08:	442b      	add	r3, r5
1a003e0a:	60d9      	str	r1, [r3, #12]
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearFallStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->FALL = pins;
1a003e0c:	4b03      	ldr	r3, [pc, #12]	; (1a003e1c <serveInterrupt+0x54>)
1a003e0e:	621c      	str	r4, [r3, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a003e10:	f7ff ffd2 	bl	1a003db8 <clearInterrupt>
1a003e14:	bd70      	pop	{r4, r5, r6, pc}
1a003e16:	bf00      	nop
1a003e18:	1a005060 	.word	0x1a005060
1a003e1c:	40087000 	.word	0x40087000
1a003e20:	40084000 	.word	0x40084000
1a003e24:	10000090 	.word	0x10000090

1a003e28 <GPIO0_IRQHandler>:
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifdef SAPI_USE_INTERRUPTS
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a003e28:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a003e2a:	2000      	movs	r0, #0
1a003e2c:	f7ff ffcc 	bl	1a003dc8 <serveInterrupt>
1a003e30:	bd08      	pop	{r3, pc}
1a003e32:	bf00      	nop

1a003e34 <GPIO1_IRQHandler>:
}

void GPIO1_IRQHandler(void)
{
1a003e34:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a003e36:	2001      	movs	r0, #1
1a003e38:	f7ff ffc6 	bl	1a003dc8 <serveInterrupt>
1a003e3c:	bd08      	pop	{r3, pc}
1a003e3e:	bf00      	nop

1a003e40 <GPIO2_IRQHandler>:
}

void GPIO2_IRQHandler(void)
{
1a003e40:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a003e42:	2002      	movs	r0, #2
1a003e44:	f7ff ffc0 	bl	1a003dc8 <serveInterrupt>
1a003e48:	bd08      	pop	{r3, pc}
1a003e4a:	bf00      	nop

1a003e4c <__aeabi_uldivmod>:
1a003e4c:	b953      	cbnz	r3, 1a003e64 <__aeabi_uldivmod+0x18>
1a003e4e:	b94a      	cbnz	r2, 1a003e64 <__aeabi_uldivmod+0x18>
1a003e50:	2900      	cmp	r1, #0
1a003e52:	bf08      	it	eq
1a003e54:	2800      	cmpeq	r0, #0
1a003e56:	bf1c      	itt	ne
1a003e58:	f04f 31ff 	movne.w	r1, #4294967295
1a003e5c:	f04f 30ff 	movne.w	r0, #4294967295
1a003e60:	f000 b83c 	b.w	1a003edc <__aeabi_idiv0>
1a003e64:	b082      	sub	sp, #8
1a003e66:	46ec      	mov	ip, sp
1a003e68:	e92d 5000 	stmdb	sp!, {ip, lr}
1a003e6c:	f000 f81e 	bl	1a003eac <__gnu_uldivmod_helper>
1a003e70:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003e74:	b002      	add	sp, #8
1a003e76:	bc0c      	pop	{r2, r3}
1a003e78:	4770      	bx	lr
1a003e7a:	bf00      	nop

1a003e7c <__gnu_ldivmod_helper>:
1a003e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003e80:	9c06      	ldr	r4, [sp, #24]
1a003e82:	4615      	mov	r5, r2
1a003e84:	4606      	mov	r6, r0
1a003e86:	460f      	mov	r7, r1
1a003e88:	4698      	mov	r8, r3
1a003e8a:	f000 f829 	bl	1a003ee0 <__divdi3>
1a003e8e:	fb05 f301 	mul.w	r3, r5, r1
1a003e92:	fb00 3808 	mla	r8, r0, r8, r3
1a003e96:	fba5 2300 	umull	r2, r3, r5, r0
1a003e9a:	1ab2      	subs	r2, r6, r2
1a003e9c:	4443      	add	r3, r8
1a003e9e:	eb67 0303 	sbc.w	r3, r7, r3
1a003ea2:	e9c4 2300 	strd	r2, r3, [r4]
1a003ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003eaa:	bf00      	nop

1a003eac <__gnu_uldivmod_helper>:
1a003eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003eb0:	9c06      	ldr	r4, [sp, #24]
1a003eb2:	4690      	mov	r8, r2
1a003eb4:	4606      	mov	r6, r0
1a003eb6:	460f      	mov	r7, r1
1a003eb8:	461d      	mov	r5, r3
1a003eba:	f000 f95f 	bl	1a00417c <__udivdi3>
1a003ebe:	fb00 f505 	mul.w	r5, r0, r5
1a003ec2:	fba0 2308 	umull	r2, r3, r0, r8
1a003ec6:	fb08 5501 	mla	r5, r8, r1, r5
1a003eca:	1ab2      	subs	r2, r6, r2
1a003ecc:	442b      	add	r3, r5
1a003ece:	eb67 0303 	sbc.w	r3, r7, r3
1a003ed2:	e9c4 2300 	strd	r2, r3, [r4]
1a003ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003eda:	bf00      	nop

1a003edc <__aeabi_idiv0>:
1a003edc:	4770      	bx	lr
1a003ede:	bf00      	nop

1a003ee0 <__divdi3>:
1a003ee0:	2900      	cmp	r1, #0
1a003ee2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a003ee6:	f2c0 80a6 	blt.w	1a004036 <__divdi3+0x156>
1a003eea:	2600      	movs	r6, #0
1a003eec:	2b00      	cmp	r3, #0
1a003eee:	f2c0 809c 	blt.w	1a00402a <__divdi3+0x14a>
1a003ef2:	4688      	mov	r8, r1
1a003ef4:	4694      	mov	ip, r2
1a003ef6:	469e      	mov	lr, r3
1a003ef8:	4615      	mov	r5, r2
1a003efa:	4604      	mov	r4, r0
1a003efc:	460f      	mov	r7, r1
1a003efe:	2b00      	cmp	r3, #0
1a003f00:	d13d      	bne.n	1a003f7e <__divdi3+0x9e>
1a003f02:	428a      	cmp	r2, r1
1a003f04:	d959      	bls.n	1a003fba <__divdi3+0xda>
1a003f06:	fab2 f382 	clz	r3, r2
1a003f0a:	b13b      	cbz	r3, 1a003f1c <__divdi3+0x3c>
1a003f0c:	f1c3 0220 	rsb	r2, r3, #32
1a003f10:	409f      	lsls	r7, r3
1a003f12:	fa20 f202 	lsr.w	r2, r0, r2
1a003f16:	409d      	lsls	r5, r3
1a003f18:	4317      	orrs	r7, r2
1a003f1a:	409c      	lsls	r4, r3
1a003f1c:	0c29      	lsrs	r1, r5, #16
1a003f1e:	0c22      	lsrs	r2, r4, #16
1a003f20:	fbb7 fef1 	udiv	lr, r7, r1
1a003f24:	b2a8      	uxth	r0, r5
1a003f26:	fb01 771e 	mls	r7, r1, lr, r7
1a003f2a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a003f2e:	fb00 f30e 	mul.w	r3, r0, lr
1a003f32:	42bb      	cmp	r3, r7
1a003f34:	d90a      	bls.n	1a003f4c <__divdi3+0x6c>
1a003f36:	197f      	adds	r7, r7, r5
1a003f38:	f10e 32ff 	add.w	r2, lr, #4294967295
1a003f3c:	f080 8105 	bcs.w	1a00414a <__divdi3+0x26a>
1a003f40:	42bb      	cmp	r3, r7
1a003f42:	f240 8102 	bls.w	1a00414a <__divdi3+0x26a>
1a003f46:	f1ae 0e02 	sub.w	lr, lr, #2
1a003f4a:	442f      	add	r7, r5
1a003f4c:	1aff      	subs	r7, r7, r3
1a003f4e:	b2a4      	uxth	r4, r4
1a003f50:	fbb7 f3f1 	udiv	r3, r7, r1
1a003f54:	fb01 7713 	mls	r7, r1, r3, r7
1a003f58:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a003f5c:	fb00 f003 	mul.w	r0, r0, r3
1a003f60:	42b8      	cmp	r0, r7
1a003f62:	d908      	bls.n	1a003f76 <__divdi3+0x96>
1a003f64:	197f      	adds	r7, r7, r5
1a003f66:	f103 32ff 	add.w	r2, r3, #4294967295
1a003f6a:	f080 80f0 	bcs.w	1a00414e <__divdi3+0x26e>
1a003f6e:	42b8      	cmp	r0, r7
1a003f70:	f240 80ed 	bls.w	1a00414e <__divdi3+0x26e>
1a003f74:	3b02      	subs	r3, #2
1a003f76:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a003f7a:	2200      	movs	r2, #0
1a003f7c:	e003      	b.n	1a003f86 <__divdi3+0xa6>
1a003f7e:	428b      	cmp	r3, r1
1a003f80:	d90f      	bls.n	1a003fa2 <__divdi3+0xc2>
1a003f82:	2200      	movs	r2, #0
1a003f84:	4613      	mov	r3, r2
1a003f86:	1c34      	adds	r4, r6, #0
1a003f88:	bf18      	it	ne
1a003f8a:	2401      	movne	r4, #1
1a003f8c:	4260      	negs	r0, r4
1a003f8e:	f04f 0500 	mov.w	r5, #0
1a003f92:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a003f96:	4058      	eors	r0, r3
1a003f98:	4051      	eors	r1, r2
1a003f9a:	1900      	adds	r0, r0, r4
1a003f9c:	4169      	adcs	r1, r5
1a003f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a003fa2:	fab3 f283 	clz	r2, r3
1a003fa6:	2a00      	cmp	r2, #0
1a003fa8:	f040 8086 	bne.w	1a0040b8 <__divdi3+0x1d8>
1a003fac:	428b      	cmp	r3, r1
1a003fae:	d302      	bcc.n	1a003fb6 <__divdi3+0xd6>
1a003fb0:	4584      	cmp	ip, r0
1a003fb2:	f200 80db 	bhi.w	1a00416c <__divdi3+0x28c>
1a003fb6:	2301      	movs	r3, #1
1a003fb8:	e7e5      	b.n	1a003f86 <__divdi3+0xa6>
1a003fba:	b912      	cbnz	r2, 1a003fc2 <__divdi3+0xe2>
1a003fbc:	2301      	movs	r3, #1
1a003fbe:	fbb3 f5f2 	udiv	r5, r3, r2
1a003fc2:	fab5 f085 	clz	r0, r5
1a003fc6:	2800      	cmp	r0, #0
1a003fc8:	d13b      	bne.n	1a004042 <__divdi3+0x162>
1a003fca:	1b78      	subs	r0, r7, r5
1a003fcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003fd0:	fa1f fc85 	uxth.w	ip, r5
1a003fd4:	2201      	movs	r2, #1
1a003fd6:	fbb0 f8fe 	udiv	r8, r0, lr
1a003fda:	0c21      	lsrs	r1, r4, #16
1a003fdc:	fb0e 0718 	mls	r7, lr, r8, r0
1a003fe0:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a003fe4:	fb0c f308 	mul.w	r3, ip, r8
1a003fe8:	42bb      	cmp	r3, r7
1a003fea:	d907      	bls.n	1a003ffc <__divdi3+0x11c>
1a003fec:	197f      	adds	r7, r7, r5
1a003fee:	f108 31ff 	add.w	r1, r8, #4294967295
1a003ff2:	d202      	bcs.n	1a003ffa <__divdi3+0x11a>
1a003ff4:	42bb      	cmp	r3, r7
1a003ff6:	f200 80bd 	bhi.w	1a004174 <__divdi3+0x294>
1a003ffa:	4688      	mov	r8, r1
1a003ffc:	1aff      	subs	r7, r7, r3
1a003ffe:	b2a4      	uxth	r4, r4
1a004000:	fbb7 f3fe 	udiv	r3, r7, lr
1a004004:	fb0e 7713 	mls	r7, lr, r3, r7
1a004008:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a00400c:	fb0c fc03 	mul.w	ip, ip, r3
1a004010:	45bc      	cmp	ip, r7
1a004012:	d907      	bls.n	1a004024 <__divdi3+0x144>
1a004014:	197f      	adds	r7, r7, r5
1a004016:	f103 31ff 	add.w	r1, r3, #4294967295
1a00401a:	d202      	bcs.n	1a004022 <__divdi3+0x142>
1a00401c:	45bc      	cmp	ip, r7
1a00401e:	f200 80a7 	bhi.w	1a004170 <__divdi3+0x290>
1a004022:	460b      	mov	r3, r1
1a004024:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a004028:	e7ad      	b.n	1a003f86 <__divdi3+0xa6>
1a00402a:	4252      	negs	r2, r2
1a00402c:	ea6f 0606 	mvn.w	r6, r6
1a004030:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a004034:	e75d      	b.n	1a003ef2 <__divdi3+0x12>
1a004036:	4240      	negs	r0, r0
1a004038:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a00403c:	f04f 36ff 	mov.w	r6, #4294967295
1a004040:	e754      	b.n	1a003eec <__divdi3+0xc>
1a004042:	f1c0 0220 	rsb	r2, r0, #32
1a004046:	fa24 f102 	lsr.w	r1, r4, r2
1a00404a:	fa07 f300 	lsl.w	r3, r7, r0
1a00404e:	4085      	lsls	r5, r0
1a004050:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004054:	40d7      	lsrs	r7, r2
1a004056:	4319      	orrs	r1, r3
1a004058:	fbb7 f2fe 	udiv	r2, r7, lr
1a00405c:	0c0b      	lsrs	r3, r1, #16
1a00405e:	fb0e 7712 	mls	r7, lr, r2, r7
1a004062:	fa1f fc85 	uxth.w	ip, r5
1a004066:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a00406a:	fb0c f702 	mul.w	r7, ip, r2
1a00406e:	429f      	cmp	r7, r3
1a004070:	fa04 f400 	lsl.w	r4, r4, r0
1a004074:	d907      	bls.n	1a004086 <__divdi3+0x1a6>
1a004076:	195b      	adds	r3, r3, r5
1a004078:	f102 30ff 	add.w	r0, r2, #4294967295
1a00407c:	d274      	bcs.n	1a004168 <__divdi3+0x288>
1a00407e:	429f      	cmp	r7, r3
1a004080:	d972      	bls.n	1a004168 <__divdi3+0x288>
1a004082:	3a02      	subs	r2, #2
1a004084:	442b      	add	r3, r5
1a004086:	1bdf      	subs	r7, r3, r7
1a004088:	b289      	uxth	r1, r1
1a00408a:	fbb7 f8fe 	udiv	r8, r7, lr
1a00408e:	fb0e 7318 	mls	r3, lr, r8, r7
1a004092:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a004096:	fb0c f708 	mul.w	r7, ip, r8
1a00409a:	429f      	cmp	r7, r3
1a00409c:	d908      	bls.n	1a0040b0 <__divdi3+0x1d0>
1a00409e:	195b      	adds	r3, r3, r5
1a0040a0:	f108 31ff 	add.w	r1, r8, #4294967295
1a0040a4:	d25c      	bcs.n	1a004160 <__divdi3+0x280>
1a0040a6:	429f      	cmp	r7, r3
1a0040a8:	d95a      	bls.n	1a004160 <__divdi3+0x280>
1a0040aa:	f1a8 0802 	sub.w	r8, r8, #2
1a0040ae:	442b      	add	r3, r5
1a0040b0:	1bd8      	subs	r0, r3, r7
1a0040b2:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a0040b6:	e78e      	b.n	1a003fd6 <__divdi3+0xf6>
1a0040b8:	f1c2 0320 	rsb	r3, r2, #32
1a0040bc:	fa2c f103 	lsr.w	r1, ip, r3
1a0040c0:	fa0e fe02 	lsl.w	lr, lr, r2
1a0040c4:	fa20 f703 	lsr.w	r7, r0, r3
1a0040c8:	ea41 0e0e 	orr.w	lr, r1, lr
1a0040cc:	fa08 f002 	lsl.w	r0, r8, r2
1a0040d0:	fa28 f103 	lsr.w	r1, r8, r3
1a0040d4:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a0040d8:	4338      	orrs	r0, r7
1a0040da:	fbb1 f8f5 	udiv	r8, r1, r5
1a0040de:	0c03      	lsrs	r3, r0, #16
1a0040e0:	fb05 1118 	mls	r1, r5, r8, r1
1a0040e4:	fa1f f78e 	uxth.w	r7, lr
1a0040e8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a0040ec:	fb07 f308 	mul.w	r3, r7, r8
1a0040f0:	428b      	cmp	r3, r1
1a0040f2:	fa0c fc02 	lsl.w	ip, ip, r2
1a0040f6:	d909      	bls.n	1a00410c <__divdi3+0x22c>
1a0040f8:	eb11 010e 	adds.w	r1, r1, lr
1a0040fc:	f108 39ff 	add.w	r9, r8, #4294967295
1a004100:	d230      	bcs.n	1a004164 <__divdi3+0x284>
1a004102:	428b      	cmp	r3, r1
1a004104:	d92e      	bls.n	1a004164 <__divdi3+0x284>
1a004106:	f1a8 0802 	sub.w	r8, r8, #2
1a00410a:	4471      	add	r1, lr
1a00410c:	1ac9      	subs	r1, r1, r3
1a00410e:	b280      	uxth	r0, r0
1a004110:	fbb1 f3f5 	udiv	r3, r1, r5
1a004114:	fb05 1113 	mls	r1, r5, r3, r1
1a004118:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a00411c:	fb07 f703 	mul.w	r7, r7, r3
1a004120:	428f      	cmp	r7, r1
1a004122:	d908      	bls.n	1a004136 <__divdi3+0x256>
1a004124:	eb11 010e 	adds.w	r1, r1, lr
1a004128:	f103 30ff 	add.w	r0, r3, #4294967295
1a00412c:	d216      	bcs.n	1a00415c <__divdi3+0x27c>
1a00412e:	428f      	cmp	r7, r1
1a004130:	d914      	bls.n	1a00415c <__divdi3+0x27c>
1a004132:	3b02      	subs	r3, #2
1a004134:	4471      	add	r1, lr
1a004136:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00413a:	1bc9      	subs	r1, r1, r7
1a00413c:	fba3 890c 	umull	r8, r9, r3, ip
1a004140:	4549      	cmp	r1, r9
1a004142:	d309      	bcc.n	1a004158 <__divdi3+0x278>
1a004144:	d005      	beq.n	1a004152 <__divdi3+0x272>
1a004146:	2200      	movs	r2, #0
1a004148:	e71d      	b.n	1a003f86 <__divdi3+0xa6>
1a00414a:	4696      	mov	lr, r2
1a00414c:	e6fe      	b.n	1a003f4c <__divdi3+0x6c>
1a00414e:	4613      	mov	r3, r2
1a004150:	e711      	b.n	1a003f76 <__divdi3+0x96>
1a004152:	4094      	lsls	r4, r2
1a004154:	4544      	cmp	r4, r8
1a004156:	d2f6      	bcs.n	1a004146 <__divdi3+0x266>
1a004158:	3b01      	subs	r3, #1
1a00415a:	e7f4      	b.n	1a004146 <__divdi3+0x266>
1a00415c:	4603      	mov	r3, r0
1a00415e:	e7ea      	b.n	1a004136 <__divdi3+0x256>
1a004160:	4688      	mov	r8, r1
1a004162:	e7a5      	b.n	1a0040b0 <__divdi3+0x1d0>
1a004164:	46c8      	mov	r8, r9
1a004166:	e7d1      	b.n	1a00410c <__divdi3+0x22c>
1a004168:	4602      	mov	r2, r0
1a00416a:	e78c      	b.n	1a004086 <__divdi3+0x1a6>
1a00416c:	4613      	mov	r3, r2
1a00416e:	e70a      	b.n	1a003f86 <__divdi3+0xa6>
1a004170:	3b02      	subs	r3, #2
1a004172:	e757      	b.n	1a004024 <__divdi3+0x144>
1a004174:	f1a8 0802 	sub.w	r8, r8, #2
1a004178:	442f      	add	r7, r5
1a00417a:	e73f      	b.n	1a003ffc <__divdi3+0x11c>

1a00417c <__udivdi3>:
1a00417c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004180:	2b00      	cmp	r3, #0
1a004182:	d144      	bne.n	1a00420e <__udivdi3+0x92>
1a004184:	428a      	cmp	r2, r1
1a004186:	4615      	mov	r5, r2
1a004188:	4604      	mov	r4, r0
1a00418a:	d94f      	bls.n	1a00422c <__udivdi3+0xb0>
1a00418c:	fab2 f782 	clz	r7, r2
1a004190:	460e      	mov	r6, r1
1a004192:	b14f      	cbz	r7, 1a0041a8 <__udivdi3+0x2c>
1a004194:	f1c7 0320 	rsb	r3, r7, #32
1a004198:	40b9      	lsls	r1, r7
1a00419a:	fa20 f603 	lsr.w	r6, r0, r3
1a00419e:	fa02 f507 	lsl.w	r5, r2, r7
1a0041a2:	430e      	orrs	r6, r1
1a0041a4:	fa00 f407 	lsl.w	r4, r0, r7
1a0041a8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0041ac:	0c23      	lsrs	r3, r4, #16
1a0041ae:	fbb6 f0fe 	udiv	r0, r6, lr
1a0041b2:	b2af      	uxth	r7, r5
1a0041b4:	fb0e 6110 	mls	r1, lr, r0, r6
1a0041b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0041bc:	fb07 f100 	mul.w	r1, r7, r0
1a0041c0:	4299      	cmp	r1, r3
1a0041c2:	d909      	bls.n	1a0041d8 <__udivdi3+0x5c>
1a0041c4:	195b      	adds	r3, r3, r5
1a0041c6:	f100 32ff 	add.w	r2, r0, #4294967295
1a0041ca:	f080 80ec 	bcs.w	1a0043a6 <__udivdi3+0x22a>
1a0041ce:	4299      	cmp	r1, r3
1a0041d0:	f240 80e9 	bls.w	1a0043a6 <__udivdi3+0x22a>
1a0041d4:	3802      	subs	r0, #2
1a0041d6:	442b      	add	r3, r5
1a0041d8:	1a5a      	subs	r2, r3, r1
1a0041da:	b2a4      	uxth	r4, r4
1a0041dc:	fbb2 f3fe 	udiv	r3, r2, lr
1a0041e0:	fb0e 2213 	mls	r2, lr, r3, r2
1a0041e4:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a0041e8:	fb07 f703 	mul.w	r7, r7, r3
1a0041ec:	4297      	cmp	r7, r2
1a0041ee:	d908      	bls.n	1a004202 <__udivdi3+0x86>
1a0041f0:	1952      	adds	r2, r2, r5
1a0041f2:	f103 31ff 	add.w	r1, r3, #4294967295
1a0041f6:	f080 80d8 	bcs.w	1a0043aa <__udivdi3+0x22e>
1a0041fa:	4297      	cmp	r7, r2
1a0041fc:	f240 80d5 	bls.w	1a0043aa <__udivdi3+0x22e>
1a004200:	3b02      	subs	r3, #2
1a004202:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a004206:	2600      	movs	r6, #0
1a004208:	4631      	mov	r1, r6
1a00420a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00420e:	428b      	cmp	r3, r1
1a004210:	d847      	bhi.n	1a0042a2 <__udivdi3+0x126>
1a004212:	fab3 f683 	clz	r6, r3
1a004216:	2e00      	cmp	r6, #0
1a004218:	d148      	bne.n	1a0042ac <__udivdi3+0x130>
1a00421a:	428b      	cmp	r3, r1
1a00421c:	d302      	bcc.n	1a004224 <__udivdi3+0xa8>
1a00421e:	4282      	cmp	r2, r0
1a004220:	f200 80cd 	bhi.w	1a0043be <__udivdi3+0x242>
1a004224:	2001      	movs	r0, #1
1a004226:	4631      	mov	r1, r6
1a004228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00422c:	b912      	cbnz	r2, 1a004234 <__udivdi3+0xb8>
1a00422e:	2501      	movs	r5, #1
1a004230:	fbb5 f5f2 	udiv	r5, r5, r2
1a004234:	fab5 f885 	clz	r8, r5
1a004238:	f1b8 0f00 	cmp.w	r8, #0
1a00423c:	d177      	bne.n	1a00432e <__udivdi3+0x1b2>
1a00423e:	1b4a      	subs	r2, r1, r5
1a004240:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004244:	b2af      	uxth	r7, r5
1a004246:	2601      	movs	r6, #1
1a004248:	fbb2 f0fe 	udiv	r0, r2, lr
1a00424c:	0c23      	lsrs	r3, r4, #16
1a00424e:	fb0e 2110 	mls	r1, lr, r0, r2
1a004252:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a004256:	fb07 f300 	mul.w	r3, r7, r0
1a00425a:	428b      	cmp	r3, r1
1a00425c:	d907      	bls.n	1a00426e <__udivdi3+0xf2>
1a00425e:	1949      	adds	r1, r1, r5
1a004260:	f100 32ff 	add.w	r2, r0, #4294967295
1a004264:	d202      	bcs.n	1a00426c <__udivdi3+0xf0>
1a004266:	428b      	cmp	r3, r1
1a004268:	f200 80ba 	bhi.w	1a0043e0 <__udivdi3+0x264>
1a00426c:	4610      	mov	r0, r2
1a00426e:	1ac9      	subs	r1, r1, r3
1a004270:	b2a4      	uxth	r4, r4
1a004272:	fbb1 f3fe 	udiv	r3, r1, lr
1a004276:	fb0e 1113 	mls	r1, lr, r3, r1
1a00427a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a00427e:	fb07 f703 	mul.w	r7, r7, r3
1a004282:	42a7      	cmp	r7, r4
1a004284:	d908      	bls.n	1a004298 <__udivdi3+0x11c>
1a004286:	1964      	adds	r4, r4, r5
1a004288:	f103 32ff 	add.w	r2, r3, #4294967295
1a00428c:	f080 808f 	bcs.w	1a0043ae <__udivdi3+0x232>
1a004290:	42a7      	cmp	r7, r4
1a004292:	f240 808c 	bls.w	1a0043ae <__udivdi3+0x232>
1a004296:	3b02      	subs	r3, #2
1a004298:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a00429c:	4631      	mov	r1, r6
1a00429e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0042a2:	2600      	movs	r6, #0
1a0042a4:	4630      	mov	r0, r6
1a0042a6:	4631      	mov	r1, r6
1a0042a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0042ac:	f1c6 0420 	rsb	r4, r6, #32
1a0042b0:	fa22 f504 	lsr.w	r5, r2, r4
1a0042b4:	40b3      	lsls	r3, r6
1a0042b6:	432b      	orrs	r3, r5
1a0042b8:	fa20 fc04 	lsr.w	ip, r0, r4
1a0042bc:	fa01 f706 	lsl.w	r7, r1, r6
1a0042c0:	fa21 f504 	lsr.w	r5, r1, r4
1a0042c4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a0042c8:	ea4c 0707 	orr.w	r7, ip, r7
1a0042cc:	fbb5 f8fe 	udiv	r8, r5, lr
1a0042d0:	0c39      	lsrs	r1, r7, #16
1a0042d2:	fb0e 5518 	mls	r5, lr, r8, r5
1a0042d6:	fa1f fc83 	uxth.w	ip, r3
1a0042da:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a0042de:	fb0c f108 	mul.w	r1, ip, r8
1a0042e2:	42a9      	cmp	r1, r5
1a0042e4:	fa02 f206 	lsl.w	r2, r2, r6
1a0042e8:	d904      	bls.n	1a0042f4 <__udivdi3+0x178>
1a0042ea:	18ed      	adds	r5, r5, r3
1a0042ec:	f108 34ff 	add.w	r4, r8, #4294967295
1a0042f0:	d367      	bcc.n	1a0043c2 <__udivdi3+0x246>
1a0042f2:	46a0      	mov	r8, r4
1a0042f4:	1a6d      	subs	r5, r5, r1
1a0042f6:	b2bf      	uxth	r7, r7
1a0042f8:	fbb5 f4fe 	udiv	r4, r5, lr
1a0042fc:	fb0e 5514 	mls	r5, lr, r4, r5
1a004300:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a004304:	fb0c fc04 	mul.w	ip, ip, r4
1a004308:	458c      	cmp	ip, r1
1a00430a:	d904      	bls.n	1a004316 <__udivdi3+0x19a>
1a00430c:	18c9      	adds	r1, r1, r3
1a00430e:	f104 35ff 	add.w	r5, r4, #4294967295
1a004312:	d35c      	bcc.n	1a0043ce <__udivdi3+0x252>
1a004314:	462c      	mov	r4, r5
1a004316:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a00431a:	ebcc 0101 	rsb	r1, ip, r1
1a00431e:	fba4 2302 	umull	r2, r3, r4, r2
1a004322:	4299      	cmp	r1, r3
1a004324:	d348      	bcc.n	1a0043b8 <__udivdi3+0x23c>
1a004326:	d044      	beq.n	1a0043b2 <__udivdi3+0x236>
1a004328:	4620      	mov	r0, r4
1a00432a:	2600      	movs	r6, #0
1a00432c:	e76c      	b.n	1a004208 <__udivdi3+0x8c>
1a00432e:	f1c8 0420 	rsb	r4, r8, #32
1a004332:	fa01 f308 	lsl.w	r3, r1, r8
1a004336:	fa05 f508 	lsl.w	r5, r5, r8
1a00433a:	fa20 f704 	lsr.w	r7, r0, r4
1a00433e:	40e1      	lsrs	r1, r4
1a004340:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004344:	431f      	orrs	r7, r3
1a004346:	fbb1 f6fe 	udiv	r6, r1, lr
1a00434a:	0c3a      	lsrs	r2, r7, #16
1a00434c:	fb0e 1116 	mls	r1, lr, r6, r1
1a004350:	fa1f fc85 	uxth.w	ip, r5
1a004354:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a004358:	fb0c f206 	mul.w	r2, ip, r6
1a00435c:	429a      	cmp	r2, r3
1a00435e:	fa00 f408 	lsl.w	r4, r0, r8
1a004362:	d907      	bls.n	1a004374 <__udivdi3+0x1f8>
1a004364:	195b      	adds	r3, r3, r5
1a004366:	f106 31ff 	add.w	r1, r6, #4294967295
1a00436a:	d237      	bcs.n	1a0043dc <__udivdi3+0x260>
1a00436c:	429a      	cmp	r2, r3
1a00436e:	d935      	bls.n	1a0043dc <__udivdi3+0x260>
1a004370:	3e02      	subs	r6, #2
1a004372:	442b      	add	r3, r5
1a004374:	1a9b      	subs	r3, r3, r2
1a004376:	b2bf      	uxth	r7, r7
1a004378:	fbb3 f0fe 	udiv	r0, r3, lr
1a00437c:	fb0e 3310 	mls	r3, lr, r0, r3
1a004380:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a004384:	fb0c f100 	mul.w	r1, ip, r0
1a004388:	4299      	cmp	r1, r3
1a00438a:	d907      	bls.n	1a00439c <__udivdi3+0x220>
1a00438c:	195b      	adds	r3, r3, r5
1a00438e:	f100 32ff 	add.w	r2, r0, #4294967295
1a004392:	d221      	bcs.n	1a0043d8 <__udivdi3+0x25c>
1a004394:	4299      	cmp	r1, r3
1a004396:	d91f      	bls.n	1a0043d8 <__udivdi3+0x25c>
1a004398:	3802      	subs	r0, #2
1a00439a:	442b      	add	r3, r5
1a00439c:	1a5a      	subs	r2, r3, r1
1a00439e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a0043a2:	4667      	mov	r7, ip
1a0043a4:	e750      	b.n	1a004248 <__udivdi3+0xcc>
1a0043a6:	4610      	mov	r0, r2
1a0043a8:	e716      	b.n	1a0041d8 <__udivdi3+0x5c>
1a0043aa:	460b      	mov	r3, r1
1a0043ac:	e729      	b.n	1a004202 <__udivdi3+0x86>
1a0043ae:	4613      	mov	r3, r2
1a0043b0:	e772      	b.n	1a004298 <__udivdi3+0x11c>
1a0043b2:	40b0      	lsls	r0, r6
1a0043b4:	4290      	cmp	r0, r2
1a0043b6:	d2b7      	bcs.n	1a004328 <__udivdi3+0x1ac>
1a0043b8:	1e60      	subs	r0, r4, #1
1a0043ba:	2600      	movs	r6, #0
1a0043bc:	e724      	b.n	1a004208 <__udivdi3+0x8c>
1a0043be:	4630      	mov	r0, r6
1a0043c0:	e722      	b.n	1a004208 <__udivdi3+0x8c>
1a0043c2:	42a9      	cmp	r1, r5
1a0043c4:	d995      	bls.n	1a0042f2 <__udivdi3+0x176>
1a0043c6:	f1a8 0802 	sub.w	r8, r8, #2
1a0043ca:	441d      	add	r5, r3
1a0043cc:	e792      	b.n	1a0042f4 <__udivdi3+0x178>
1a0043ce:	458c      	cmp	ip, r1
1a0043d0:	d9a0      	bls.n	1a004314 <__udivdi3+0x198>
1a0043d2:	3c02      	subs	r4, #2
1a0043d4:	4419      	add	r1, r3
1a0043d6:	e79e      	b.n	1a004316 <__udivdi3+0x19a>
1a0043d8:	4610      	mov	r0, r2
1a0043da:	e7df      	b.n	1a00439c <__udivdi3+0x220>
1a0043dc:	460e      	mov	r6, r1
1a0043de:	e7c9      	b.n	1a004374 <__udivdi3+0x1f8>
1a0043e0:	3802      	subs	r0, #2
1a0043e2:	4429      	add	r1, r5
1a0043e4:	e743      	b.n	1a00426e <__udivdi3+0xf2>
1a0043e6:	bf00      	nop

1a0043e8 <__libc_init_array>:
1a0043e8:	b570      	push	{r4, r5, r6, lr}
1a0043ea:	4b0e      	ldr	r3, [pc, #56]	; (1a004424 <__libc_init_array+0x3c>)
1a0043ec:	4c0e      	ldr	r4, [pc, #56]	; (1a004428 <__libc_init_array+0x40>)
1a0043ee:	1ae4      	subs	r4, r4, r3
1a0043f0:	10a4      	asrs	r4, r4, #2
1a0043f2:	2500      	movs	r5, #0
1a0043f4:	461e      	mov	r6, r3
1a0043f6:	42a5      	cmp	r5, r4
1a0043f8:	d004      	beq.n	1a004404 <__libc_init_array+0x1c>
1a0043fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a0043fe:	4798      	blx	r3
1a004400:	3501      	adds	r5, #1
1a004402:	e7f8      	b.n	1a0043f6 <__libc_init_array+0xe>
1a004404:	f7fc fafe 	bl	1a000a04 <_init>
1a004408:	4c08      	ldr	r4, [pc, #32]	; (1a00442c <__libc_init_array+0x44>)
1a00440a:	4b09      	ldr	r3, [pc, #36]	; (1a004430 <__libc_init_array+0x48>)
1a00440c:	1ae4      	subs	r4, r4, r3
1a00440e:	10a4      	asrs	r4, r4, #2
1a004410:	2500      	movs	r5, #0
1a004412:	461e      	mov	r6, r3
1a004414:	42a5      	cmp	r5, r4
1a004416:	d004      	beq.n	1a004422 <__libc_init_array+0x3a>
1a004418:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a00441c:	4798      	blx	r3
1a00441e:	3501      	adds	r5, #1
1a004420:	e7f8      	b.n	1a004414 <__libc_init_array+0x2c>
1a004422:	bd70      	pop	{r4, r5, r6, pc}
1a004424:	1a0050fc 	.word	0x1a0050fc
1a004428:	1a0050fc 	.word	0x1a0050fc
1a00442c:	1a005100 	.word	0x1a005100
1a004430:	1a0050fc 	.word	0x1a0050fc

1a004434 <memcpy>:
1a004434:	b510      	push	{r4, lr}
1a004436:	1e43      	subs	r3, r0, #1
1a004438:	440a      	add	r2, r1
1a00443a:	4291      	cmp	r1, r2
1a00443c:	d004      	beq.n	1a004448 <memcpy+0x14>
1a00443e:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004442:	f803 4f01 	strb.w	r4, [r3, #1]!
1a004446:	e7f8      	b.n	1a00443a <memcpy+0x6>
1a004448:	bd10      	pop	{r4, pc}

1a00444a <memset>:
1a00444a:	4402      	add	r2, r0
1a00444c:	4603      	mov	r3, r0
1a00444e:	4293      	cmp	r3, r2
1a004450:	d002      	beq.n	1a004458 <memset+0xe>
1a004452:	f803 1b01 	strb.w	r1, [r3], #1
1a004456:	e7fa      	b.n	1a00444e <memset+0x4>
1a004458:	4770      	bx	lr
	...

1a00445c <siprintf>:
1a00445c:	b40e      	push	{r1, r2, r3}
1a00445e:	b500      	push	{lr}
1a004460:	b09c      	sub	sp, #112	; 0x70
1a004462:	f44f 7102 	mov.w	r1, #520	; 0x208
1a004466:	f8ad 1014 	strh.w	r1, [sp, #20]
1a00446a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a00446e:	9104      	str	r1, [sp, #16]
1a004470:	9107      	str	r1, [sp, #28]
1a004472:	f64f 71ff 	movw	r1, #65535	; 0xffff
1a004476:	ab1d      	add	r3, sp, #116	; 0x74
1a004478:	f8ad 1016 	strh.w	r1, [sp, #22]
1a00447c:	4908      	ldr	r1, [pc, #32]	; (1a0044a0 <siprintf+0x44>)
1a00447e:	f853 2b04 	ldr.w	r2, [r3], #4
1a004482:	9002      	str	r0, [sp, #8]
1a004484:	9006      	str	r0, [sp, #24]
1a004486:	6808      	ldr	r0, [r1, #0]
1a004488:	9301      	str	r3, [sp, #4]
1a00448a:	a902      	add	r1, sp, #8
1a00448c:	f000 f92e 	bl	1a0046ec <_svfiprintf_r>
1a004490:	9b02      	ldr	r3, [sp, #8]
1a004492:	2200      	movs	r2, #0
1a004494:	701a      	strb	r2, [r3, #0]
1a004496:	b01c      	add	sp, #112	; 0x70
1a004498:	f85d eb04 	ldr.w	lr, [sp], #4
1a00449c:	b003      	add	sp, #12
1a00449e:	4770      	bx	lr
1a0044a0:	10000138 	.word	0x10000138

1a0044a4 <strchr>:
1a0044a4:	b2c9      	uxtb	r1, r1
1a0044a6:	4603      	mov	r3, r0
1a0044a8:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0044ac:	b11a      	cbz	r2, 1a0044b6 <strchr+0x12>
1a0044ae:	428a      	cmp	r2, r1
1a0044b0:	d1f9      	bne.n	1a0044a6 <strchr+0x2>
1a0044b2:	4618      	mov	r0, r3
1a0044b4:	4770      	bx	lr
1a0044b6:	2900      	cmp	r1, #0
1a0044b8:	bf0c      	ite	eq
1a0044ba:	4618      	moveq	r0, r3
1a0044bc:	2000      	movne	r0, #0
1a0044be:	4770      	bx	lr

1a0044c0 <strcpy>:
1a0044c0:	4603      	mov	r3, r0
1a0044c2:	f811 2b01 	ldrb.w	r2, [r1], #1
1a0044c6:	f803 2b01 	strb.w	r2, [r3], #1
1a0044ca:	2a00      	cmp	r2, #0
1a0044cc:	d1f9      	bne.n	1a0044c2 <strcpy+0x2>
1a0044ce:	4770      	bx	lr

1a0044d0 <strlen>:
1a0044d0:	4603      	mov	r3, r0
1a0044d2:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0044d6:	2a00      	cmp	r2, #0
1a0044d8:	d1fb      	bne.n	1a0044d2 <strlen+0x2>
1a0044da:	1a18      	subs	r0, r3, r0
1a0044dc:	3801      	subs	r0, #1
1a0044de:	4770      	bx	lr

1a0044e0 <strncpy>:
1a0044e0:	b510      	push	{r4, lr}
1a0044e2:	4603      	mov	r3, r0
1a0044e4:	b132      	cbz	r2, 1a0044f4 <strncpy+0x14>
1a0044e6:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0044ea:	f803 4b01 	strb.w	r4, [r3], #1
1a0044ee:	3a01      	subs	r2, #1
1a0044f0:	2c00      	cmp	r4, #0
1a0044f2:	d1f7      	bne.n	1a0044e4 <strncpy+0x4>
1a0044f4:	441a      	add	r2, r3
1a0044f6:	4293      	cmp	r3, r2
1a0044f8:	d003      	beq.n	1a004502 <strncpy+0x22>
1a0044fa:	2100      	movs	r1, #0
1a0044fc:	f803 1b01 	strb.w	r1, [r3], #1
1a004500:	e7f9      	b.n	1a0044f6 <strncpy+0x16>
1a004502:	bd10      	pop	{r4, pc}

1a004504 <_free_r>:
1a004504:	b530      	push	{r4, r5, lr}
1a004506:	2900      	cmp	r1, #0
1a004508:	d03d      	beq.n	1a004586 <_free_r+0x82>
1a00450a:	f851 2c04 	ldr.w	r2, [r1, #-4]
1a00450e:	1f0b      	subs	r3, r1, #4
1a004510:	491d      	ldr	r1, [pc, #116]	; (1a004588 <_free_r+0x84>)
1a004512:	2a00      	cmp	r2, #0
1a004514:	bfb8      	it	lt
1a004516:	189b      	addlt	r3, r3, r2
1a004518:	680a      	ldr	r2, [r1, #0]
1a00451a:	460c      	mov	r4, r1
1a00451c:	b912      	cbnz	r2, 1a004524 <_free_r+0x20>
1a00451e:	605a      	str	r2, [r3, #4]
1a004520:	600b      	str	r3, [r1, #0]
1a004522:	bd30      	pop	{r4, r5, pc}
1a004524:	4293      	cmp	r3, r2
1a004526:	d20d      	bcs.n	1a004544 <_free_r+0x40>
1a004528:	6819      	ldr	r1, [r3, #0]
1a00452a:	1858      	adds	r0, r3, r1
1a00452c:	4290      	cmp	r0, r2
1a00452e:	bf01      	itttt	eq
1a004530:	585a      	ldreq	r2, [r3, r1]
1a004532:	1852      	addeq	r2, r2, r1
1a004534:	601a      	streq	r2, [r3, #0]
1a004536:	6842      	ldreq	r2, [r0, #4]
1a004538:	605a      	str	r2, [r3, #4]
1a00453a:	6023      	str	r3, [r4, #0]
1a00453c:	bd30      	pop	{r4, r5, pc}
1a00453e:	4299      	cmp	r1, r3
1a004540:	d803      	bhi.n	1a00454a <_free_r+0x46>
1a004542:	460a      	mov	r2, r1
1a004544:	6851      	ldr	r1, [r2, #4]
1a004546:	2900      	cmp	r1, #0
1a004548:	d1f9      	bne.n	1a00453e <_free_r+0x3a>
1a00454a:	6814      	ldr	r4, [r2, #0]
1a00454c:	1915      	adds	r5, r2, r4
1a00454e:	429d      	cmp	r5, r3
1a004550:	d10a      	bne.n	1a004568 <_free_r+0x64>
1a004552:	681b      	ldr	r3, [r3, #0]
1a004554:	4423      	add	r3, r4
1a004556:	18d0      	adds	r0, r2, r3
1a004558:	4288      	cmp	r0, r1
1a00455a:	6013      	str	r3, [r2, #0]
1a00455c:	d113      	bne.n	1a004586 <_free_r+0x82>
1a00455e:	6808      	ldr	r0, [r1, #0]
1a004560:	4403      	add	r3, r0
1a004562:	6013      	str	r3, [r2, #0]
1a004564:	684b      	ldr	r3, [r1, #4]
1a004566:	e00d      	b.n	1a004584 <_free_r+0x80>
1a004568:	d902      	bls.n	1a004570 <_free_r+0x6c>
1a00456a:	230c      	movs	r3, #12
1a00456c:	6003      	str	r3, [r0, #0]
1a00456e:	bd30      	pop	{r4, r5, pc}
1a004570:	681c      	ldr	r4, [r3, #0]
1a004572:	1918      	adds	r0, r3, r4
1a004574:	4288      	cmp	r0, r1
1a004576:	bf04      	itt	eq
1a004578:	6808      	ldreq	r0, [r1, #0]
1a00457a:	6849      	ldreq	r1, [r1, #4]
1a00457c:	6059      	str	r1, [r3, #4]
1a00457e:	bf04      	itt	eq
1a004580:	1900      	addeq	r0, r0, r4
1a004582:	6018      	streq	r0, [r3, #0]
1a004584:	6053      	str	r3, [r2, #4]
1a004586:	bd30      	pop	{r4, r5, pc}
1a004588:	10002c0c 	.word	0x10002c0c

1a00458c <_malloc_r>:
1a00458c:	b570      	push	{r4, r5, r6, lr}
1a00458e:	1ccc      	adds	r4, r1, #3
1a004590:	f024 0403 	bic.w	r4, r4, #3
1a004594:	3408      	adds	r4, #8
1a004596:	2c0c      	cmp	r4, #12
1a004598:	bf38      	it	cc
1a00459a:	240c      	movcc	r4, #12
1a00459c:	2c00      	cmp	r4, #0
1a00459e:	4606      	mov	r6, r0
1a0045a0:	da03      	bge.n	1a0045aa <_malloc_r+0x1e>
1a0045a2:	230c      	movs	r3, #12
1a0045a4:	6033      	str	r3, [r6, #0]
1a0045a6:	2000      	movs	r0, #0
1a0045a8:	bd70      	pop	{r4, r5, r6, pc}
1a0045aa:	428c      	cmp	r4, r1
1a0045ac:	d3f9      	bcc.n	1a0045a2 <_malloc_r+0x16>
1a0045ae:	4a20      	ldr	r2, [pc, #128]	; (1a004630 <_malloc_r+0xa4>)
1a0045b0:	6813      	ldr	r3, [r2, #0]
1a0045b2:	4610      	mov	r0, r2
1a0045b4:	4619      	mov	r1, r3
1a0045b6:	b1a1      	cbz	r1, 1a0045e2 <_malloc_r+0x56>
1a0045b8:	680a      	ldr	r2, [r1, #0]
1a0045ba:	1b12      	subs	r2, r2, r4
1a0045bc:	d40e      	bmi.n	1a0045dc <_malloc_r+0x50>
1a0045be:	2a0b      	cmp	r2, #11
1a0045c0:	d903      	bls.n	1a0045ca <_malloc_r+0x3e>
1a0045c2:	600a      	str	r2, [r1, #0]
1a0045c4:	188b      	adds	r3, r1, r2
1a0045c6:	508c      	str	r4, [r1, r2]
1a0045c8:	e01f      	b.n	1a00460a <_malloc_r+0x7e>
1a0045ca:	428b      	cmp	r3, r1
1a0045cc:	bf0d      	iteet	eq
1a0045ce:	685a      	ldreq	r2, [r3, #4]
1a0045d0:	684a      	ldrne	r2, [r1, #4]
1a0045d2:	605a      	strne	r2, [r3, #4]
1a0045d4:	6002      	streq	r2, [r0, #0]
1a0045d6:	bf18      	it	ne
1a0045d8:	460b      	movne	r3, r1
1a0045da:	e016      	b.n	1a00460a <_malloc_r+0x7e>
1a0045dc:	460b      	mov	r3, r1
1a0045de:	6849      	ldr	r1, [r1, #4]
1a0045e0:	e7e9      	b.n	1a0045b6 <_malloc_r+0x2a>
1a0045e2:	4d14      	ldr	r5, [pc, #80]	; (1a004634 <_malloc_r+0xa8>)
1a0045e4:	682b      	ldr	r3, [r5, #0]
1a0045e6:	b91b      	cbnz	r3, 1a0045f0 <_malloc_r+0x64>
1a0045e8:	4630      	mov	r0, r6
1a0045ea:	f7fc fa0d 	bl	1a000a08 <_sbrk_r>
1a0045ee:	6028      	str	r0, [r5, #0]
1a0045f0:	4630      	mov	r0, r6
1a0045f2:	4621      	mov	r1, r4
1a0045f4:	f7fc fa08 	bl	1a000a08 <_sbrk_r>
1a0045f8:	1c42      	adds	r2, r0, #1
1a0045fa:	4603      	mov	r3, r0
1a0045fc:	d0d1      	beq.n	1a0045a2 <_malloc_r+0x16>
1a0045fe:	1cc5      	adds	r5, r0, #3
1a004600:	f025 0503 	bic.w	r5, r5, #3
1a004604:	4285      	cmp	r5, r0
1a004606:	d10a      	bne.n	1a00461e <_malloc_r+0x92>
1a004608:	601c      	str	r4, [r3, #0]
1a00460a:	f103 000b 	add.w	r0, r3, #11
1a00460e:	1d1a      	adds	r2, r3, #4
1a004610:	f020 0007 	bic.w	r0, r0, #7
1a004614:	1a82      	subs	r2, r0, r2
1a004616:	d00a      	beq.n	1a00462e <_malloc_r+0xa2>
1a004618:	4251      	negs	r1, r2
1a00461a:	5099      	str	r1, [r3, r2]
1a00461c:	bd70      	pop	{r4, r5, r6, pc}
1a00461e:	4630      	mov	r0, r6
1a004620:	1ae9      	subs	r1, r5, r3
1a004622:	f7fc f9f1 	bl	1a000a08 <_sbrk_r>
1a004626:	3001      	adds	r0, #1
1a004628:	d0bb      	beq.n	1a0045a2 <_malloc_r+0x16>
1a00462a:	462b      	mov	r3, r5
1a00462c:	e7ec      	b.n	1a004608 <_malloc_r+0x7c>
1a00462e:	bd70      	pop	{r4, r5, r6, pc}
1a004630:	10002c0c 	.word	0x10002c0c
1a004634:	10002c08 	.word	0x10002c08

1a004638 <__ssputs_r>:
1a004638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00463c:	688e      	ldr	r6, [r1, #8]
1a00463e:	42b3      	cmp	r3, r6
1a004640:	4682      	mov	sl, r0
1a004642:	460c      	mov	r4, r1
1a004644:	4690      	mov	r8, r2
1a004646:	4699      	mov	r9, r3
1a004648:	d340      	bcc.n	1a0046cc <__ssputs_r+0x94>
1a00464a:	898a      	ldrh	r2, [r1, #12]
1a00464c:	f412 6f90 	tst.w	r2, #1152	; 0x480
1a004650:	d03a      	beq.n	1a0046c8 <__ssputs_r+0x90>
1a004652:	6825      	ldr	r5, [r4, #0]
1a004654:	6909      	ldr	r1, [r1, #16]
1a004656:	1a6f      	subs	r7, r5, r1
1a004658:	6965      	ldr	r5, [r4, #20]
1a00465a:	2302      	movs	r3, #2
1a00465c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1a004660:	fb95 f5f3 	sdiv	r5, r5, r3
1a004664:	1c7b      	adds	r3, r7, #1
1a004666:	444b      	add	r3, r9
1a004668:	429d      	cmp	r5, r3
1a00466a:	bf38      	it	cc
1a00466c:	461d      	movcc	r5, r3
1a00466e:	0553      	lsls	r3, r2, #21
1a004670:	d50f      	bpl.n	1a004692 <__ssputs_r+0x5a>
1a004672:	4629      	mov	r1, r5
1a004674:	f7ff ff8a 	bl	1a00458c <_malloc_r>
1a004678:	4606      	mov	r6, r0
1a00467a:	b198      	cbz	r0, 1a0046a4 <__ssputs_r+0x6c>
1a00467c:	6921      	ldr	r1, [r4, #16]
1a00467e:	463a      	mov	r2, r7
1a004680:	f7ff fed8 	bl	1a004434 <memcpy>
1a004684:	89a3      	ldrh	r3, [r4, #12]
1a004686:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a00468a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00468e:	81a3      	strh	r3, [r4, #12]
1a004690:	e013      	b.n	1a0046ba <__ssputs_r+0x82>
1a004692:	462a      	mov	r2, r5
1a004694:	f000 fadc 	bl	1a004c50 <_realloc_r>
1a004698:	4606      	mov	r6, r0
1a00469a:	b970      	cbnz	r0, 1a0046ba <__ssputs_r+0x82>
1a00469c:	4650      	mov	r0, sl
1a00469e:	6921      	ldr	r1, [r4, #16]
1a0046a0:	f7ff ff30 	bl	1a004504 <_free_r>
1a0046a4:	230c      	movs	r3, #12
1a0046a6:	f8ca 3000 	str.w	r3, [sl]
1a0046aa:	89a3      	ldrh	r3, [r4, #12]
1a0046ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0046b0:	81a3      	strh	r3, [r4, #12]
1a0046b2:	f04f 30ff 	mov.w	r0, #4294967295
1a0046b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0046ba:	6126      	str	r6, [r4, #16]
1a0046bc:	6165      	str	r5, [r4, #20]
1a0046be:	443e      	add	r6, r7
1a0046c0:	1bed      	subs	r5, r5, r7
1a0046c2:	6026      	str	r6, [r4, #0]
1a0046c4:	60a5      	str	r5, [r4, #8]
1a0046c6:	464e      	mov	r6, r9
1a0046c8:	45b1      	cmp	r9, r6
1a0046ca:	d200      	bcs.n	1a0046ce <__ssputs_r+0x96>
1a0046cc:	464e      	mov	r6, r9
1a0046ce:	4632      	mov	r2, r6
1a0046d0:	6820      	ldr	r0, [r4, #0]
1a0046d2:	4641      	mov	r1, r8
1a0046d4:	f000 faa1 	bl	1a004c1a <memmove>
1a0046d8:	68a3      	ldr	r3, [r4, #8]
1a0046da:	1b9b      	subs	r3, r3, r6
1a0046dc:	60a3      	str	r3, [r4, #8]
1a0046de:	6823      	ldr	r3, [r4, #0]
1a0046e0:	441e      	add	r6, r3
1a0046e2:	6026      	str	r6, [r4, #0]
1a0046e4:	2000      	movs	r0, #0
1a0046e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

1a0046ec <_svfiprintf_r>:
1a0046ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0046f0:	b09d      	sub	sp, #116	; 0x74
1a0046f2:	4606      	mov	r6, r0
1a0046f4:	9303      	str	r3, [sp, #12]
1a0046f6:	898b      	ldrh	r3, [r1, #12]
1a0046f8:	061c      	lsls	r4, r3, #24
1a0046fa:	460d      	mov	r5, r1
1a0046fc:	4690      	mov	r8, r2
1a0046fe:	d50c      	bpl.n	1a00471a <_svfiprintf_r+0x2e>
1a004700:	690b      	ldr	r3, [r1, #16]
1a004702:	b953      	cbnz	r3, 1a00471a <_svfiprintf_r+0x2e>
1a004704:	2140      	movs	r1, #64	; 0x40
1a004706:	f7ff ff41 	bl	1a00458c <_malloc_r>
1a00470a:	6028      	str	r0, [r5, #0]
1a00470c:	6128      	str	r0, [r5, #16]
1a00470e:	b910      	cbnz	r0, 1a004716 <_svfiprintf_r+0x2a>
1a004710:	230c      	movs	r3, #12
1a004712:	6033      	str	r3, [r6, #0]
1a004714:	e0cc      	b.n	1a0048b0 <_svfiprintf_r+0x1c4>
1a004716:	2340      	movs	r3, #64	; 0x40
1a004718:	616b      	str	r3, [r5, #20]
1a00471a:	2300      	movs	r3, #0
1a00471c:	9309      	str	r3, [sp, #36]	; 0x24
1a00471e:	2320      	movs	r3, #32
1a004720:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a004724:	2330      	movs	r3, #48	; 0x30
1a004726:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a00472a:	4643      	mov	r3, r8
1a00472c:	461c      	mov	r4, r3
1a00472e:	f813 2b01 	ldrb.w	r2, [r3], #1
1a004732:	b91a      	cbnz	r2, 1a00473c <_svfiprintf_r+0x50>
1a004734:	ebb4 0908 	subs.w	r9, r4, r8
1a004738:	d00f      	beq.n	1a00475a <_svfiprintf_r+0x6e>
1a00473a:	e002      	b.n	1a004742 <_svfiprintf_r+0x56>
1a00473c:	2a25      	cmp	r2, #37	; 0x25
1a00473e:	d1f5      	bne.n	1a00472c <_svfiprintf_r+0x40>
1a004740:	e7f8      	b.n	1a004734 <_svfiprintf_r+0x48>
1a004742:	4630      	mov	r0, r6
1a004744:	4629      	mov	r1, r5
1a004746:	4642      	mov	r2, r8
1a004748:	464b      	mov	r3, r9
1a00474a:	f7ff ff75 	bl	1a004638 <__ssputs_r>
1a00474e:	3001      	adds	r0, #1
1a004750:	f000 80a9 	beq.w	1a0048a6 <_svfiprintf_r+0x1ba>
1a004754:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004756:	444b      	add	r3, r9
1a004758:	9309      	str	r3, [sp, #36]	; 0x24
1a00475a:	7823      	ldrb	r3, [r4, #0]
1a00475c:	2b00      	cmp	r3, #0
1a00475e:	f000 80a2 	beq.w	1a0048a6 <_svfiprintf_r+0x1ba>
1a004762:	2300      	movs	r3, #0
1a004764:	f04f 32ff 	mov.w	r2, #4294967295
1a004768:	9304      	str	r3, [sp, #16]
1a00476a:	9307      	str	r3, [sp, #28]
1a00476c:	9205      	str	r2, [sp, #20]
1a00476e:	9306      	str	r3, [sp, #24]
1a004770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004774:	931a      	str	r3, [sp, #104]	; 0x68
1a004776:	f104 0801 	add.w	r8, r4, #1
1a00477a:	4644      	mov	r4, r8
1a00477c:	f8df 9148 	ldr.w	r9, [pc, #328]	; 1a0048c8 <_svfiprintf_r+0x1dc>
1a004780:	7821      	ldrb	r1, [r4, #0]
1a004782:	4648      	mov	r0, r9
1a004784:	2205      	movs	r2, #5
1a004786:	f000 fa39 	bl	1a004bfc <memchr>
1a00478a:	f108 0801 	add.w	r8, r8, #1
1a00478e:	9b04      	ldr	r3, [sp, #16]
1a004790:	b130      	cbz	r0, 1a0047a0 <_svfiprintf_r+0xb4>
1a004792:	ebc9 0000 	rsb	r0, r9, r0
1a004796:	2201      	movs	r2, #1
1a004798:	4082      	lsls	r2, r0
1a00479a:	4313      	orrs	r3, r2
1a00479c:	9304      	str	r3, [sp, #16]
1a00479e:	e7ec      	b.n	1a00477a <_svfiprintf_r+0x8e>
1a0047a0:	06d8      	lsls	r0, r3, #27
1a0047a2:	bf44      	itt	mi
1a0047a4:	2220      	movmi	r2, #32
1a0047a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0047aa:	0719      	lsls	r1, r3, #28
1a0047ac:	bf44      	itt	mi
1a0047ae:	222b      	movmi	r2, #43	; 0x2b
1a0047b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0047b4:	7822      	ldrb	r2, [r4, #0]
1a0047b6:	2a2a      	cmp	r2, #42	; 0x2a
1a0047b8:	d002      	beq.n	1a0047c0 <_svfiprintf_r+0xd4>
1a0047ba:	9907      	ldr	r1, [sp, #28]
1a0047bc:	4623      	mov	r3, r4
1a0047be:	e00e      	b.n	1a0047de <_svfiprintf_r+0xf2>
1a0047c0:	9a03      	ldr	r2, [sp, #12]
1a0047c2:	1d11      	adds	r1, r2, #4
1a0047c4:	6812      	ldr	r2, [r2, #0]
1a0047c6:	9103      	str	r1, [sp, #12]
1a0047c8:	2a00      	cmp	r2, #0
1a0047ca:	bfbb      	ittet	lt
1a0047cc:	4252      	neglt	r2, r2
1a0047ce:	f043 0302 	orrlt.w	r3, r3, #2
1a0047d2:	9207      	strge	r2, [sp, #28]
1a0047d4:	9207      	strlt	r2, [sp, #28]
1a0047d6:	bfb8      	it	lt
1a0047d8:	9304      	strlt	r3, [sp, #16]
1a0047da:	3401      	adds	r4, #1
1a0047dc:	e00a      	b.n	1a0047f4 <_svfiprintf_r+0x108>
1a0047de:	461c      	mov	r4, r3
1a0047e0:	3301      	adds	r3, #1
1a0047e2:	7822      	ldrb	r2, [r4, #0]
1a0047e4:	3a30      	subs	r2, #48	; 0x30
1a0047e6:	2a09      	cmp	r2, #9
1a0047e8:	d803      	bhi.n	1a0047f2 <_svfiprintf_r+0x106>
1a0047ea:	200a      	movs	r0, #10
1a0047ec:	fb00 2101 	mla	r1, r0, r1, r2
1a0047f0:	e7f5      	b.n	1a0047de <_svfiprintf_r+0xf2>
1a0047f2:	9107      	str	r1, [sp, #28]
1a0047f4:	7823      	ldrb	r3, [r4, #0]
1a0047f6:	2b2e      	cmp	r3, #46	; 0x2e
1a0047f8:	d11a      	bne.n	1a004830 <_svfiprintf_r+0x144>
1a0047fa:	7863      	ldrb	r3, [r4, #1]
1a0047fc:	2b2a      	cmp	r3, #42	; 0x2a
1a0047fe:	d10a      	bne.n	1a004816 <_svfiprintf_r+0x12a>
1a004800:	9b03      	ldr	r3, [sp, #12]
1a004802:	1d1a      	adds	r2, r3, #4
1a004804:	681b      	ldr	r3, [r3, #0]
1a004806:	9203      	str	r2, [sp, #12]
1a004808:	2b00      	cmp	r3, #0
1a00480a:	bfb8      	it	lt
1a00480c:	f04f 33ff 	movlt.w	r3, #4294967295
1a004810:	3402      	adds	r4, #2
1a004812:	9305      	str	r3, [sp, #20]
1a004814:	e00c      	b.n	1a004830 <_svfiprintf_r+0x144>
1a004816:	1c61      	adds	r1, r4, #1
1a004818:	2200      	movs	r2, #0
1a00481a:	460c      	mov	r4, r1
1a00481c:	3101      	adds	r1, #1
1a00481e:	7823      	ldrb	r3, [r4, #0]
1a004820:	3b30      	subs	r3, #48	; 0x30
1a004822:	2b09      	cmp	r3, #9
1a004824:	d803      	bhi.n	1a00482e <_svfiprintf_r+0x142>
1a004826:	200a      	movs	r0, #10
1a004828:	fb00 3202 	mla	r2, r0, r2, r3
1a00482c:	e7f5      	b.n	1a00481a <_svfiprintf_r+0x12e>
1a00482e:	9205      	str	r2, [sp, #20]
1a004830:	f8df 8098 	ldr.w	r8, [pc, #152]	; 1a0048cc <_svfiprintf_r+0x1e0>
1a004834:	7821      	ldrb	r1, [r4, #0]
1a004836:	4640      	mov	r0, r8
1a004838:	2203      	movs	r2, #3
1a00483a:	f000 f9df 	bl	1a004bfc <memchr>
1a00483e:	b138      	cbz	r0, 1a004850 <_svfiprintf_r+0x164>
1a004840:	9a04      	ldr	r2, [sp, #16]
1a004842:	ebc8 0000 	rsb	r0, r8, r0
1a004846:	2340      	movs	r3, #64	; 0x40
1a004848:	4083      	lsls	r3, r0
1a00484a:	4313      	orrs	r3, r2
1a00484c:	9304      	str	r3, [sp, #16]
1a00484e:	3401      	adds	r4, #1
1a004850:	7821      	ldrb	r1, [r4, #0]
1a004852:	481a      	ldr	r0, [pc, #104]	; (1a0048bc <_svfiprintf_r+0x1d0>)
1a004854:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004858:	2206      	movs	r2, #6
1a00485a:	f104 0801 	add.w	r8, r4, #1
1a00485e:	f000 f9cd 	bl	1a004bfc <memchr>
1a004862:	b188      	cbz	r0, 1a004888 <_svfiprintf_r+0x19c>
1a004864:	4b16      	ldr	r3, [pc, #88]	; (1a0048c0 <_svfiprintf_r+0x1d4>)
1a004866:	b933      	cbnz	r3, 1a004876 <_svfiprintf_r+0x18a>
1a004868:	9b03      	ldr	r3, [sp, #12]
1a00486a:	3307      	adds	r3, #7
1a00486c:	f023 0307 	bic.w	r3, r3, #7
1a004870:	3308      	adds	r3, #8
1a004872:	9303      	str	r3, [sp, #12]
1a004874:	e013      	b.n	1a00489e <_svfiprintf_r+0x1b2>
1a004876:	ab03      	add	r3, sp, #12
1a004878:	9300      	str	r3, [sp, #0]
1a00487a:	4630      	mov	r0, r6
1a00487c:	a904      	add	r1, sp, #16
1a00487e:	462a      	mov	r2, r5
1a004880:	4b10      	ldr	r3, [pc, #64]	; (1a0048c4 <_svfiprintf_r+0x1d8>)
1a004882:	f3af 8000 	nop.w
1a004886:	e007      	b.n	1a004898 <_svfiprintf_r+0x1ac>
1a004888:	ab03      	add	r3, sp, #12
1a00488a:	9300      	str	r3, [sp, #0]
1a00488c:	4630      	mov	r0, r6
1a00488e:	a904      	add	r1, sp, #16
1a004890:	462a      	mov	r2, r5
1a004892:	4b0c      	ldr	r3, [pc, #48]	; (1a0048c4 <_svfiprintf_r+0x1d8>)
1a004894:	f000 f892 	bl	1a0049bc <_printf_i>
1a004898:	1c42      	adds	r2, r0, #1
1a00489a:	4607      	mov	r7, r0
1a00489c:	d003      	beq.n	1a0048a6 <_svfiprintf_r+0x1ba>
1a00489e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0048a0:	443b      	add	r3, r7
1a0048a2:	9309      	str	r3, [sp, #36]	; 0x24
1a0048a4:	e741      	b.n	1a00472a <_svfiprintf_r+0x3e>
1a0048a6:	89ab      	ldrh	r3, [r5, #12]
1a0048a8:	065b      	lsls	r3, r3, #25
1a0048aa:	d401      	bmi.n	1a0048b0 <_svfiprintf_r+0x1c4>
1a0048ac:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0048ae:	e001      	b.n	1a0048b4 <_svfiprintf_r+0x1c8>
1a0048b0:	f04f 30ff 	mov.w	r0, #4294967295
1a0048b4:	b01d      	add	sp, #116	; 0x74
1a0048b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0048ba:	bf00      	nop
1a0048bc:	1a0050d0 	.word	0x1a0050d0
1a0048c0:	00000000 	.word	0x00000000
1a0048c4:	1a004639 	.word	0x1a004639
1a0048c8:	1a0050c6 	.word	0x1a0050c6
1a0048cc:	1a0050cc 	.word	0x1a0050cc

1a0048d0 <_printf_common>:
1a0048d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0048d4:	4691      	mov	r9, r2
1a0048d6:	461f      	mov	r7, r3
1a0048d8:	688a      	ldr	r2, [r1, #8]
1a0048da:	690b      	ldr	r3, [r1, #16]
1a0048dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0048e0:	4293      	cmp	r3, r2
1a0048e2:	bfb8      	it	lt
1a0048e4:	4613      	movlt	r3, r2
1a0048e6:	f8c9 3000 	str.w	r3, [r9]
1a0048ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0048ee:	4606      	mov	r6, r0
1a0048f0:	460c      	mov	r4, r1
1a0048f2:	b112      	cbz	r2, 1a0048fa <_printf_common+0x2a>
1a0048f4:	3301      	adds	r3, #1
1a0048f6:	f8c9 3000 	str.w	r3, [r9]
1a0048fa:	6823      	ldr	r3, [r4, #0]
1a0048fc:	0699      	lsls	r1, r3, #26
1a0048fe:	bf42      	ittt	mi
1a004900:	f8d9 3000 	ldrmi.w	r3, [r9]
1a004904:	3302      	addmi	r3, #2
1a004906:	f8c9 3000 	strmi.w	r3, [r9]
1a00490a:	6825      	ldr	r5, [r4, #0]
1a00490c:	f015 0506 	ands.w	r5, r5, #6
1a004910:	d01c      	beq.n	1a00494c <_printf_common+0x7c>
1a004912:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004916:	6822      	ldr	r2, [r4, #0]
1a004918:	3300      	adds	r3, #0
1a00491a:	bf18      	it	ne
1a00491c:	2301      	movne	r3, #1
1a00491e:	0692      	lsls	r2, r2, #26
1a004920:	d51f      	bpl.n	1a004962 <_printf_common+0x92>
1a004922:	18e1      	adds	r1, r4, r3
1a004924:	1c5a      	adds	r2, r3, #1
1a004926:	2030      	movs	r0, #48	; 0x30
1a004928:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a00492c:	4422      	add	r2, r4
1a00492e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a004932:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004936:	3302      	adds	r3, #2
1a004938:	e013      	b.n	1a004962 <_printf_common+0x92>
1a00493a:	4630      	mov	r0, r6
1a00493c:	4639      	mov	r1, r7
1a00493e:	f104 0219 	add.w	r2, r4, #25
1a004942:	2301      	movs	r3, #1
1a004944:	47c0      	blx	r8
1a004946:	3001      	adds	r0, #1
1a004948:	d007      	beq.n	1a00495a <_printf_common+0x8a>
1a00494a:	3501      	adds	r5, #1
1a00494c:	68e3      	ldr	r3, [r4, #12]
1a00494e:	f8d9 2000 	ldr.w	r2, [r9]
1a004952:	1a9b      	subs	r3, r3, r2
1a004954:	429d      	cmp	r5, r3
1a004956:	dbf0      	blt.n	1a00493a <_printf_common+0x6a>
1a004958:	e7db      	b.n	1a004912 <_printf_common+0x42>
1a00495a:	f04f 30ff 	mov.w	r0, #4294967295
1a00495e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a004962:	4630      	mov	r0, r6
1a004964:	4639      	mov	r1, r7
1a004966:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a00496a:	47c0      	blx	r8
1a00496c:	3001      	adds	r0, #1
1a00496e:	d0f4      	beq.n	1a00495a <_printf_common+0x8a>
1a004970:	6822      	ldr	r2, [r4, #0]
1a004972:	f8d9 5000 	ldr.w	r5, [r9]
1a004976:	68e3      	ldr	r3, [r4, #12]
1a004978:	f002 0206 	and.w	r2, r2, #6
1a00497c:	2a04      	cmp	r2, #4
1a00497e:	bf08      	it	eq
1a004980:	1b5d      	subeq	r5, r3, r5
1a004982:	6922      	ldr	r2, [r4, #16]
1a004984:	68a3      	ldr	r3, [r4, #8]
1a004986:	bf0c      	ite	eq
1a004988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a00498c:	2500      	movne	r5, #0
1a00498e:	4293      	cmp	r3, r2
1a004990:	bfc4      	itt	gt
1a004992:	1a9b      	subgt	r3, r3, r2
1a004994:	18ed      	addgt	r5, r5, r3
1a004996:	f04f 0900 	mov.w	r9, #0
1a00499a:	45a9      	cmp	r9, r5
1a00499c:	da0a      	bge.n	1a0049b4 <_printf_common+0xe4>
1a00499e:	4630      	mov	r0, r6
1a0049a0:	4639      	mov	r1, r7
1a0049a2:	f104 021a 	add.w	r2, r4, #26
1a0049a6:	2301      	movs	r3, #1
1a0049a8:	47c0      	blx	r8
1a0049aa:	3001      	adds	r0, #1
1a0049ac:	d0d5      	beq.n	1a00495a <_printf_common+0x8a>
1a0049ae:	f109 0901 	add.w	r9, r9, #1
1a0049b2:	e7f2      	b.n	1a00499a <_printf_common+0xca>
1a0049b4:	2000      	movs	r0, #0
1a0049b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

1a0049bc <_printf_i>:
1a0049bc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
1a0049c0:	460c      	mov	r4, r1
1a0049c2:	4617      	mov	r7, r2
1a0049c4:	7e22      	ldrb	r2, [r4, #24]
1a0049c6:	2a6e      	cmp	r2, #110	; 0x6e
1a0049c8:	4698      	mov	r8, r3
1a0049ca:	4606      	mov	r6, r0
1a0049cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a0049ce:	f101 0143 	add.w	r1, r1, #67	; 0x43
1a0049d2:	f000 80af 	beq.w	1a004b34 <_printf_i+0x178>
1a0049d6:	d812      	bhi.n	1a0049fe <_printf_i+0x42>
1a0049d8:	2a63      	cmp	r2, #99	; 0x63
1a0049da:	d023      	beq.n	1a004a24 <_printf_i+0x68>
1a0049dc:	d80a      	bhi.n	1a0049f4 <_printf_i+0x38>
1a0049de:	2a00      	cmp	r2, #0
1a0049e0:	f000 80bc 	beq.w	1a004b5c <_printf_i+0x1a0>
1a0049e4:	2a58      	cmp	r2, #88	; 0x58
1a0049e6:	f040 80cb 	bne.w	1a004b80 <_printf_i+0x1c4>
1a0049ea:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a0049ee:	f8df e204 	ldr.w	lr, [pc, #516]	; 1a004bf4 <_printf_i+0x238>
1a0049f2:	e057      	b.n	1a004aa4 <_printf_i+0xe8>
1a0049f4:	2a64      	cmp	r2, #100	; 0x64
1a0049f6:	d01e      	beq.n	1a004a36 <_printf_i+0x7a>
1a0049f8:	2a69      	cmp	r2, #105	; 0x69
1a0049fa:	d01c      	beq.n	1a004a36 <_printf_i+0x7a>
1a0049fc:	e0c0      	b.n	1a004b80 <_printf_i+0x1c4>
1a0049fe:	2a73      	cmp	r2, #115	; 0x73
1a004a00:	f000 80b0 	beq.w	1a004b64 <_printf_i+0x1a8>
1a004a04:	d809      	bhi.n	1a004a1a <_printf_i+0x5e>
1a004a06:	2a6f      	cmp	r2, #111	; 0x6f
1a004a08:	d02e      	beq.n	1a004a68 <_printf_i+0xac>
1a004a0a:	2a70      	cmp	r2, #112	; 0x70
1a004a0c:	f040 80b8 	bne.w	1a004b80 <_printf_i+0x1c4>
1a004a10:	6822      	ldr	r2, [r4, #0]
1a004a12:	f042 0220 	orr.w	r2, r2, #32
1a004a16:	6022      	str	r2, [r4, #0]
1a004a18:	e03f      	b.n	1a004a9a <_printf_i+0xde>
1a004a1a:	2a75      	cmp	r2, #117	; 0x75
1a004a1c:	d024      	beq.n	1a004a68 <_printf_i+0xac>
1a004a1e:	2a78      	cmp	r2, #120	; 0x78
1a004a20:	d03b      	beq.n	1a004a9a <_printf_i+0xde>
1a004a22:	e0ad      	b.n	1a004b80 <_printf_i+0x1c4>
1a004a24:	681a      	ldr	r2, [r3, #0]
1a004a26:	1d11      	adds	r1, r2, #4
1a004a28:	6019      	str	r1, [r3, #0]
1a004a2a:	6813      	ldr	r3, [r2, #0]
1a004a2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004a34:	e0a8      	b.n	1a004b88 <_printf_i+0x1cc>
1a004a36:	6820      	ldr	r0, [r4, #0]
1a004a38:	681a      	ldr	r2, [r3, #0]
1a004a3a:	f010 0f80 	tst.w	r0, #128	; 0x80
1a004a3e:	d002      	beq.n	1a004a46 <_printf_i+0x8a>
1a004a40:	1d10      	adds	r0, r2, #4
1a004a42:	6018      	str	r0, [r3, #0]
1a004a44:	e008      	b.n	1a004a58 <_printf_i+0x9c>
1a004a46:	f010 0f40 	tst.w	r0, #64	; 0x40
1a004a4a:	f102 0004 	add.w	r0, r2, #4
1a004a4e:	6018      	str	r0, [r3, #0]
1a004a50:	d002      	beq.n	1a004a58 <_printf_i+0x9c>
1a004a52:	f9b2 3000 	ldrsh.w	r3, [r2]
1a004a56:	e000      	b.n	1a004a5a <_printf_i+0x9e>
1a004a58:	6813      	ldr	r3, [r2, #0]
1a004a5a:	2b00      	cmp	r3, #0
1a004a5c:	da3e      	bge.n	1a004adc <_printf_i+0x120>
1a004a5e:	222d      	movs	r2, #45	; 0x2d
1a004a60:	425b      	negs	r3, r3
1a004a62:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a004a66:	e039      	b.n	1a004adc <_printf_i+0x120>
1a004a68:	6820      	ldr	r0, [r4, #0]
1a004a6a:	681a      	ldr	r2, [r3, #0]
1a004a6c:	f010 0f80 	tst.w	r0, #128	; 0x80
1a004a70:	d002      	beq.n	1a004a78 <_printf_i+0xbc>
1a004a72:	1d10      	adds	r0, r2, #4
1a004a74:	6018      	str	r0, [r3, #0]
1a004a76:	e007      	b.n	1a004a88 <_printf_i+0xcc>
1a004a78:	f010 0f40 	tst.w	r0, #64	; 0x40
1a004a7c:	f102 0004 	add.w	r0, r2, #4
1a004a80:	6018      	str	r0, [r3, #0]
1a004a82:	d001      	beq.n	1a004a88 <_printf_i+0xcc>
1a004a84:	8813      	ldrh	r3, [r2, #0]
1a004a86:	e000      	b.n	1a004a8a <_printf_i+0xce>
1a004a88:	6813      	ldr	r3, [r2, #0]
1a004a8a:	7e22      	ldrb	r2, [r4, #24]
1a004a8c:	f8df e164 	ldr.w	lr, [pc, #356]	; 1a004bf4 <_printf_i+0x238>
1a004a90:	2a6f      	cmp	r2, #111	; 0x6f
1a004a92:	bf0c      	ite	eq
1a004a94:	2208      	moveq	r2, #8
1a004a96:	220a      	movne	r2, #10
1a004a98:	e01c      	b.n	1a004ad4 <_printf_i+0x118>
1a004a9a:	2278      	movs	r2, #120	; 0x78
1a004a9c:	f8df e158 	ldr.w	lr, [pc, #344]	; 1a004bf8 <_printf_i+0x23c>
1a004aa0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a004aa4:	6822      	ldr	r2, [r4, #0]
1a004aa6:	6818      	ldr	r0, [r3, #0]
1a004aa8:	f012 0f80 	tst.w	r2, #128	; 0x80
1a004aac:	f100 0504 	add.w	r5, r0, #4
1a004ab0:	601d      	str	r5, [r3, #0]
1a004ab2:	d103      	bne.n	1a004abc <_printf_i+0x100>
1a004ab4:	0655      	lsls	r5, r2, #25
1a004ab6:	d501      	bpl.n	1a004abc <_printf_i+0x100>
1a004ab8:	8803      	ldrh	r3, [r0, #0]
1a004aba:	e000      	b.n	1a004abe <_printf_i+0x102>
1a004abc:	6803      	ldr	r3, [r0, #0]
1a004abe:	07d0      	lsls	r0, r2, #31
1a004ac0:	bf44      	itt	mi
1a004ac2:	f042 0220 	orrmi.w	r2, r2, #32
1a004ac6:	6022      	strmi	r2, [r4, #0]
1a004ac8:	b91b      	cbnz	r3, 1a004ad2 <_printf_i+0x116>
1a004aca:	6822      	ldr	r2, [r4, #0]
1a004acc:	f022 0220 	bic.w	r2, r2, #32
1a004ad0:	6022      	str	r2, [r4, #0]
1a004ad2:	2210      	movs	r2, #16
1a004ad4:	2000      	movs	r0, #0
1a004ad6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
1a004ada:	e002      	b.n	1a004ae2 <_printf_i+0x126>
1a004adc:	f8df e114 	ldr.w	lr, [pc, #276]	; 1a004bf4 <_printf_i+0x238>
1a004ae0:	220a      	movs	r2, #10
1a004ae2:	6865      	ldr	r5, [r4, #4]
1a004ae4:	60a5      	str	r5, [r4, #8]
1a004ae6:	2d00      	cmp	r5, #0
1a004ae8:	bfa2      	ittt	ge
1a004aea:	6820      	ldrge	r0, [r4, #0]
1a004aec:	f020 0004 	bicge.w	r0, r0, #4
1a004af0:	6020      	strge	r0, [r4, #0]
1a004af2:	b903      	cbnz	r3, 1a004af6 <_printf_i+0x13a>
1a004af4:	b165      	cbz	r5, 1a004b10 <_printf_i+0x154>
1a004af6:	460d      	mov	r5, r1
1a004af8:	fbb3 f0f2 	udiv	r0, r3, r2
1a004afc:	fb02 3310 	mls	r3, r2, r0, r3
1a004b00:	f81e 3003 	ldrb.w	r3, [lr, r3]
1a004b04:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a004b08:	4603      	mov	r3, r0
1a004b0a:	2800      	cmp	r0, #0
1a004b0c:	d1f4      	bne.n	1a004af8 <_printf_i+0x13c>
1a004b0e:	e000      	b.n	1a004b12 <_printf_i+0x156>
1a004b10:	460d      	mov	r5, r1
1a004b12:	2a08      	cmp	r2, #8
1a004b14:	d10b      	bne.n	1a004b2e <_printf_i+0x172>
1a004b16:	6823      	ldr	r3, [r4, #0]
1a004b18:	07da      	lsls	r2, r3, #31
1a004b1a:	d508      	bpl.n	1a004b2e <_printf_i+0x172>
1a004b1c:	6923      	ldr	r3, [r4, #16]
1a004b1e:	6862      	ldr	r2, [r4, #4]
1a004b20:	429a      	cmp	r2, r3
1a004b22:	bfde      	ittt	le
1a004b24:	2330      	movle	r3, #48	; 0x30
1a004b26:	f805 3c01 	strble.w	r3, [r5, #-1]
1a004b2a:	f105 35ff 	addle.w	r5, r5, #4294967295
1a004b2e:	1b49      	subs	r1, r1, r5
1a004b30:	6121      	str	r1, [r4, #16]
1a004b32:	e02e      	b.n	1a004b92 <_printf_i+0x1d6>
1a004b34:	6825      	ldr	r5, [r4, #0]
1a004b36:	681a      	ldr	r2, [r3, #0]
1a004b38:	6960      	ldr	r0, [r4, #20]
1a004b3a:	f015 0f80 	tst.w	r5, #128	; 0x80
1a004b3e:	d003      	beq.n	1a004b48 <_printf_i+0x18c>
1a004b40:	1d15      	adds	r5, r2, #4
1a004b42:	601d      	str	r5, [r3, #0]
1a004b44:	6813      	ldr	r3, [r2, #0]
1a004b46:	e008      	b.n	1a004b5a <_printf_i+0x19e>
1a004b48:	f015 0f40 	tst.w	r5, #64	; 0x40
1a004b4c:	f102 0504 	add.w	r5, r2, #4
1a004b50:	601d      	str	r5, [r3, #0]
1a004b52:	6813      	ldr	r3, [r2, #0]
1a004b54:	d001      	beq.n	1a004b5a <_printf_i+0x19e>
1a004b56:	8018      	strh	r0, [r3, #0]
1a004b58:	e000      	b.n	1a004b5c <_printf_i+0x1a0>
1a004b5a:	6018      	str	r0, [r3, #0]
1a004b5c:	2300      	movs	r3, #0
1a004b5e:	6123      	str	r3, [r4, #16]
1a004b60:	460d      	mov	r5, r1
1a004b62:	e016      	b.n	1a004b92 <_printf_i+0x1d6>
1a004b64:	681a      	ldr	r2, [r3, #0]
1a004b66:	1d11      	adds	r1, r2, #4
1a004b68:	6019      	str	r1, [r3, #0]
1a004b6a:	6815      	ldr	r5, [r2, #0]
1a004b6c:	6862      	ldr	r2, [r4, #4]
1a004b6e:	4628      	mov	r0, r5
1a004b70:	2100      	movs	r1, #0
1a004b72:	f000 f843 	bl	1a004bfc <memchr>
1a004b76:	b108      	cbz	r0, 1a004b7c <_printf_i+0x1c0>
1a004b78:	1b40      	subs	r0, r0, r5
1a004b7a:	6060      	str	r0, [r4, #4]
1a004b7c:	6863      	ldr	r3, [r4, #4]
1a004b7e:	e004      	b.n	1a004b8a <_printf_i+0x1ce>
1a004b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004b84:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
1a004b88:	2301      	movs	r3, #1
1a004b8a:	6123      	str	r3, [r4, #16]
1a004b8c:	2300      	movs	r3, #0
1a004b8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004b92:	f8cd 8000 	str.w	r8, [sp]
1a004b96:	4630      	mov	r0, r6
1a004b98:	4621      	mov	r1, r4
1a004b9a:	aa03      	add	r2, sp, #12
1a004b9c:	463b      	mov	r3, r7
1a004b9e:	f7ff fe97 	bl	1a0048d0 <_printf_common>
1a004ba2:	3001      	adds	r0, #1
1a004ba4:	d102      	bne.n	1a004bac <_printf_i+0x1f0>
1a004ba6:	f04f 30ff 	mov.w	r0, #4294967295
1a004baa:	e01f      	b.n	1a004bec <_printf_i+0x230>
1a004bac:	4630      	mov	r0, r6
1a004bae:	4639      	mov	r1, r7
1a004bb0:	462a      	mov	r2, r5
1a004bb2:	6923      	ldr	r3, [r4, #16]
1a004bb4:	47c0      	blx	r8
1a004bb6:	3001      	adds	r0, #1
1a004bb8:	d0f5      	beq.n	1a004ba6 <_printf_i+0x1ea>
1a004bba:	6823      	ldr	r3, [r4, #0]
1a004bbc:	079b      	lsls	r3, r3, #30
1a004bbe:	d405      	bmi.n	1a004bcc <_printf_i+0x210>
1a004bc0:	68e0      	ldr	r0, [r4, #12]
1a004bc2:	9b03      	ldr	r3, [sp, #12]
1a004bc4:	4298      	cmp	r0, r3
1a004bc6:	bfb8      	it	lt
1a004bc8:	4618      	movlt	r0, r3
1a004bca:	e00f      	b.n	1a004bec <_printf_i+0x230>
1a004bcc:	2500      	movs	r5, #0
1a004bce:	68e3      	ldr	r3, [r4, #12]
1a004bd0:	9a03      	ldr	r2, [sp, #12]
1a004bd2:	1a9b      	subs	r3, r3, r2
1a004bd4:	429d      	cmp	r5, r3
1a004bd6:	daf3      	bge.n	1a004bc0 <_printf_i+0x204>
1a004bd8:	4630      	mov	r0, r6
1a004bda:	4639      	mov	r1, r7
1a004bdc:	f104 0219 	add.w	r2, r4, #25
1a004be0:	2301      	movs	r3, #1
1a004be2:	47c0      	blx	r8
1a004be4:	3001      	adds	r0, #1
1a004be6:	d0de      	beq.n	1a004ba6 <_printf_i+0x1ea>
1a004be8:	3501      	adds	r5, #1
1a004bea:	e7f0      	b.n	1a004bce <_printf_i+0x212>
1a004bec:	b004      	add	sp, #16
1a004bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004bf2:	bf00      	nop
1a004bf4:	1a0050d7 	.word	0x1a0050d7
1a004bf8:	1a0050e8 	.word	0x1a0050e8

1a004bfc <memchr>:
1a004bfc:	b510      	push	{r4, lr}
1a004bfe:	b2c9      	uxtb	r1, r1
1a004c00:	4402      	add	r2, r0
1a004c02:	4290      	cmp	r0, r2
1a004c04:	4603      	mov	r3, r0
1a004c06:	d006      	beq.n	1a004c16 <memchr+0x1a>
1a004c08:	781c      	ldrb	r4, [r3, #0]
1a004c0a:	428c      	cmp	r4, r1
1a004c0c:	f100 0001 	add.w	r0, r0, #1
1a004c10:	d1f7      	bne.n	1a004c02 <memchr+0x6>
1a004c12:	4618      	mov	r0, r3
1a004c14:	bd10      	pop	{r4, pc}
1a004c16:	2000      	movs	r0, #0
1a004c18:	bd10      	pop	{r4, pc}

1a004c1a <memmove>:
1a004c1a:	4281      	cmp	r1, r0
1a004c1c:	b510      	push	{r4, lr}
1a004c1e:	eb01 0302 	add.w	r3, r1, r2
1a004c22:	d301      	bcc.n	1a004c28 <memmove+0xe>
1a004c24:	1e42      	subs	r2, r0, #1
1a004c26:	e00b      	b.n	1a004c40 <memmove+0x26>
1a004c28:	4298      	cmp	r0, r3
1a004c2a:	d2fb      	bcs.n	1a004c24 <memmove+0xa>
1a004c2c:	1881      	adds	r1, r0, r2
1a004c2e:	1ad2      	subs	r2, r2, r3
1a004c30:	42d3      	cmn	r3, r2
1a004c32:	d004      	beq.n	1a004c3e <memmove+0x24>
1a004c34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a004c38:	f801 4d01 	strb.w	r4, [r1, #-1]!
1a004c3c:	e7f8      	b.n	1a004c30 <memmove+0x16>
1a004c3e:	bd10      	pop	{r4, pc}
1a004c40:	4299      	cmp	r1, r3
1a004c42:	d004      	beq.n	1a004c4e <memmove+0x34>
1a004c44:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004c48:	f802 4f01 	strb.w	r4, [r2, #1]!
1a004c4c:	e7f8      	b.n	1a004c40 <memmove+0x26>
1a004c4e:	bd10      	pop	{r4, pc}

1a004c50 <_realloc_r>:
1a004c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004c52:	4607      	mov	r7, r0
1a004c54:	4615      	mov	r5, r2
1a004c56:	460e      	mov	r6, r1
1a004c58:	b921      	cbnz	r1, 1a004c64 <_realloc_r+0x14>
1a004c5a:	4611      	mov	r1, r2
1a004c5c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a004c60:	f7ff bc94 	b.w	1a00458c <_malloc_r>
1a004c64:	b91a      	cbnz	r2, 1a004c6e <_realloc_r+0x1e>
1a004c66:	f7ff fc4d 	bl	1a004504 <_free_r>
1a004c6a:	4628      	mov	r0, r5
1a004c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004c6e:	f000 f815 	bl	1a004c9c <_malloc_usable_size_r>
1a004c72:	42a8      	cmp	r0, r5
1a004c74:	d20e      	bcs.n	1a004c94 <_realloc_r+0x44>
1a004c76:	4638      	mov	r0, r7
1a004c78:	4629      	mov	r1, r5
1a004c7a:	f7ff fc87 	bl	1a00458c <_malloc_r>
1a004c7e:	4604      	mov	r4, r0
1a004c80:	b150      	cbz	r0, 1a004c98 <_realloc_r+0x48>
1a004c82:	4631      	mov	r1, r6
1a004c84:	462a      	mov	r2, r5
1a004c86:	f7ff fbd5 	bl	1a004434 <memcpy>
1a004c8a:	4638      	mov	r0, r7
1a004c8c:	4631      	mov	r1, r6
1a004c8e:	f7ff fc39 	bl	1a004504 <_free_r>
1a004c92:	e001      	b.n	1a004c98 <_realloc_r+0x48>
1a004c94:	4630      	mov	r0, r6
1a004c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004c98:	4620      	mov	r0, r4
1a004c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

1a004c9c <_malloc_usable_size_r>:
1a004c9c:	f851 0c04 	ldr.w	r0, [r1, #-4]
1a004ca0:	2800      	cmp	r0, #0
1a004ca2:	bfbe      	ittt	lt
1a004ca4:	1809      	addlt	r1, r1, r0
1a004ca6:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
1a004caa:	18c0      	addlt	r0, r0, r3
1a004cac:	3804      	subs	r0, #4
1a004cae:	4770      	bx	lr
1a004cb0:	6b736154 	.word	0x6b736154
1a004cb4:	61557854 	.word	0x61557854
1a004cb8:	00007472 	.word	0x00007472
1a004cbc:	6b736154 	.word	0x6b736154
1a004cc0:	76726553 	.word	0x76726553
1a004cc4:	00656369 	.word	0x00656369
1a004cc8:	6b736154 	.word	0x6b736154
1a004ccc:	4d6f545f 	.word	0x4d6f545f
1a004cd0:	73757961 	.word	0x73757961
1a004cd4:	616c7563 	.word	0x616c7563
1a004cd8:	504f5f73 	.word	0x504f5f73
1a004cdc:	00000030 	.word	0x00000030
1a004ce0:	6b736154 	.word	0x6b736154
1a004ce4:	4d6f545f 	.word	0x4d6f545f
1a004ce8:	73756e69 	.word	0x73756e69
1a004cec:	616c7563 	.word	0x616c7563
1a004cf0:	504f5f73 	.word	0x504f5f73
1a004cf4:	00000031 	.word	0x00000031
1a004cf8:	6b736154 	.word	0x6b736154
1a004cfc:	4d6f545f 	.word	0x4d6f545f
1a004d00:	73757961 	.word	0x73757961
1a004d04:	616c7563 	.word	0x616c7563
1a004d08:	504f5f73 	.word	0x504f5f73
1a004d0c:	00000032 	.word	0x00000032
1a004d10:	6b736154 	.word	0x6b736154
1a004d14:	4d6f545f 	.word	0x4d6f545f
1a004d18:	73756e69 	.word	0x73756e69
1a004d1c:	616c7563 	.word	0x616c7563
1a004d20:	504f5f73 	.word	0x504f5f73
1a004d24:	00000033 	.word	0x00000033
1a004d28:	00007525 	.word	0x00007525
1a004d2c:	3030327b 	.word	0x3030327b
1a004d30:	0000007d 	.word	0x0000007d
1a004d34:	3030337b 	.word	0x3030337b
1a004d38:	0000007d 	.word	0x0000007d
1a004d3c:	454c4449 	.word	0x454c4449
1a004d40:	00000000 	.word	0x00000000
1a004d44:	51726d54 	.word	0x51726d54
1a004d48:	00000000 	.word	0x00000000
1a004d4c:	20726d54 	.word	0x20726d54
1a004d50:	00637653 	.word	0x00637653

1a004d54 <GpioPorts>:
1a004d54:	03030003 0f050403 05031005 07030603     ................
1a004d64:	00000802                                ....

1a004d68 <OscRateIn>:
1a004d68:	00b71b00                                ....

1a004d6c <ExtRateIn>:
1a004d6c:	00000000                                ....

1a004d70 <GpioButtons>:
1a004d70:	08000400 09010900                       ........

1a004d78 <GpioLeds>:
1a004d78:	01050005 0e000205 0c010b01              ............

1a004d84 <InitClkStates>:
1a004d84:	01010f01                                ....

1a004d88 <pinmuxing>:
1a004d88:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004d98:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004da8:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004db8:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004dc8:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004dd8:	00d50301 00d50401 00160107 00560207     ..............V.
1a004de8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004df8:	00570206                                ..W.

1a004dfc <UART_BClock>:
1a004dfc:	01a201c2 01620182                       ......b.

1a004e04 <UART_PClock>:
1a004e04:	00820081 00a200a1 08040201 0f0f0f03     ................
1a004e14:	000000ff                                ....

1a004e18 <periph_to_base>:
1a004e18:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004e28:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004e38:	000100e0 01000100 01200003 00060120     .......... . ...
1a004e48:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004e58:	01820013 00120182 01a201a2 01c20011     ................
1a004e68:	001001c2 01e201e2 0202000f 000e0202     ................
1a004e78:	02220222 0223000d 001c0223              "."...#.#...

1a004e84 <InitClkStates>:
1a004e84:	00010100 00010909 0001090a 01010701     ................
1a004e94:	00010902 00010906 0101090c 0001090d     ................
1a004ea4:	0001090e 0001090f 00010910 00010911     ................
1a004eb4:	00010912 00010913 00011114 00011119     ................
1a004ec4:	0001111a 0001111b                       ........

1a004ecc <lpcUarts>:
1a004ecc:	40081000 06020406 00180205 40081000     ...@...........@
1a004edc:	09070509 00180706 40082000 00000000     ......... .@....
1a004eec:	00190000 400c1000 07060107 001a0602     .......@........
1a004efc:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a004f0c:	02020302 001b0204 636b6974 69547265     ........tikcerTi
1a004f1c:	0072656d                                mer.

1a004f20 <gpioPinsInit>:
1a004f20:	00000001 04020204 01040205 07010200     ................
1a004f30:	0d030005 01000501 00020408 03040202     ................
1a004f40:	04030200 00020000 03000407 0402030c     ................
1a004f50:	01030905 02080504 03050403 05040402     ................
1a004f60:	000c0604 0b060802 06070300 05030009     ................
1a004f70:	05040706 0004060f 04040303 04040200     ................
1a004f80:	05020005 02000604 04080406 0a040c05     ................
1a004f90:	010e0504 0a000003 00001401 0012010f     ................
1a004fa0:	11010d00 010c0000 03000010 03000707     ................
1a004fb0:	0001000f 00000100 06000000 0603000a     ................
1a004fc0:	05040806 00050610 01060403 04000300     ................
1a004fd0:	0d050409 00000401 000f010b 00010200     ................
1a004fe0:	01040000 08000001 00000201 00060109     ................
1a004ff0:	00020901 02000504 01050401 05040202     ................
1a005000:	000a0202 0b020e00 020b0100 0c01000c     ................
1a005010:	02000004 00010400 02040102 04020200     ................
1a005020:	03020003 03000307 0004070b 05070c03     ................
1a005030:	070d0300 0e030006 05040102 00060401     ................
1a005040:	05040602 04050200 04020004 05040804     ................
1a005050:	0409040c 0a040d05 010e0504 08010005     ................

1a005060 <ultrasonicSensorsIrqMap>:
1a005060:	00020100                                ....

1a005064 <__sf_fake_stdin>:
	...

1a005084 <__sf_fake_stdout>:
	...

1a0050a4 <__sf_fake_stderr>:
	...
1a0050c4:	2d230043 00202b30 004c6c68 45676665     C.#-0+ .hlL.efgE
1a0050d4:	30004746 34333231 38373635 43424139     FG.0123456789ABC
1a0050e4:	00464544 33323130 37363534 62613938     DEF.0123456789ab
1a0050f4:	66656463 ffffff00                       cdef....
