NDSummary.OnToolTipsLoaded("File4:system_pl_wrapper.v",{7:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">System wrapper for pl only for zcu102 board.</div></div>",8:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2023 Jay Convertino</div></div>",9:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype9\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/8/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/8/2\"><span class=\"SHKeyword\">module</span> system_pl_wrapper #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">FPGA_TECHNOLOGY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">FPGA_FAMILY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">SPEED_GRADE</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">DEV_PACKAGE</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"4/5/5/6\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:4/5/5/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">ADC_INIT_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"5/5/6/6\" data-NarrowGridArea=\"6/4/7/5\" style=\"grid-area:5/5/6/6\"><span class=\"SHNumber\">23</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:6/2/7/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\">DAC_INIT_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"7/3/8/4\" style=\"grid-area:6/4/7/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"6/5/7/6\" data-NarrowGridArea=\"7/4/8/5\" style=\"grid-area:6/5/7/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:7/2/8/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\">DELAY_REFCLK_FREQUENCY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"8/3/9/4\" style=\"grid-area:7/4/8/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"7/5/8/6\" data-NarrowGridArea=\"8/4/9/5\" style=\"grid-area:7/5/8/6\"><span class=\"SHNumber\">200</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"7/6/8/7\" data-NarrowGridArea=\"9/1/10/6\" style=\"grid-area:7/6/8/7\">) ( <span class=\"SHKeyword\">input</span> axi_aclk, <span class=\"SHKeyword\">input</span> axi_aresetn, <span class=\"SHKeyword\">input</span> s_axi_awvalid, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] s_axi_awaddr, <span class=\"SHKeyword\">output</span> s_axi_awready, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] s_axi_awprot, <span class=\"SHKeyword\">input</span> s_axi_wvalid, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] s_axi_wdata, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] s_axi_wstrb, <span class=\"SHKeyword\">output</span> s_axi_wready, <span class=\"SHKeyword\">output</span> s_axi_bvalid, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] s_axi_bresp, <span class=\"SHKeyword\">input</span> s_axi_bready, <span class=\"SHKeyword\">input</span> s_axi_arvalid, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] s_axi_araddr, <span class=\"SHKeyword\">output</span> s_axi_arready, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] s_axi_arprot, <span class=\"SHKeyword\">output</span> s_axi_rvalid, <span class=\"SHKeyword\">input</span> s_axi_rready, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] s_axi_rresp, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] s_axi_rdata, <span class=\"SHKeyword\">output</span> adc_dma_irq, <span class=\"SHKeyword\">output</span> dac_dma_irq, <span class=\"SHKeyword\">input</span> delay_clk, <span class=\"SHKeyword\">input</span> rx_clk_in_0_p, <span class=\"SHKeyword\">input</span> rx_clk_in_0_n, <span class=\"SHKeyword\">input</span> rx_frame_in_0_p, <span class=\"SHKeyword\">input</span> rx_frame_in_0_n, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_0_p, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_0_n, <span class=\"SHKeyword\">output</span> tx_clk_out_0_p, <span class=\"SHKeyword\">output</span> tx_clk_out_0_n, <span class=\"SHKeyword\">output</span> tx_frame_out_0_p, <span class=\"SHKeyword\">output</span> tx_frame_out_0_n, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_0_p, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_0_n, <span class=\"SHKeyword\">output</span> enable_0, <span class=\"SHKeyword\">output</span> txnrx_0, <span class=\"SHKeyword\">input</span> up_enable_0, <span class=\"SHKeyword\">input</span> up_txnrx_0, <span class=\"SHKeyword\">output</span> tdd_sync_0_t, <span class=\"SHKeyword\">input</span> tdd_sync_0_i, <span class=\"SHKeyword\">output</span> tdd_sync_0_o, <span class=\"SHKeyword\">input</span> rx_clk_in_1_p, <span class=\"SHKeyword\">input</span> rx_clk_in_1_n, <span class=\"SHKeyword\">input</span> rx_frame_in_1_p, <span class=\"SHKeyword\">input</span> rx_frame_in_1_n, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_1_p, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_1_n, <span class=\"SHKeyword\">output</span> tx_clk_out_1_p, <span class=\"SHKeyword\">output</span> tx_clk_out_1_n, <span class=\"SHKeyword\">output</span> tx_frame_out_1_p, <span class=\"SHKeyword\">output</span> tx_frame_out_1_n, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_1_p, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_1_n, <span class=\"SHKeyword\">output</span> enable_1, <span class=\"SHKeyword\">output</span> txnrx_1, <span class=\"SHKeyword\">input</span> up_enable_1, <span class=\"SHKeyword\">input</span> up_txnrx_1, <span class=\"SHKeyword\">output</span> tdd_sync_1_t, <span class=\"SHKeyword\">input</span> tdd_sync_1_i, <span class=\"SHKeyword\">output</span> tdd_sync_1_o, <span class=\"SHKeyword\">input</span> m_axi_aclk, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_awaddr, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_awlen, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_awsize, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_awburst, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_awprot, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_awcache, <span class=\"SHKeyword\">output</span> adc_m_dest_axi_awvalid, <span class=\"SHKeyword\">input</span> adc_m_dest_axi_awready, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">63</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_wdata, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_wstrb, <span class=\"SHKeyword\">input</span> adc_m_dest_axi_wready, <span class=\"SHKeyword\">output</span> adc_m_dest_axi_wvalid, <span class=\"SHKeyword\">output</span> adc_m_dest_axi_wlast, <span class=\"SHKeyword\">input</span> adc_m_dest_axi_bvalid, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] adc_m_dest_axi_bresp, <span class=\"SHKeyword\">output</span> adc_m_dest_axi_bready, <span class=\"SHKeyword\">input</span> dac_m_src_axi_arready, <span class=\"SHKeyword\">output</span> dac_m_src_axi_arvalid, <span class=\"SHKeyword\">output</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_araddr, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_arlen, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_arsize, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_arburst, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_arprot, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_arcache, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">63</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_rdata, <span class=\"SHKeyword\">output</span> dac_m_src_axi_rready, <span class=\"SHKeyword\">input</span> dac_m_src_axi_rvalid, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] dac_m_src_axi_rresp, <span class=\"SHKeyword\">input</span> dac_m_src_axi_rlast )</div></div></div></div><div class=\"TTSummary\">System wrapper for pl only for zcu102 board.</div></div>",11:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype11\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/11/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/11/2\">dma_rstgen inst_dma_rstgen (</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">slowest_sync_clk(m_axi_aclk),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">ext_reset_in(axi_aresetn),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">aux_reset_in(<span class=\"SHNumber\">1\'b1</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">mb_debug_sys_rst(<span class=\"SHNumber\">1\'b0</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">dcm_locked(<span class=\"SHNumber\">1\'b1</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:6/2/7/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\">mb_reset(),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:7/2/8/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\">bus_struct_reset(),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"8/2/9/3\" data-NarrowGridArea=\"9/1/10/2\" style=\"grid-area:8/2/9/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"8/3/9/4\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:8/3/9/4\">peripheral_reset(),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"9/2/10/3\" data-NarrowGridArea=\"10/1/11/2\" style=\"grid-area:9/2/10/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"9/3/10/4\" data-NarrowGridArea=\"10/2/11/3\" style=\"grid-area:9/3/10/4\">interconnect_aresetn(),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"10/2/11/3\" data-NarrowGridArea=\"11/1/12/2\" style=\"grid-area:10/2/11/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"10/3/11/4\" data-NarrowGridArea=\"11/2/12/3\" style=\"grid-area:10/3/11/4\">peripheral_aresetn(m_axi_aresetn)</div><div class=\"PAfterParameters\" data-WideGridArea=\"10/4/11/5\" data-NarrowGridArea=\"12/1/13/4\" style=\"grid-area:10/4/11/5\">)</div></div></div></div><div class=\"TTSummary\">Generate a new DMA reset based on delay clock.</div></div>"});