	component model is
		port (
			clk_clk                                : in    std_logic                     := 'X';             -- clk
			lcd_controller_0_conduit_end_wr_n_o    : out   std_logic;                                        -- wr_n_o
			lcd_controller_0_conduit_end_data_o    : out   std_logic_vector(15 downto 0);                    -- data_o
			lcd_controller_0_conduit_end_dc_n_o    : out   std_logic;                                        -- dc_n_o
			lcd_controller_0_conduit_end_rd_n_o    : out   std_logic;                                        -- rd_n_o
			lcd_controller_0_conduit_end_im0_0     : out   std_logic;                                        -- im0_0
			leds_external_connection_export_export : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n                          : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_wire_addr             : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_controller_wire_ba               : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_wire_cas_n            : out   std_logic;                                        -- cas_n
			sdram_controller_wire_cke              : out   std_logic;                                        -- cke
			sdram_controller_wire_cs_n             : out   std_logic;                                        -- cs_n
			sdram_controller_wire_dq               : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_wire_dqm              : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_wire_ras_n            : out   std_logic;                                        -- ras_n
			sdram_controller_wire_we_n             : out   std_logic;                                        -- we_n
			sys_sdram_pll_0_sdram_clk_clk          : out   std_logic                                         -- clk
		);
	end component model;

