

================================================================
== Vitis HLS Report for 'decision_function_56'
================================================================
* Date:           Thu Jan 23 13:47:53 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_337 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_338 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_339 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_340 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_341 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read716, i18 255" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1239 = icmp_slt  i18 %p_read1322, i18 1962" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1239' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1240 = icmp_slt  i18 %p_read211, i18 94071" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1240' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1241 = icmp_slt  i18 %p_read1120, i18 36" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1241' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1242 = icmp_slt  i18 %p_read615, i18 1034" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1242' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1243 = icmp_slt  i18 %p_read_337, i18 92453" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1243' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1244 = icmp_slt  i18 %p_read2130, i18 89187" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1244' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1245 = icmp_slt  i18 %p_read1221, i18 334" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1245' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1246 = icmp_slt  i18 %p_read817, i18 260169" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1246' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1247 = icmp_slt  i18 %p_read_339, i18 49" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1247' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1248 = icmp_slt  i18 %p_read_340, i18 754" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1248' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1249 = icmp_slt  i18 %p_read110, i18 135003" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1249' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1250 = icmp_slt  i18 %p_read312, i18 43149" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1250' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1251 = icmp_slt  i18 %p_read, i18 89129" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1251' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1252 = icmp_slt  i18 %p_read918, i18 4011" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1252' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1253 = icmp_slt  i18 %p_read1019, i18 97" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1253' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1254 = icmp_slt  i18 %p_read_338, i18 1" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1254' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1255 = icmp_slt  i18 %p_read312, i18 5648" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1255' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1256 = icmp_slt  i18 %p_read413, i18 6794" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1256' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1257 = icmp_slt  i18 %p_read2029, i18 96677" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1257' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1258 = icmp_slt  i18 %p_read_340, i18 216" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1258' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1259 = icmp_slt  i18 %p_read_341, i18 13650" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1259' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1260 = icmp_slt  i18 %p_read211, i18 89251" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1260' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1261 = icmp_slt  i18 %p_read514, i18 5336" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1261' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1262 = icmp_slt  i18 %p_read615, i18 837" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1262' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1263 = icmp_slt  i18 %p_read_340, i18 851" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1263' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1264 = icmp_slt  i18 %p_read615, i18 813" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1264' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1265 = icmp_slt  i18 %p_read_338, i18 14" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1265' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_1266 = icmp_slt  i18 %p_read2130, i18 97032" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_1266' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1239, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_1445 = and i1 %icmp_ln86_1240, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1445' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_223)   --->   "%xor_ln104_587 = xor i1 %icmp_ln86_1240, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_223 = and i1 %xor_ln104_587, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_223' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_1446 = and i1 %icmp_ln86_1241, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1446' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_1449 = and i1 %icmp_ln86_1244, i1 %and_ln104_223" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1449' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_227)   --->   "%xor_ln104_591 = xor i1 %icmp_ln86_1244, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_227 = and i1 %and_ln104_223, i1 %xor_ln104_591" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_227' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_1456 = and i1 %icmp_ln86_1251, i1 %and_ln102_1449" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1456' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_229)   --->   "%xor_ln104_598 = xor i1 %icmp_ln86_1251, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_229 = and i1 %and_ln102_1449, i1 %xor_ln104_598" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104_229' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_586 = xor i1 %icmp_ln86_1239, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_586" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_224)   --->   "%xor_ln104_588 = xor i1 %icmp_ln86_1241, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_224 = and i1 %and_ln102, i1 %xor_ln104_588" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_224' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_1447 = and i1 %icmp_ln86_1242, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1447' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_225)   --->   "%xor_ln104_589 = xor i1 %icmp_ln86_1242, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_225 = and i1 %and_ln104, i1 %xor_ln104_589" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_225' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_592 = xor i1 %icmp_ln86_1245, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_228 = and i1 %and_ln102_1446, i1 %xor_ln104_592" [firmware/BDT.h:104]   --->   Operation 80 'and' 'and_ln104_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%and_ln102_1451 = and i1 %icmp_ln86_1246, i1 %and_ln104_224" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1451' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%and_ln102_1472 = and i1 %and_ln102_1446, i1 %icmp_ln86_1253" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%and_ln102_1458 = and i1 %and_ln102_1472, i1 %icmp_ln86_1245" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_228, i1 %and_ln104_229" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i1 %and_ln102_1446, i1 1" [firmware/BDT.h:117]   --->   Operation 85 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1094 = or i1 %icmp_ln86_1245, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_1094" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%or_ln117_1095 = or i1 %or_ln117, i1 %and_ln102_1458" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_1096 = or i1 %and_ln102_1446, i1 %and_ln104_229" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1096' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%select_ln117_1198 = select i1 %or_ln117_1095, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%zext_ln117_130 = zext i2 %select_ln117_1198" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1199 = select i1 %or_ln117_1096, i3 %zext_ln117_130, i3 4" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1199' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln117_1098 = or i1 %or_ln117_1096, i1 %and_ln102_1451" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1098' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_1100 = or i1 %and_ln102, i1 %and_ln104_229" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1100' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1108 = or i1 %icmp_ln86, i1 %and_ln104_229" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1108' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%xor_ln104_593 = xor i1 %icmp_ln86_1246, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_593' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_1452 = and i1 %icmp_ln86_1247, i1 %and_ln102_1447" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1452' <Predicate = (or_ln117_1108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_1453 = and i1 %icmp_ln86_1248, i1 %and_ln104_225" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1453' <Predicate = (or_ln117_1108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%and_ln102_1459 = and i1 %icmp_ln86_1254, i1 %and_ln102_1451" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1459' <Predicate = (or_ln117_1098 & or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%and_ln102_1473 = and i1 %icmp_ln86_1255, i1 %xor_ln104_593" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1473' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%and_ln102_1460 = and i1 %and_ln102_1473, i1 %and_ln104_224" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_1460' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1205)   --->   "%and_ln102_1461 = and i1 %icmp_ln86_1256, i1 %and_ln102_1452" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1461' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%or_ln117_1097 = or i1 %or_ln117_1096, i1 %and_ln102_1459" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1097' <Predicate = (or_ln117_1098 & or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%select_ln117_1200 = select i1 %or_ln117_1097, i3 %select_ln117_1199, i3 5" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1200' <Predicate = (or_ln117_1098 & or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%or_ln117_1099 = or i1 %or_ln117_1098, i1 %and_ln102_1460" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1099' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1201 = select i1 %or_ln117_1098, i3 %select_ln117_1200, i3 6" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1201' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%select_ln117_1202 = select i1 %or_ln117_1099, i3 %select_ln117_1201, i3 7" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1202' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%zext_ln117_131 = zext i3 %select_ln117_1202" [firmware/BDT.h:117]   --->   Operation 109 'zext' 'zext_ln117_131' <Predicate = (or_ln117_1100 & or_ln117_1108)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1205)   --->   "%or_ln117_1101 = or i1 %or_ln117_1100, i1 %and_ln102_1461" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1101' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1203 = select i1 %or_ln117_1100, i4 %zext_ln117_131, i4 8" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1203' <Predicate = (or_ln117_1108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_1102 = or i1 %or_ln117_1100, i1 %and_ln102_1452" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1102' <Predicate = (or_ln117_1108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1205)   --->   "%select_ln117_1204 = select i1 %or_ln117_1101, i4 %select_ln117_1203, i4 9" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1204' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1205 = select i1 %or_ln117_1102, i4 %select_ln117_1204, i4 10" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1205' <Predicate = (or_ln117_1108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_1104 = or i1 %or_ln117_1100, i1 %and_ln102_1447" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1104' <Predicate = (or_ln117_1108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln102_1448 = and i1 %icmp_ln86_1243, i1 %and_ln102_1445" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1448' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_226)   --->   "%xor_ln104_590 = xor i1 %icmp_ln86_1243, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_226 = and i1 %and_ln102_1445, i1 %xor_ln104_590" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_226' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1207)   --->   "%xor_ln104_594 = xor i1 %icmp_ln86_1247, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_594' <Predicate = (or_ln117_1104 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1211)   --->   "%xor_ln104_595 = xor i1 %icmp_ln86_1248, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_595' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln102_1454 = and i1 %icmp_ln86_1249, i1 %and_ln102_1448" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1454' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1207)   --->   "%and_ln102_1474 = and i1 %icmp_ln86_1257, i1 %xor_ln104_594" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1474' <Predicate = (or_ln117_1104 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1207)   --->   "%and_ln102_1462 = and i1 %and_ln102_1474, i1 %and_ln102_1447" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1462' <Predicate = (or_ln117_1104 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1209)   --->   "%and_ln102_1463 = and i1 %icmp_ln86_1258, i1 %and_ln102_1453" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1463' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1211)   --->   "%and_ln102_1475 = and i1 %icmp_ln86_1259, i1 %xor_ln104_595" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1475' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1211)   --->   "%and_ln102_1464 = and i1 %and_ln102_1475, i1 %and_ln104_225" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1464' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1207)   --->   "%or_ln117_1103 = or i1 %or_ln117_1102, i1 %and_ln102_1462" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1103' <Predicate = (or_ln117_1104 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1207)   --->   "%select_ln117_1206 = select i1 %or_ln117_1103, i4 %select_ln117_1205, i4 11" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1206' <Predicate = (or_ln117_1104 & or_ln117_1108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1209)   --->   "%or_ln117_1105 = or i1 %or_ln117_1104, i1 %and_ln102_1463" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1105' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1207 = select i1 %or_ln117_1104, i4 %select_ln117_1206, i4 12" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1207' <Predicate = (or_ln117_1108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1106 = or i1 %or_ln117_1104, i1 %and_ln102_1453" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1106' <Predicate = (or_ln117_1108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1209)   --->   "%select_ln117_1208 = select i1 %or_ln117_1105, i4 %select_ln117_1207, i4 13" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1208' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1211)   --->   "%or_ln117_1107 = or i1 %or_ln117_1106, i1 %and_ln102_1464" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1107' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1209 = select i1 %or_ln117_1106, i4 %select_ln117_1208, i4 14" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1209' <Predicate = (or_ln117_1108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1211)   --->   "%select_ln117_1210 = select i1 %or_ln117_1107, i4 %select_ln117_1209, i4 15" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1210' <Predicate = (or_ln117_1108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1211)   --->   "%zext_ln117_132 = zext i4 %select_ln117_1210" [firmware/BDT.h:117]   --->   Operation 136 'zext' 'zext_ln117_132' <Predicate = (or_ln117_1108)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1211 = select i1 %or_ln117_1108, i5 %zext_ln117_132, i5 16" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1211' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_1110 = or i1 %or_ln117_1108, i1 %and_ln102_1454" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%xor_ln104_596 = xor i1 %icmp_ln86_1249, i1 1" [firmware/BDT.h:104]   --->   Operation 139 'xor' 'xor_ln104_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns)   --->   "%and_ln102_1455 = and i1 %icmp_ln86_1250, i1 %and_ln104_226" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1455' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1213)   --->   "%and_ln102_1465 = and i1 %icmp_ln86_1260, i1 %and_ln102_1454" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1465' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%and_ln102_1476 = and i1 %icmp_ln86_1261, i1 %xor_ln104_596" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%and_ln102_1466 = and i1 %and_ln102_1476, i1 %and_ln102_1448" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%and_ln102_1467 = and i1 %icmp_ln86_1262, i1 %and_ln102_1455" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1213)   --->   "%or_ln117_1109 = or i1 %or_ln117_1108, i1 %and_ln102_1465" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1109' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1213)   --->   "%select_ln117_1212 = select i1 %or_ln117_1109, i5 %select_ln117_1211, i5 17" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1212' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%or_ln117_1111 = or i1 %or_ln117_1110, i1 %and_ln102_1466" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1213 = select i1 %or_ln117_1110, i5 %select_ln117_1212, i5 18" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1213' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_1112 = or i1 %or_ln117_1108, i1 %and_ln102_1448" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%select_ln117_1214 = select i1 %or_ln117_1111, i5 %select_ln117_1213, i5 19" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%or_ln117_1113 = or i1 %or_ln117_1112, i1 %and_ln102_1467" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1215 = select i1 %or_ln117_1112, i5 %select_ln117_1214, i5 20" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1215' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln117_1114 = or i1 %or_ln117_1112, i1 %and_ln102_1455" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1114' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%select_ln117_1216 = select i1 %or_ln117_1113, i5 %select_ln117_1215, i5 21" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1217 = select i1 %or_ln117_1114, i5 %select_ln117_1216, i5 22" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1217' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.97ns)   --->   "%or_ln117_1116 = or i1 %or_ln117_1108, i1 %and_ln102_1445" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1116' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%xor_ln104_597 = xor i1 %icmp_ln86_1250, i1 1" [firmware/BDT.h:104]   --->   Operation 157 'xor' 'xor_ln104_597' <Predicate = (or_ln117_1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.97ns)   --->   "%and_ln102_1457 = and i1 %icmp_ln86_1252, i1 %and_ln104_227" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_1457' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%and_ln102_1477 = and i1 %icmp_ln86_1263, i1 %xor_ln104_597" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_1477' <Predicate = (or_ln117_1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%and_ln102_1468 = and i1 %and_ln102_1477, i1 %and_ln104_226" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_1468' <Predicate = (or_ln117_1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%and_ln102_1469 = and i1 %icmp_ln86_1264, i1 %and_ln102_1456" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1223)   --->   "%and_ln102_1470 = and i1 %icmp_ln86_1265, i1 %and_ln102_1457" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%or_ln117_1115 = or i1 %or_ln117_1114, i1 %and_ln102_1468" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1115' <Predicate = (or_ln117_1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%select_ln117_1218 = select i1 %or_ln117_1115, i5 %select_ln117_1217, i5 23" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1218' <Predicate = (or_ln117_1116)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%or_ln117_1117 = or i1 %or_ln117_1116, i1 %and_ln102_1469" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1219 = select i1 %or_ln117_1116, i5 %select_ln117_1218, i5 24" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1219' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.97ns)   --->   "%or_ln117_1118 = or i1 %or_ln117_1116, i1 %and_ln102_1456" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1118' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%select_ln117_1220 = select i1 %or_ln117_1117, i5 %select_ln117_1219, i5 25" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1223)   --->   "%or_ln117_1119 = or i1 %or_ln117_1118, i1 %and_ln102_1470" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1221 = select i1 %or_ln117_1118, i5 %select_ln117_1220, i5 26" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1221' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.97ns)   --->   "%or_ln117_1120 = or i1 %or_ln117_1118, i1 %and_ln102_1457" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_1120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1223)   --->   "%select_ln117_1222 = select i1 %or_ln117_1119, i5 %select_ln117_1221, i5 27" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1223 = select i1 %or_ln117_1120, i5 %select_ln117_1222, i5 28" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1223' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_599 = xor i1 %icmp_ln86_1252, i1 1" [firmware/BDT.h:104]   --->   Operation 174 'xor' 'xor_ln104_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1478 = and i1 %icmp_ln86_1266, i1 %xor_ln104_599" [firmware/BDT.h:102]   --->   Operation 175 'and' 'and_ln102_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1471 = and i1 %and_ln102_1478, i1 %and_ln104_227" [firmware/BDT.h:102]   --->   Operation 176 'and' 'and_ln102_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1121 = or i1 %or_ln117_1120, i1 %and_ln102_1471" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1224 = select i1 %or_ln117_1121, i5 %select_ln117_1223, i5 29" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.30i13.i13.i5, i5 0, i13 7758, i5 1, i13 6689, i5 2, i13 8076, i5 3, i13 642, i5 4, i13 8183, i5 5, i13 1151, i5 6, i13 150, i5 7, i13 2484, i5 8, i13 7999, i5 9, i13 192, i5 10, i13 869, i5 11, i13 127, i5 12, i13 7930, i5 13, i13 275, i5 14, i13 7448, i5 15, i13 8143, i5 16, i13 29, i5 17, i13 8110, i5 18, i13 7948, i5 19, i13 97, i5 20, i13 237, i5 21, i13 7750, i5 22, i13 351, i5 23, i13 8150, i5 24, i13 10, i5 25, i13 7819, i5 26, i13 8165, i5 27, i13 7915, i5 28, i13 7550, i5 29, i13 7982, i13 0, i5 %select_ln117_1224" [firmware/BDT.h:118]   --->   Operation 179 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 180 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1122 = or i1 %or_ln117_1118, i1 %and_ln104_227" [firmware/BDT.h:117]   --->   Operation 181 'or' 'or_ln117_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1122, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 182 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 183 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read716', firmware/BDT.h:86) on port 'p_read7' (firmware/BDT.h:86) [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [44]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [73]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_587', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln104_223', firmware/BDT.h:104) [79]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1449', firmware/BDT.h:102) [89]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1456', firmware/BDT.h:102) [104]  (0.978 ns)

 <State 3>: 2.964ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_592', firmware/BDT.h:104) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln104_228', firmware/BDT.h:104) [93]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [130]  (0.978 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [135]  (0.993 ns)
	'select' operation 2 bit ('select_ln117_1198', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1199', firmware/BDT.h:117) [140]  (0.993 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1459', firmware/BDT.h:102) [111]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1097', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1200', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1201', firmware/BDT.h:117) [144]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1202', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1203', firmware/BDT.h:117) [149]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1204', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1205', firmware/BDT.h:117) [153]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_594', firmware/BDT.h:104) [97]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1474', firmware/BDT.h:102) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1462', firmware/BDT.h:102) [116]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1103', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1206', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1207', firmware/BDT.h:117) [157]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1208', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1209', firmware/BDT.h:117) [161]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1210', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1211', firmware/BDT.h:117) [166]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1465', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1109', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1212', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1213', firmware/BDT.h:117) [170]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1214', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1215', firmware/BDT.h:117) [174]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1216', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1217', firmware/BDT.h:117) [178]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_597', firmware/BDT.h:104) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1477', firmware/BDT.h:102) [124]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1468', firmware/BDT.h:102) [125]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1115', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1218', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1219', firmware/BDT.h:117) [182]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1220', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1221', firmware/BDT.h:117) [186]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1222', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1223', firmware/BDT.h:117) [190]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_599', firmware/BDT.h:104) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1478', firmware/BDT.h:102) [128]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1471', firmware/BDT.h:102) [129]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1121', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1224', firmware/BDT.h:117) [192]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [193]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1122', firmware/BDT.h:117) [191]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [194]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
