\hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode}{}\section{P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode}
\label{group___p_w_r___regulator__state__in___s_t_o_p__mode}\index{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode@{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~((uint32\+\_\+t)0x00000000)\hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}{}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}

\item 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}\hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}{}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
