Qflow static timing analysis logfile created on vie 04 dic 2020 17:55:24 CST
Running vesta static timing analysis
vesta --summary reports --long BranchPredictor.rtlnopwr.v /usr/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.87
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Lib read /usr/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Parsing module "BranchPredictor"
Verilog netlist read:  Processed 589360 lines.
Number of paths analyzed:  14110

Top 20 maximum delay paths:
Path _132318_/CLK to _132237_/D delay 3862.82 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4386/A
   3232.6 ps  _57570__bF$buf14:   BUFX2_insert4386/Y ->         _102478_/B
   3455.7 ps           _13370_:           _102478_/Y ->         _132237_/D

   clock skew at destination = 54.2052
   setup at destination = 352.884

Path _132318_/CLK to _132357_/D delay 3862.82 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4386/A
   3232.6 ps  _57570__bF$buf14:   BUFX2_insert4386/Y ->         _102706_/B
   3455.7 ps           _13502_:           _102706_/Y ->         _132357_/D

   clock skew at destination = 54.2052
   setup at destination = 352.884

Path _132318_/CLK to _132423_/D delay 3862.82 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4386/A
   3232.6 ps  _57570__bF$buf14:   BUFX2_insert4386/Y ->         _102832_/B
   3455.7 ps           _13576_:           _102832_/Y ->         _132423_/D

   clock skew at destination = 54.2052
   setup at destination = 352.884

Path _132318_/CLK to _132429_/D delay 3862.49 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4389/A
   3232.4 ps  _57570__bF$buf11:   BUFX2_insert4389/Y ->         _102843_/B
   3455.4 ps           _13584_:           _102843_/Y ->         _132429_/D

   clock skew at destination = 54.2052
   setup at destination = 352.867

Path _132318_/CLK to _132459_/D delay 3862.49 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4389/A
   3232.4 ps  _57570__bF$buf11:   BUFX2_insert4389/Y ->         _102902_/B
   3455.4 ps           _13616_:           _102902_/Y ->         _132459_/D

   clock skew at destination = 54.2052
   setup at destination = 352.867

Path _132318_/CLK to _132491_/D delay 3862.49 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4389/A
   3232.4 ps  _57570__bF$buf11:   BUFX2_insert4389/Y ->         _102965_/B
   3455.4 ps           _13652_:           _102965_/Y ->         _132491_/D

   clock skew at destination = 54.2052
   setup at destination = 352.867

Path _132318_/CLK to _132395_/D delay 3862.2 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4387/A
   3232.2 ps  _57570__bF$buf13:   BUFX2_insert4387/Y ->         _102783_/B
   3455.1 ps           _13546_:           _102783_/Y ->         _132395_/D

   clock skew at destination = 54.2052
   setup at destination = 352.851

Path _132318_/CLK to _132455_/D delay 3862.2 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4387/A
   3232.2 ps  _57570__bF$buf13:   BUFX2_insert4387/Y ->         _102894_/B
   3455.1 ps           _13612_:           _102894_/Y ->         _132455_/D

   clock skew at destination = 54.2052
   setup at destination = 352.851

Path _132318_/CLK to _131999_/D delay 3861.63 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4391/A
   3231.8 ps  _57570__bF$buf9:   BUFX2_insert4391/Y ->         _102022_/B
   3454.6 ps          _13778_:           _102022_/Y ->         _131999_/D

   clock skew at destination = 54.2052
   setup at destination = 352.822

Path _132318_/CLK to _132095_/D delay 3861.63 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4391/A
   3231.8 ps  _57570__bF$buf9:   BUFX2_insert4391/Y ->         _102213_/B
   3454.6 ps          _13724_:           _102213_/Y ->         _132095_/D

   clock skew at destination = 54.2052
   setup at destination = 352.822

Path _132318_/CLK to _132397_/D delay 3861.59 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4388/A
   3231.7 ps  _57570__bF$buf12:   BUFX2_insert4388/Y ->         _102787_/B
   3454.6 ps           _13548_:           _102787_/Y ->         _132397_/D

   clock skew at destination = 54.2052
   setup at destination = 352.819

Path _132318_/CLK to _132427_/D delay 3861.59 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4388/A
   3231.7 ps  _57570__bF$buf12:   BUFX2_insert4388/Y ->         _102839_/B
   3454.6 ps           _13582_:           _102839_/Y ->         _132427_/D

   clock skew at destination = 54.2052
   setup at destination = 352.819

Path _132318_/CLK to _132365_/D delay 3860.41 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4390/A
   3230.9 ps  _57570__bF$buf10:   BUFX2_insert4390/Y ->         _102721_/B
   3453.4 ps           _13512_:           _102721_/Y ->         _132365_/D

   clock skew at destination = 54.2052
   setup at destination = 352.758

Path _132318_/CLK to _132061_/D delay 3848.53 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4391/A
   3231.8 ps  _57570__bF$buf9:   BUFX2_insert4391/Y ->         _102141_/B
   3408.4 ps          _13686_:           _102141_/Y ->         _132061_/D

   clock skew at destination = 79.9797
   setup at destination = 360.18

Path _132318_/CLK to _132177_/D delay 3846.47 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4386/A
   3232.6 ps  _57570__bF$buf14:   BUFX2_insert4386/Y ->         _102363_/A
   3407.8 ps           _13814_:           _102363_/Y ->         _132177_/D

   clock skew at destination = 79.9797
   setup at destination = 358.738

Path _132318_/CLK to _132059_/D delay 3844.23 ps
      0.0 ps     clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps     \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps           _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps           _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps           _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps           _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps           _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps           _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps           _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps           _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps           _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps           _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps           _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps           _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps           _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps           _57570_:           _101989_/Y -> BUFX2_insert4390/A
   3230.9 ps  _57570__bF$buf10:   BUFX2_insert4390/Y ->         _102137_/A
   3405.7 ps           _13684_:           _102137_/Y ->         _132059_/D

   clock skew at destination = 79.9797
   setup at destination = 358.57

Path _132318_/CLK to _132231_/D delay 3828.71 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4398/A
   3207.5 ps  _57570__bF$buf2:   BUFX2_insert4398/Y ->         _102467_/B
   3423.4 ps          _13364_:           _102467_/Y ->         _132231_/D

   clock skew at destination = 54.2052
   setup at destination = 351.093

Path _132318_/CLK to _132447_/D delay 3828.71 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4398/A
   3207.5 ps  _57570__bF$buf2:   BUFX2_insert4398/Y ->         _102878_/B
   3423.4 ps          _13604_:           _102878_/Y ->         _132447_/D

   clock skew at destination = 54.2052
   setup at destination = 351.093

Path _132318_/CLK to _132477_/D delay 3828.71 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4398/A
   3207.5 ps  _57570__bF$buf2:   BUFX2_insert4398/Y ->         _102937_/B
   3423.4 ps          _13636_:           _102937_/Y ->         _132477_/D

   clock skew at destination = 54.2052
   setup at destination = 351.093

Path _132318_/CLK to _132013_/D delay 3828.69 ps
      0.0 ps    clk_bF$buf565: CLKBUF1_insert2897/Y ->         _132318_/CLK
    359.8 ps    \110[166] [1]:           _132318_/Q ->         _103711_/B
    493.2 ps          _58524_:           _103711_/Y ->         _103712_/A
    626.3 ps          _58525_:           _103712_/Y ->         _103713_/B
    743.5 ps          _58526_:           _103713_/Y ->         _103717_/C
    863.4 ps          _58530_:           _103717_/Y ->         _103718_/B
    979.0 ps          _58531_:           _103718_/Y ->         _103734_/A
   1107.5 ps          _58547_:           _103734_/Y ->         _103735_/B
   1221.0 ps          _58548_:           _103735_/Y ->         _103785_/C
   1383.4 ps          _58598_:           _103785_/Y ->         _103786_/A
   1477.3 ps          _58599_:           _103786_/Y ->         _103787_/A
   1634.6 ps          _58600_:           _103787_/Y ->         _104058_/C
   1718.7 ps          _09_[0]:           _104058_/Y ->         _101987_/A
   1820.3 ps          _57568_:           _101987_/Y ->         _101988_/C
   2442.4 ps          _57569_:           _101988_/Y ->         _101989_/A
   2661.9 ps          _57570_:           _101989_/Y -> BUFX2_insert4397/A
   3207.5 ps  _57570__bF$buf3:   BUFX2_insert4397/Y ->         _102052_/B
   3423.4 ps          _13422_:           _102052_/Y ->         _132013_/D

   clock skew at destination = 54.2052
   setup at destination = 351.091

Computed maximum clock frequency (zero margin) = 258.878 MHz
-----------------------------------------

Number of paths analyzed:  14110

Top 20 minimum delay paths:
Path _132620_/CLK to _132620_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf263: CLKBUF1_insert3199/Y -> _132620_/CLK
      8.2 ps     \115[124] :           _132620_/Q -> _103231_/A
    106.1 ps        _58176_:           _103231_/Y -> _103232_/A
    190.0 ps        _13851_:           _103232_/Y -> _132620_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132618_/CLK to _132618_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf265: CLKBUF1_insert3197/Y -> _132618_/CLK
      8.2 ps     \115[122] :           _132618_/Q -> _103227_/A
    106.1 ps        _58174_:           _103227_/Y -> _103228_/A
    190.0 ps        _13849_:           _103228_/Y -> _132618_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132616_/CLK to _132616_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf267: CLKBUF1_insert3195/Y -> _132616_/CLK
      8.2 ps     \115[120] :           _132616_/Q -> _103223_/A
    106.1 ps        _58172_:           _103223_/Y -> _103224_/A
    190.0 ps        _13847_:           _103224_/Y -> _132616_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _122256_/CLK to _122256_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf291: CLKBUF1_insert3171/Y -> _122256_/CLK
      8.2 ps  \103[70] [19]:           _122256_/Q ->  _69325_/A
    106.1 ps        _34989_:            _69325_/Y ->  _69326_/A
    190.0 ps         _6700_:            _69326_/Y -> _122256_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132547_/CLK to _132547_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf336: CLKBUF1_insert3126/Y -> _132547_/CLK
      8.2 ps      \115[51] :           _132547_/Q -> _103083_/A
    106.1 ps        _58101_:           _103083_/Y -> _103084_/A
    190.0 ps        _14026_:           _103084_/Y -> _132547_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132534_/CLK to _132534_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf349: CLKBUF1_insert3113/Y -> _132534_/CLK
      8.2 ps      \115[38] :           _132534_/Q -> _103056_/A
    106.1 ps        _58087_:           _103056_/Y -> _103057_/A
    190.0 ps        _14011_:           _103057_/Y -> _132534_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132522_/CLK to _132522_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf361: CLKBUF1_insert3101/Y -> _132522_/CLK
      8.2 ps      \115[26] :           _132522_/Q -> _103032_/A
    106.1 ps        _58075_:           _103032_/Y -> _103033_/A
    190.0 ps        _13998_:           _103033_/Y -> _132522_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132514_/CLK to _132514_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf369: CLKBUF1_insert3093/Y -> _132514_/CLK
      8.2 ps      \115[18] :           _132514_/Q -> _103016_/A
    106.1 ps        _58067_:           _103016_/Y -> _103017_/A
    190.0 ps        _13923_:           _103017_/Y -> _132514_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132513_/CLK to _132513_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf370: CLKBUF1_insert3092/Y -> _132513_/CLK
      8.2 ps      \115[17] :           _132513_/Q -> _103014_/A
    106.1 ps        _58066_:           _103014_/Y -> _103015_/A
    190.0 ps        _13912_:           _103015_/Y -> _132513_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132508_/CLK to _132508_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf375: CLKBUF1_insert3087/Y -> _132508_/CLK
      8.2 ps      \115[12] :           _132508_/Q -> _103004_/A
    106.1 ps        _58061_:           _103004_/Y -> _103005_/A
    190.0 ps        _13857_:           _103005_/Y -> _132508_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _132499_/CLK to _132499_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf384: CLKBUF1_insert3078/Y -> _132499_/CLK
      8.2 ps       \115[3] :           _132499_/Q -> _102984_/A
    106.1 ps        _58050_:           _102984_/Y -> _102985_/A
    190.0 ps        _14013_:           _102985_/Y -> _132499_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _122926_/CLK to _122926_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf913: CLKBUF1_insert2549/Y -> _122926_/CLK
      8.2 ps  \103[48] [29]:           _122926_/Q ->  _70784_/A
    106.1 ps        _35778_:            _70784_/Y ->  _70785_/A
    190.0 ps         _5961_:            _70785_/Y -> _122926_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _122910_/CLK to _122910_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf929: CLKBUF1_insert2533/Y -> _122910_/CLK
      8.2 ps  \103[48] [13]:           _122910_/Q ->  _70752_/A
    106.1 ps        _35762_:            _70752_/Y ->  _70753_/A
    190.0 ps         _5944_:            _70753_/Y -> _122910_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _122899_/CLK to _122899_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf940: CLKBUF1_insert2522/Y -> _122899_/CLK
      8.2 ps   \103[48] [2]:           _122899_/Q ->  _70730_/A
    106.1 ps        _35751_:            _70730_/Y ->  _70731_/A
    190.0 ps         _5962_:            _70731_/Y -> _122899_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _129275_/CLK to _129275_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf1024: CLKBUF1_insert2438/Y -> _129275_/CLK
      8.2 ps  \106[132] [16]:           _129275_/Q -> _111985_/A
    106.1 ps         _21573_:           _111985_/Y ->  _97114_/A
    190.0 ps          _8479_:            _97114_/Y -> _129275_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _129209_/CLK to _129209_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf1090: CLKBUF1_insert2372/Y -> _129209_/CLK
      8.2 ps  \106[129] [16]:           _129209_/Q -> _111991_/A
    106.1 ps         _21579_:           _111991_/Y ->  _97009_/A
    190.0 ps          _8391_:            _97009_/Y -> _129209_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _127874_/CLK to _127874_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf1133: CLKBUF1_insert2329/Y -> _127874_/CLK
      8.2 ps    \106[69] [1]:           _127874_/Q -> _109692_/A
    106.1 ps         _19280_:           _109692_/Y ->  _94715_/A
    190.0 ps         _12553_:            _94715_/Y -> _127874_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _121329_/CLK to _121329_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf1218: CLKBUF1_insert2244/Y -> _121329_/CLK
      8.2 ps  \103[102] [22]:           _121329_/Q ->  _67374_/A
    106.1 ps         _33995_:            _67374_/Y ->  _67375_/A
    190.0 ps           _104_:            _67375_/Y -> _121329_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _121324_/CLK to _121324_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf1223: CLKBUF1_insert2239/Y -> _121324_/CLK
      8.2 ps  \103[102] [17]:           _121324_/Q ->  _67364_/A
    106.1 ps         _33990_:            _67364_/Y ->  _67365_/A
    190.0 ps            _98_:            _67365_/Y -> _121324_/D

   clock skew at destination = 0
   hold at destination = -101.945

Path _121320_/CLK to _121320_/D delay 88.0704 ps
      0.0 ps  clk_bF$buf1227: CLKBUF1_insert2235/Y -> _121320_/CLK
      8.2 ps  \103[102] [13]:           _121320_/Q ->  _67356_/A
    106.1 ps         _33986_:            _67356_/Y ->  _67357_/A
    190.0 ps            _94_:            _67357_/Y -> _121320_/D

   clock skew at destination = 0
   hold at destination = -101.945

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  14110

Top 20 maximum delay paths:
Path input pin PCw[4] to _119643_/D delay 4944.97 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9161/A
   3353.8 ps  _32199__hier0_bF$buf2: BUFX2_insert9161/Y -> BUFX2_insert6638/A
   3661.6 ps       _32199__bF$buf33: BUFX2_insert6638/Y ->          _63877_/B
   3978.6 ps                _32200_:          _63877_/Y -> BUFX2_insert4821/A
   4419.5 ps        _32200__bF$buf8: BUFX2_insert4821/Y ->          _63910_/S
   4663.4 ps                 _1927_:          _63910_/Y ->         _119643_/D

   setup at destination = 281.551

Path input pin PCw[4] to _119650_/D delay 4944.97 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9161/A
   3353.8 ps  _32199__hier0_bF$buf2: BUFX2_insert9161/Y -> BUFX2_insert6638/A
   3661.6 ps       _32199__bF$buf33: BUFX2_insert6638/Y ->          _63877_/B
   3978.6 ps                _32200_:          _63877_/Y -> BUFX2_insert4821/A
   4419.5 ps        _32200__bF$buf8: BUFX2_insert4821/Y ->          _63924_/S
   4663.4 ps                 _1935_:          _63924_/Y ->         _119650_/D

   setup at destination = 281.551

Path input pin PCw[4] to _120118_/D delay 4944.97 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert31/A
   4419.5 ps        _32724__bF$buf6:   BUFX2_insert31/Y ->          _64905_/S
   4663.4 ps                 _1412_:          _64905_/Y ->         _120118_/D

   setup at destination = 281.551

Path input pin PCw[4] to _120124_/D delay 4944.97 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert31/A
   4419.5 ps        _32724__bF$buf6:   BUFX2_insert31/Y ->          _64917_/S
   4663.4 ps                 _1418_:          _64917_/Y ->         _120124_/D

   setup at destination = 281.551

Path input pin PCw[4] to _129495_/D delay 4944.97 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert31/A
   4419.5 ps        _32724__bF$buf6:   BUFX2_insert31/Y ->          _97486_/S
   4663.4 ps                 _8721_:          _97486_/Y ->         _129495_/D

   setup at destination = 281.551

Path input pin PCw[4] to _129852_/D delay 4944.97 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9161/A
   3353.8 ps  _32199__hier0_bF$buf2: BUFX2_insert9161/Y -> BUFX2_insert6638/A
   3661.6 ps       _32199__bF$buf33: BUFX2_insert6638/Y ->          _63877_/B
   3978.6 ps                _32200_:          _63877_/Y -> BUFX2_insert4821/A
   4419.5 ps        _32200__bF$buf8: BUFX2_insert4821/Y ->          _98101_/S
   4663.4 ps                 _9101_:          _98101_/Y ->         _129852_/D

   setup at destination = 281.551

Path input pin PCw[4] to _120117_/D delay 4932.91 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert30/A
   4411.0 ps        _32724__bF$buf7:   BUFX2_insert30/Y ->          _64903_/S
   4651.4 ps                 _1411_:          _64903_/Y ->         _120117_/D

   setup at destination = 281.544

Path input pin PCw[4] to _120116_/D delay 4931.74 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert29/A
   4410.1 ps        _32724__bF$buf8:   BUFX2_insert29/Y ->          _64901_/S
   4650.2 ps                 _1439_:          _64901_/Y ->         _120116_/D

   setup at destination = 281.544

Path input pin PCw[4] to _120130_/D delay 4931.74 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert29/A
   4410.1 ps        _32724__bF$buf8:   BUFX2_insert29/Y ->          _64929_/S
   4650.2 ps                 _1425_:          _64929_/Y ->         _120130_/D

   setup at destination = 281.544

Path input pin PCw[4] to _123460_/D delay 4923.92 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9158/A
   3353.8 ps  _32199__hier0_bF$buf5: BUFX2_insert9158/Y -> BUFX2_insert6665/A
   3661.6 ps        _32199__bF$buf6: BUFX2_insert6665/Y ->          _71828_/B
   3954.2 ps                _36311_:          _71828_/Y -> BUFX2_insert7915/A
   4395.0 ps        _36311__bF$buf1: BUFX2_insert7915/Y ->          _71875_/S
   4642.4 ps                 _5385_:          _71875_/Y ->         _123460_/D

   setup at destination = 281.557

Path input pin PCw[4] to _123465_/D delay 4923.92 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9158/A
   3353.8 ps  _32199__hier0_bF$buf5: BUFX2_insert9158/Y -> BUFX2_insert6665/A
   3661.6 ps        _32199__bF$buf6: BUFX2_insert6665/Y ->          _71828_/B
   3954.2 ps                _36311_:          _71828_/Y -> BUFX2_insert7915/A
   4395.0 ps        _36311__bF$buf1: BUFX2_insert7915/Y ->          _71885_/S
   4642.4 ps                 _5390_:          _71885_/Y ->         _123465_/D

   setup at destination = 281.557

Path input pin PCw[4] to _127019_/D delay 4923.92 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9158/A
   3353.8 ps  _32199__hier0_bF$buf5: BUFX2_insert9158/Y -> BUFX2_insert6665/A
   3661.6 ps        _32199__bF$buf6: BUFX2_insert6665/Y ->          _71828_/B
   3954.2 ps                _36311_:          _71828_/Y -> BUFX2_insert7915/A
   4395.0 ps        _36311__bF$buf1: BUFX2_insert7915/Y ->          _93130_/S
   4642.4 ps                _11634_:          _93130_/Y ->         _127019_/D

   setup at destination = 281.557

Path input pin PCw[4] to _127025_/D delay 4923.92 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9158/A
   3353.8 ps  _32199__hier0_bF$buf5: BUFX2_insert9158/Y -> BUFX2_insert6665/A
   3661.6 ps        _32199__bF$buf6: BUFX2_insert6665/Y ->          _71828_/B
   3954.2 ps                _36311_:          _71828_/Y -> BUFX2_insert7915/A
   4395.0 ps        _36311__bF$buf1: BUFX2_insert7915/Y ->          _93138_/S
   4642.4 ps                _11619_:          _93138_/Y ->         _127025_/D

   setup at destination = 281.557

Path input pin PCw[4] to _127036_/D delay 4923.92 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9158/A
   3353.8 ps  _32199__hier0_bF$buf5: BUFX2_insert9158/Y -> BUFX2_insert6665/A
   3661.6 ps        _32199__bF$buf6: BUFX2_insert6665/Y ->          _71828_/B
   3954.2 ps                _36311_:          _71828_/Y -> BUFX2_insert7915/A
   4395.0 ps        _36311__bF$buf1: BUFX2_insert7915/Y ->          _93154_/S
   4642.4 ps                _11631_:          _93154_/Y ->         _127036_/D

   setup at destination = 281.557

Path input pin PCw[4] to _119629_/D delay 4923.24 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9161/A
   3353.8 ps  _32199__hier0_bF$buf2: BUFX2_insert9161/Y -> BUFX2_insert6638/A
   3661.6 ps       _32199__bF$buf33: BUFX2_insert6638/Y ->          _63877_/B
   3978.6 ps                _32200_:          _63877_/Y -> BUFX2_insert4821/A
   4419.5 ps        _32200__bF$buf8: BUFX2_insert4821/Y ->          _63881_/B
   4555.6 ps                _32202_:          _63881_/Y ->          _63882_/C
   4641.5 ps                 _1942_:          _63882_/Y ->         _119629_/D

   setup at destination = 281.744

Path input pin PCw[4] to _120110_/D delay 4923.24 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert31/A
   4419.5 ps        _32724__bF$buf6:   BUFX2_insert31/Y ->          _64888_/B
   4555.6 ps                _32728_:          _64888_/Y ->          _64889_/C
   4641.5 ps                 _1433_:          _64889_/Y ->         _120110_/D

   setup at destination = 281.744

Path input pin PCw[4] to _132301_/D delay 4923.24 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9161/A
   3353.8 ps  _32199__hier0_bF$buf2: BUFX2_insert9161/Y -> BUFX2_insert6638/A
   3661.6 ps       _32199__bF$buf33: BUFX2_insert6638/Y ->          _63877_/B
   3978.6 ps                _32200_:          _63877_/Y -> BUFX2_insert4821/A
   4419.5 ps        _32200__bF$buf8: BUFX2_insert4821/Y ->         _102597_/B
   4555.6 ps                _57862_:         _102597_/Y ->         _102598_/C
   4641.5 ps                _13440_:         _102598_/Y ->         _132301_/D

   setup at destination = 281.744

Path input pin PCw[4] to _132270_/D delay 4923.24 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert31/A
   4419.5 ps        _32724__bF$buf6:   BUFX2_insert31/Y ->         _102538_/B
   4555.6 ps                _57834_:         _102538_/Y ->         _102539_/C
   4641.5 ps                _13407_:         _102539_/Y ->         _132270_/D

   setup at destination = 281.744

Path input pin PCw[4] to _129836_/D delay 4923.24 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9161/A
   3353.8 ps  _32199__hier0_bF$buf2: BUFX2_insert9161/Y -> BUFX2_insert6638/A
   3661.6 ps       _32199__bF$buf33: BUFX2_insert6638/Y ->          _63877_/B
   3978.6 ps                _32200_:          _63877_/Y -> BUFX2_insert4821/A
   4419.5 ps        _32200__bF$buf8: BUFX2_insert4821/Y ->          _98074_/B
   4555.6 ps                _55806_:          _98074_/Y ->          _98075_/C
   4641.5 ps                 _9105_:          _98075_/Y ->         _129836_/D

   setup at destination = 281.744

Path input pin PCw[4] to _129485_/D delay 4923.24 ps
      0.0 ps                 PCw[4]:                    -> BUFX2_insert6574/A
    307.0 ps          PCw_4_bF$buf1: BUFX2_insert6574/Y ->          _62744_/A
    405.8 ps                _31577_:          _62744_/Y -> BUFX2_insert2158/A
    676.2 ps        _31577__bF$buf2: BUFX2_insert2158/Y ->          _62746_/A
   1165.9 ps                _31579_:          _62746_/Y ->          _62747_/A
   1518.0 ps                _31580_:          _62747_/Y ->          _62817_/B
   2024.9 ps                _31620_:          _62817_/Y ->          _62818_/A
   2166.1 ps                _31621_:          _62818_/Y -> BUFX2_insert4042/A
   2489.8 ps        _31621__bF$buf2: BUFX2_insert4042/Y ->          _63875_/B
   2992.2 ps                _32198_:          _63875_/Y ->          _63876_/A
   3127.7 ps                _32199_:          _63876_/Y -> BUFX2_insert9160/A
   3353.8 ps  _32199__hier0_bF$buf3: BUFX2_insert9160/Y -> BUFX2_insert6639/A
   3661.6 ps       _32199__bF$buf32: BUFX2_insert6639/Y ->          _64881_/B
   3978.6 ps                _32724_:          _64881_/Y ->   BUFX2_insert31/A
   4419.5 ps        _32724__bF$buf6:   BUFX2_insert31/Y ->          _97468_/B
   4555.6 ps                _55551_:          _97468_/Y ->          _97469_/C
   4641.5 ps                 _8732_:          _97469_/Y ->         _129485_/D

   setup at destination = 281.744

-----------------------------------------

Number of paths analyzed:  14110

Top 20 minimum delay paths:
Path input pin PCw[31] to _130776_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _99822_/A
     70.6 ps  _56614_: _99822_/Y ->  _99823_/C
    133.4 ps  _10157_: _99823_/Y -> _130776_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _130688_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _99651_/A
     70.6 ps  _56531_: _99651_/Y ->  _99652_/C
    133.4 ps  _10025_: _99652_/Y -> _130688_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _130644_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _99553_/A
     70.6 ps  _56477_: _99553_/Y ->  _99554_/C
    133.4 ps   _9981_: _99554_/Y -> _130644_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _130424_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _99137_/A
     70.6 ps  _56281_: _99137_/Y ->  _99138_/C
    133.4 ps   _9739_: _99138_/Y -> _130424_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _130336_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _98975_/A
     70.6 ps  _56207_: _98975_/Y ->  _98976_/C
    133.4 ps   _9651_: _98976_/Y -> _130336_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _127608_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _94239_/A
     70.6 ps  _54199_: _94239_/Y ->  _94240_/C
    133.4 ps  _12247_: _94240_/Y -> _127608_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _127520_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _94062_/A
     70.6 ps  _54110_: _94062_/Y ->  _94063_/C
    133.4 ps  _12159_: _94063_/Y -> _127520_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _127454_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _93928_/A
     70.6 ps  _54042_: _93928_/Y ->  _93929_/C
    133.4 ps  _12071_: _93929_/Y -> _127454_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _126552_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _92315_/A
     70.6 ps  _53331_: _92315_/Y ->  _92316_/C
    133.4 ps  _13061_: _92316_/Y -> _126552_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _126464_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _92138_/A
     70.6 ps  _53242_: _92138_/Y ->  _92139_/C
    133.4 ps  _12093_: _92139_/Y -> _126464_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _126398_/D delay 35.4555 ps
      0.0 ps  PCw[31]:           ->  _92002_/A
     70.6 ps  _53172_: _92002_/Y ->  _92003_/C
    133.4 ps  _10135_: _92003_/Y -> _126398_/D

   hold at destination = -97.9545

Path input pin PCw[31] to _131832_/D delay 35.4555 ps
      0.0 ps  PCw[31]:            -> _101695_/A
     70.6 ps  _57431_: _101695_/Y -> _101696_/C
    133.4 ps  _11301_: _101696_/Y -> _131832_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _130775_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _99820_/A
     70.6 ps  _56613_: _99820_/Y ->  _99821_/C
    133.4 ps  _10156_: _99821_/Y -> _130775_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _130687_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _99648_/A
     70.6 ps  _56529_: _99648_/Y ->  _99649_/C
    133.4 ps  _10024_: _99649_/Y -> _130687_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _130643_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _99550_/A
     70.6 ps  _56475_: _99550_/Y ->  _99551_/C
    133.4 ps   _9980_: _99551_/Y -> _130643_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _129961_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _98296_/A
     70.6 ps  _55903_: _98296_/Y ->  _98297_/C
    133.4 ps   _9232_: _98297_/Y -> _129961_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _127607_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _94237_/A
     70.6 ps  _54198_: _94237_/Y ->  _94238_/C
    133.4 ps  _12246_: _94238_/Y -> _127607_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _127519_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _94060_/A
     70.6 ps  _54109_: _94060_/Y ->  _94061_/C
    133.4 ps  _12158_: _94061_/Y -> _127519_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _127453_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _93925_/A
     70.6 ps  _54040_: _93925_/Y ->  _93926_/C
    133.4 ps  _12070_: _93926_/Y -> _127453_/D

   hold at destination = -97.9545

Path input pin PCw[30] to _126551_/D delay 35.4555 ps
      0.0 ps  PCw[30]:           ->  _92313_/A
     70.6 ps  _53330_: _92313_/Y ->  _92314_/C
    133.4 ps  _13060_: _92314_/Y -> _126551_/D

   hold at destination = -97.9545

-----------------------------------------

