Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 28 09:34:50 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.850        0.000                      0                 5533        0.067        0.000                      0                 5533        4.020        0.000                       0                  1742  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.850        0.000                      0                 5533        0.067        0.000                      0                 5533        4.020        0.000                       0                  1742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__37/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.580ns (6.458%)  route 8.401ns (93.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.645     2.939    design_1_i/fetching_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X49Y85         FDRE                                         r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=863, routed)         8.401    11.796    design_1_i/fetching_ip_0/inst/control_s_axi_U/ap_start
    SLICE_X54Y40         LUT4 (Prop_lut4_I2_O)        0.124    11.920 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[7]_rep_i_1__37/O
                         net (fo=1, routed)           0.000    11.920    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_455
    SLICE_X54Y40         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.551    12.731    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X54Y40         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__37/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.079    12.770    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__37
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[2]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 0.779ns (8.557%)  route 8.324ns (91.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.324    11.728    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.301    12.029 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[2]_rep_i_1__28/O
                         net (fo=1, routed)           0.000    12.029    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_126
    SLICE_X105Y69        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[2]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.598    12.777    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X105Y69        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[2]_rep__28/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X105Y69        FDRE (Setup_fdre_C_D)        0.031    12.883    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[2]_rep__28
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[14]_rep__61/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 0.779ns (8.531%)  route 8.352ns (91.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.352    11.756    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.301    12.057 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[14]_rep_i_1__61/O
                         net (fo=1, routed)           0.000    12.057    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_863
    SLICE_X90Y70         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[14]_rep__61/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.594    12.773    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X90Y70         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[14]_rep__61/C
                         clock pessimism              0.229    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X90Y70         FDRE (Setup_fdre_C_D)        0.077    12.925    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[14]_rep__61
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 0.779ns (8.532%)  route 8.351ns (91.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.351    11.755    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X104Y70        LUT4 (Prop_lut4_I1_O)        0.301    12.056 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[5]_rep_i_1__28/O
                         net (fo=1, routed)           0.000    12.056    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_318
    SLICE_X104Y70        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.598    12.777    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X104Y70        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__28/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.077    12.929    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__28
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[6]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 0.779ns (8.535%)  route 8.348ns (91.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.348    11.752    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X104Y70        LUT4 (Prop_lut4_I1_O)        0.301    12.053 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[6]_rep_i_1__28/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_382
    SLICE_X104Y70        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[6]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.598    12.777    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X104Y70        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[6]_rep__28/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.081    12.933    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[6]_rep__28
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[10]_rep__22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.779ns (8.617%)  route 8.261ns (91.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.261    11.665    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X105Y80        LUT4 (Prop_lut4_I1_O)        0.301    11.966 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[10]_rep_i_1__22/O
                         net (fo=1, routed)           0.000    11.966    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_568
    SLICE_X105Y80        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[10]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.598    12.777    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X105Y80        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[10]_rep__22/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X105Y80        FDRE (Setup_fdre_C_D)        0.029    12.881    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[10]_rep__22
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[3]_rep__22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.779ns (8.619%)  route 8.259ns (91.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.259    11.663    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X105Y80        LUT4 (Prop_lut4_I1_O)        0.301    11.964 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[3]_rep_i_1__22/O
                         net (fo=1, routed)           0.000    11.964    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_184
    SLICE_X105Y80        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[3]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.598    12.777    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X105Y80        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[3]_rep__22/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X105Y80        FDRE (Setup_fdre_C_D)        0.031    12.883    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[3]_rep__22
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[1]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.779ns (8.576%)  route 8.304ns (91.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.304    11.708    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X98Y69         LUT4 (Prop_lut4_I1_O)        0.301    12.009 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[1]_rep_i_1__28/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_62
    SLICE_X98Y69         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[1]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.597    12.776    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X98Y69         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[1]_rep__28/C
                         clock pessimism              0.229    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X98Y69         FDRE (Setup_fdre_C_D)        0.081    12.932    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[1]_rep__28
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[11]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 0.779ns (8.625%)  route 8.253ns (91.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.253    11.657    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.301    11.958 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[11]_rep_i_1__28/O
                         net (fo=1, routed)           0.000    11.958    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_638
    SLICE_X105Y69        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[11]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.598    12.777    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X105Y69        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[11]_rep__28/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X105Y69        FDRE (Setup_fdre_C_D)        0.029    12.881    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[11]_rep__28
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__26/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.779ns (8.575%)  route 8.305ns (91.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.632     2.926    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X50Y84         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.478     3.404 r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=861, routed)         8.305    11.709    design_1_i/fetching_ip_0/inst/control_s_axi_U/Q[0]
    SLICE_X90Y55         LUT4 (Prop_lut4_I1_O)        0.301    12.010 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/pc_V_fu_52[5]_rep_i_1__26/O
                         net (fo=1, routed)           0.000    12.010    design_1_i/fetching_ip_0/inst/control_s_axi_U_n_316
    SLICE_X90Y55         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.605    12.784    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X90Y55         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__26/C
                         clock pessimism              0.229    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X90Y55         FDRE (Setup_fdre_C_D)        0.077    12.936    design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[5]_rep__26
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/control_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/fetching_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X35Y91         FDRE                                         r  design_1_i/fetching_ip_0/inst/control_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.606     0.942    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X90Y53         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__25/Q
                         net (fo=1, routed)           0.157     1.262    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_0[6]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.919     1.285    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism             -0.284     1.001    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.184    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__57/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.576     0.912    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X54Y53         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[7]_rep__57/Q
                         net (fo=1, routed)           0.157     1.232    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5_0[6]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.888     1.254    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.154    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[9]_rep__57/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.576     0.912    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X54Y53         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[9]_rep__57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/fetching_ip_0/inst/pc_V_fu_52_reg[9]_rep__57/Q
                         net (fo=1, routed)           0.157     1.232    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5_0[7]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.888     1.254    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.154    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6   design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y26  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y18  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7   design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.124ns (5.580%)  route 2.098ns (94.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.579     1.579    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.124     1.703 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.519     2.222    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.045ns (5.237%)  route 0.814ns (94.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.627     0.627    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.672 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.187     0.859    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1742, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





