# MIPS32-5-Stage-Pipelined-Processor-Simulation-in-Verilog