// Seed: 533527172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wor id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial {id_3 != 1'b0} <= 1;
  wire id_6;
  ;
  assign id_5 = -1;
  assign id_5 = id_1;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    output wand id_6,
    input wor id_7,
    input tri1 id_8,
    output wire id_9
);
  assign id_0 = ~1;
  assign id_9 = -1;
endmodule
module module_3 #(
    parameter id_20 = 32'd48,
    parameter id_6  = 32'd56,
    parameter id_8  = 32'd2
) (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3[-1  !==  -1 : id_6],
    input uwire id_4,
    input wire id_5,
    input wand _id_6,
    input supply1 id_7,
    input supply1 _id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wand id_11,
    output logic id_12,
    output uwire id_13,
    input tri id_14,
    output wand id_15,
    input wire id_16,
    input uwire id_17
);
  assign id_12 = id_1 + -1;
  assign id_13 = 1;
  module_2 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_13,
      id_1,
      id_17,
      id_9,
      id_2,
      id_14,
      id_15
  );
  assign modCall_1.id_5 = 0;
  logic id_19;
  ;
  wire _id_20;
  for (id_21 = id_3; id_7; id_12 = -1 < (-1)) assign id_21 = 1'b0;
  wire id_22;
  logic [7:0] id_23, id_24, id_25[(  -1  ) : id_8  -  -1], id_26, id_27;
  final id_26[-1'b0][id_20-1 : 1] <= id_2 * id_6;
  wire id_28, id_29, id_30;
endmodule
