{
  "Top": "hls4ml_hcal",
  "RtlTop": "hls4ml_hcal",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": ["config_interface -expose_global=1"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls4ml_hcal",
    "Version": "1.0",
    "DisplayName": "Hls4ml_hcal",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "\/home\/user\/HCAL_HLS4ML\/hls4ml_hcal.cpp",
      "\/home\/user\/HCAL_HLS4ML\/ereg_v1.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/compute_layer_0_0.vhd",
      "impl\/vhdl\/compute_layer_0_0_0_1.vhd",
      "impl\/vhdl\/compute_layer_0_0_0_s.vhd",
      "impl\/vhdl\/ereg_v1.vhd",
      "impl\/vhdl\/hls4ml_hcal_in_bu0iy.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1Aem.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1Bew.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1bkb.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1dEe.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1Ee0.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1eOg.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1fYi.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1g8j.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1ibs.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1jbC.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1kbM.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1ncg.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1ocq.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1pcA.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1rcU.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1udo.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1vdy.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1xdS.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_1yd2.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_2CeG.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_2DeQ.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_2qcK.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_2tde.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_2zec.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Gfk.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Hfu.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3IfE.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3JfO.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3KfY.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Lf8.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Mgi.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Ngs.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3OgC.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3PgM.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3QgW.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Rg6.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Shg.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Thq.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3UhA.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3VhK.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3WhU.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Xh4.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Yie.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_3Zio.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_5wdI.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_7lbW.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_8cud.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_8mb6.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_9hbi.vhd",
      "impl\/vhdl\/hls4ml_hcal_mul_9sc4.vhd",
      "impl\/vhdl\/hls4ml_hcal_mux_3Ffa.vhd",
      "impl\/vhdl\/hls4ml_hcal_out_bbun.vhd",
      "impl\/vhdl\/linear.vhd",
      "impl\/vhdl\/linear_1.vhd",
      "impl\/vhdl\/linear_2.vhd",
      "impl\/vhdl\/hls4ml_hcal.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_layer_0_0.v",
      "impl\/verilog\/compute_layer_0_0_0_1.v",
      "impl\/verilog\/compute_layer_0_0_0_s.v",
      "impl\/verilog\/ereg_v1.v",
      "impl\/verilog\/hls4ml_hcal_in_bu0iy.v",
      "impl\/verilog\/hls4ml_hcal_mul_1Aem.v",
      "impl\/verilog\/hls4ml_hcal_mul_1Bew.v",
      "impl\/verilog\/hls4ml_hcal_mul_1bkb.v",
      "impl\/verilog\/hls4ml_hcal_mul_1dEe.v",
      "impl\/verilog\/hls4ml_hcal_mul_1Ee0.v",
      "impl\/verilog\/hls4ml_hcal_mul_1eOg.v",
      "impl\/verilog\/hls4ml_hcal_mul_1fYi.v",
      "impl\/verilog\/hls4ml_hcal_mul_1g8j.v",
      "impl\/verilog\/hls4ml_hcal_mul_1ibs.v",
      "impl\/verilog\/hls4ml_hcal_mul_1jbC.v",
      "impl\/verilog\/hls4ml_hcal_mul_1kbM.v",
      "impl\/verilog\/hls4ml_hcal_mul_1ncg.v",
      "impl\/verilog\/hls4ml_hcal_mul_1ocq.v",
      "impl\/verilog\/hls4ml_hcal_mul_1pcA.v",
      "impl\/verilog\/hls4ml_hcal_mul_1rcU.v",
      "impl\/verilog\/hls4ml_hcal_mul_1udo.v",
      "impl\/verilog\/hls4ml_hcal_mul_1vdy.v",
      "impl\/verilog\/hls4ml_hcal_mul_1xdS.v",
      "impl\/verilog\/hls4ml_hcal_mul_1yd2.v",
      "impl\/verilog\/hls4ml_hcal_mul_2CeG.v",
      "impl\/verilog\/hls4ml_hcal_mul_2DeQ.v",
      "impl\/verilog\/hls4ml_hcal_mul_2qcK.v",
      "impl\/verilog\/hls4ml_hcal_mul_2tde.v",
      "impl\/verilog\/hls4ml_hcal_mul_2zec.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Gfk.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Hfu.v",
      "impl\/verilog\/hls4ml_hcal_mul_3IfE.v",
      "impl\/verilog\/hls4ml_hcal_mul_3JfO.v",
      "impl\/verilog\/hls4ml_hcal_mul_3KfY.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Lf8.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Mgi.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Ngs.v",
      "impl\/verilog\/hls4ml_hcal_mul_3OgC.v",
      "impl\/verilog\/hls4ml_hcal_mul_3PgM.v",
      "impl\/verilog\/hls4ml_hcal_mul_3QgW.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Rg6.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Shg.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Thq.v",
      "impl\/verilog\/hls4ml_hcal_mul_3UhA.v",
      "impl\/verilog\/hls4ml_hcal_mul_3VhK.v",
      "impl\/verilog\/hls4ml_hcal_mul_3WhU.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Xh4.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Yie.v",
      "impl\/verilog\/hls4ml_hcal_mul_3Zio.v",
      "impl\/verilog\/hls4ml_hcal_mul_5wdI.v",
      "impl\/verilog\/hls4ml_hcal_mul_7lbW.v",
      "impl\/verilog\/hls4ml_hcal_mul_8cud.v",
      "impl\/verilog\/hls4ml_hcal_mul_8mb6.v",
      "impl\/verilog\/hls4ml_hcal_mul_9hbi.v",
      "impl\/verilog\/hls4ml_hcal_mul_9sc4.v",
      "impl\/verilog\/hls4ml_hcal_mux_3Ffa.v",
      "impl\/verilog\/hls4ml_hcal_out_bbun.v",
      "impl\/verilog\/linear.v",
      "impl\/verilog\/linear_1.v",
      "impl\/verilog\/linear_2.v",
      "impl\/verilog\/hls4ml_hcal.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "id": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "id": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "8"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "8"
    }
  },
  "CPorts": {
    "id": {
      "interfaceRef": "id",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_keep_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "7"
    },
    "out_V_keep_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "7"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "7"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "7"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "7"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls4ml_hcal",
      "Instances": [{
          "ModuleName": "ereg_v1",
          "InstanceName": "grp_ereg_v1_fu_1641",
          "Instances": [
            {
              "ModuleName": "compute_layer_0_0_0_1",
              "InstanceName": "grp_compute_layer_0_0_0_1_fu_102"
            },
            {
              "ModuleName": "compute_layer_0_0_0_s",
              "InstanceName": "grp_compute_layer_0_0_0_s_fu_169"
            },
            {
              "ModuleName": "compute_layer_0_0",
              "InstanceName": "grp_compute_layer_0_0_fu_188"
            },
            {
              "ModuleName": "linear_2",
              "InstanceName": "call_ret1_linear_2_fu_197"
            },
            {
              "ModuleName": "linear_1",
              "InstanceName": "call_ret3_linear_1_fu_216"
            },
            {
              "ModuleName": "linear",
              "InstanceName": "res_V_write_assign_linear_fu_225"
            }
          ]
        }]
    },
    "Metrics": {
      "compute_layer_0_0_0_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "6",
          "PipelineDepth": "12",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.33"
        },
        "Area": {
          "DSP48E": "632",
          "FF": "31932",
          "LUT": "15771",
          "BRAM_18K": "0"
        }
      },
      "linear_2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "0.00"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0"
        }
      },
      "compute_layer_0_0_0_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.33"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "280",
          "FF": "15019",
          "LUT": "6353"
        }
      },
      "linear_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "0.00"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0"
        }
      },
      "compute_layer_0_0": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.33"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "16",
          "FF": "1102",
          "LUT": "440"
        }
      },
      "linear": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "0.00"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0"
        }
      },
      "ereg_v1": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "6",
          "PipelineDepth": "24",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.33"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "928",
          "FF": "48703",
          "LUT": "22615"
        }
      },
      "hls4ml_hcal": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.33"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "524823",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "400384",
                "PipelineII": "",
                "PipelineDepth": "782",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "30",
                    "Latency": "780",
                    "PipelineII": "",
                    "PipelineDepth": "26",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "6",
                        "Latency": "24",
                        "PipelineII": "",
                        "PipelineDepth": "4"
                      }]
                  }]
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "15360",
                "Latency": "92178",
                "PipelineII": "6",
                "PipelineDepth": "25"
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "512",
                "Latency": "32256",
                "PipelineII": "",
                "PipelineDepth": "63",
                "Loops": [{
                    "Name": "Loop 1.3.1",
                    "TripCount": "30",
                    "Latency": "60",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "390",
          "DSP48E": "928",
          "FF": "50480",
          "LUT": "25921"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-12 00:45:38 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
