Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun May 24 00:08:37 2020
| Host         : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/interface_DAC8551_1/inst/sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.524    -2681.801                   1015                 7821        0.055        0.000                      0                 7821        7.020        0.000                       0                  2706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.000}      16.000          62.500          
clk_fpga_1  {0.000 25.000}     50.000          20.000          
clk_fpga_2  {0.000 25.000}     50.000          20.000          
clk_fpga_3  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.996        0.000                      0                 5492        0.058        0.000                      0                 5492        7.020        0.000                       0                  2170  
clk_fpga_2         38.197        0.000                      0                 1968        0.080        0.000                      0                 1968       24.500        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0         -3.011     -253.524                    107                  107        0.116        0.000                      0                  107  
clk_fpga_0    clk_fpga_2         -3.524    -2302.806                    860                  860        0.055        0.000                      0                  860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.579        0.000                      0                   64        0.693        0.000                      0                   64  
**async_default**  clk_fpga_0         clk_fpga_2              -2.804     -125.470                     48                   48        0.157        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 1.630ns (16.817%)  route 8.062ns (83.183%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 18.701 - 16.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.723     3.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          2.872     6.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.118     6.477 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=21, routed)          1.170     7.647    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1_1
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.326     7.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.740     8.712    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_2
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.836 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.136     9.972    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_1
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.124    10.096 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.324    11.420    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y47         LUT4 (Prop_lut4_I1_O)        0.150    11.570 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.821    12.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.332    12.723 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.723    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.508    18.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.230    18.931    
                         clock uncertainty           -0.243    18.688    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.031    18.719    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 0.981ns (11.525%)  route 7.531ns (88.475%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 18.781 - 16.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.723     3.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          3.121     6.608    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.732 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bresp[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.903     7.635    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc_reg[2]
    SLICE_X5Y22          LUT3 (Prop_lut3_I1_O)        0.124     7.759 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           1.044     8.802    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_5
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.311    10.237    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_2
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.153    10.390 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.153    11.543    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.589    18.781    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    19.012    
                         clock uncertainty           -0.243    18.769    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.090    17.679    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         17.679    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 1.630ns (17.549%)  route 7.658ns (82.451%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 18.701 - 16.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.723     3.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          2.872     6.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.118     6.477 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=21, routed)          1.170     7.647    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1_1
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.326     7.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.740     8.712    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_2
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.836 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.136     9.972    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_1
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.124    10.096 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.324    11.420    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y47         LUT4 (Prop_lut4_I1_O)        0.150    11.570 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.417    11.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y48         LUT4 (Prop_lut4_I2_O)        0.332    12.319 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.508    18.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.230    18.931    
                         clock uncertainty           -0.243    18.688    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.031    18.719    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 1.148ns (13.066%)  route 7.638ns (86.934%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 18.694 - 16.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.723     3.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          2.872     6.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.118     6.477 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=21, routed)          3.058     9.535    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]_1
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.326     9.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_4/O
                         net (fo=1, routed)           0.564    10.426    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_4_n_0
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.124    10.550 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_1/O
                         net (fo=2, routed)           1.144    11.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_1_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124    11.817 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=1, routed)           0.000    11.817    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X6Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.502    18.694    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.230    18.925    
                         clock uncertainty           -0.243    18.682    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079    18.761    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 2.166ns (26.319%)  route 6.064ns (73.681%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.687 - 16.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          2.202     6.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.116     6.725 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           1.279     8.004    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y23         LUT4 (Prop_lut4_I3_O)        0.357     8.361 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.645    10.006    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.359    10.365 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.938    11.303    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.494    18.687    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.230    18.917    
                         clock uncertainty           -0.243    18.674    
    SLICE_X17Y34         FDRE (Setup_fdre_C_CE)      -0.407    18.267    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 2.166ns (26.319%)  route 6.064ns (73.681%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.687 - 16.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          2.202     6.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.116     6.725 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           1.279     8.004    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y23         LUT4 (Prop_lut4_I3_O)        0.357     8.361 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.645    10.006    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.359    10.365 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.938    11.303    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.494    18.687    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.230    18.917    
                         clock uncertainty           -0.243    18.674    
    SLICE_X17Y34         FDRE (Setup_fdre_C_CE)      -0.407    18.267    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 2.166ns (26.319%)  route 6.064ns (73.681%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.687 - 16.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          2.202     6.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.116     6.725 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           1.279     8.004    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y23         LUT4 (Prop_lut4_I3_O)        0.357     8.361 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.645    10.006    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.359    10.365 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.938    11.303    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.494    18.687    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                         clock pessimism              0.230    18.917    
                         clock uncertainty           -0.243    18.674    
    SLICE_X17Y34         FDRE (Setup_fdre_C_CE)      -0.407    18.267    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 2.166ns (26.319%)  route 6.064ns (73.681%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.687 - 16.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          2.202     6.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.116     6.725 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           1.279     8.004    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y23         LUT4 (Prop_lut4_I3_O)        0.357     8.361 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.645    10.006    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.359    10.365 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.938    11.303    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.494    18.687    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.230    18.917    
                         clock uncertainty           -0.243    18.674    
    SLICE_X17Y34         FDRE (Setup_fdre_C_CE)      -0.407    18.267    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.177ns (13.477%)  route 7.557ns (86.523%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 18.694 - 16.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.723     3.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          2.872     6.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.118     6.477 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=21, routed)          3.052     9.529    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]_1
    SLICE_X13Y36         LUT4 (Prop_lut4_I1_O)        0.326     9.855 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_5/O
                         net (fo=1, routed)           0.517    10.372    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_5_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.496 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1/O
                         net (fo=2, routed)           1.116    11.612    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.153    11.765 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=1, routed)           0.000    11.765    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X7Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.502    18.694    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism              0.230    18.925    
                         clock uncertainty           -0.243    18.682    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.075    18.757    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         18.757    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.148ns (13.215%)  route 7.539ns (86.785%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 18.694 - 16.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.723     3.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          2.872     6.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.118     6.477 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=21, routed)          2.657     9.134    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]_1
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.326     9.460 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4/O
                         net (fo=1, routed)           1.068    10.528    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.124    10.652 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           0.942    11.594    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.124    11.718 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000    11.718    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X7Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.502    18.694    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.230    18.925    
                         clock uncertainty           -0.243    18.682    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.031    18.713    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.645%)  route 0.188ns (45.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.554     0.895    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.188     1.210    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X21Y32         LUT6 (Prop_lut6_I1_O)        0.098     1.308 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X21Y32         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.822     1.192    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.092     1.250    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.563     0.904    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.169     1.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.114     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.155     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.070    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.564     0.905    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y38         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.054     1.100    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[27]
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.145 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X12Y38         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.832     1.202    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121     1.039    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.054     1.098    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.143 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.143    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X10Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.829     1.199    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.121     1.037    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.560     0.901    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y37         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.054     1.096    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[20]
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X16Y37         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.827     1.197    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y37         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.283     0.914    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.121     1.035    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.054     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X0Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.165 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[30]
    SLICE_X0Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.121     1.059    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.146 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.285     0.919    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X1Y7     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y11    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X1Y9     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y13    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X8Y3     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/ECRITRAMCOEF_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X8Y1     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y0     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X11Y21   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X25Y16   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X4Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       38.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.197ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.952ns  (logic 8.489ns (77.509%)  route 2.463ns (22.491%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.805 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.005     9.810    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.934 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.934    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.484 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.484    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.598 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.598    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.826 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.826    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.940 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.940    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.456    12.730    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I0_O)        0.303    13.033 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.033    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.031 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    14.031    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X19Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                 38.197    

Slack (MET) :             38.218ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.931ns  (logic 8.468ns (77.466%)  route 2.463ns (22.534%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.805 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.005     9.810    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.934 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.934    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.484 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.484    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.598 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.598    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.826 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.826    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.940 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.940    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.456    12.730    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I0_O)        0.303    13.033 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.033    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.010 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    14.010    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X19Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                 38.218    

Slack (MET) :             38.226ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 8.470ns (77.532%)  route 2.455ns (22.468%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.768     3.076    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.282 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.284    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.802 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.458    10.260    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X16Y9          LUT2 (Prop_lut2_I0_O)        0.124    10.384 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.384    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.917    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.151    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.474 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           0.994    12.468    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X21Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.774 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.774    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.324 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.438    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.552    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.666    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.000 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    14.000    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X21Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X21Y16         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                 38.226    

Slack (MET) :             38.247ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 8.449ns (77.488%)  route 2.455ns (22.512%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.768     3.076    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.282 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.284    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.802 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.458    10.260    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X16Y9          LUT2 (Prop_lut2_I0_O)        0.124    10.384 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.384    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.917    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.151    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.474 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           0.994    12.468    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X21Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.774 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.774    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.324 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.438    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.552    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.666    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    13.979    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X21Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X21Y16         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                 38.247    

Slack (MET) :             38.252ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.947ns  (logic 8.451ns (77.202%)  route 2.496ns (22.797%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.763     3.071    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.277 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.279    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.797 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.219    10.015    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.124    10.139 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.672 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.672    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.995 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[1]
                         net (fo=2, routed)           1.275    12.270    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_6
    SLICE_X20Y14         LUT2 (Prop_lut2_I0_O)        0.306    12.576 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.576    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_3_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.109 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.109    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.226 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.226    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.343 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.460 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.460    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.577 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.577    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.694 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.694    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.017 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    14.017    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.911    
                         clock uncertainty           -0.751    52.160    
    SLICE_X20Y20         FDRE (Setup_fdre_C_D)        0.109    52.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.269    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                 38.252    

Slack (MET) :             38.260ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 8.443ns (77.186%)  route 2.496ns (22.814%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.763     3.071    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.277 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.279    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.797 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.219    10.015    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.124    10.139 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.672 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.672    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.995 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[1]
                         net (fo=2, routed)           1.275    12.270    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_6
    SLICE_X20Y14         LUT2 (Prop_lut2_I0_O)        0.306    12.576 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.576    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_3_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.109 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.109    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.226 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.226    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.343 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.460 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.460    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.577 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.577    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.694 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.694    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.009 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    14.009    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.230    52.911    
                         clock uncertainty           -0.751    52.160    
    SLICE_X20Y20         FDRE (Setup_fdre_C_D)        0.109    52.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.269    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                 38.260    

Slack (MET) :             38.292ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 8.394ns (77.312%)  route 2.463ns (22.688%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.805 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.005     9.810    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.934 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.934    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.484 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.484    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.598 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.598    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.826 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.826    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.940 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.940    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.456    12.730    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I0_O)        0.303    13.033 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.033    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.936 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[2]
                         net (fo=1, routed)           0.000    13.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[46]
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X19Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                 38.292    

Slack (MET) :             38.308ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 8.378ns (77.279%)  route 2.463ns (22.721%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.805 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.005     9.810    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.934 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.934    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.484 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.484    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.598 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.598    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.826 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.826    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.940 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.940    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.456    12.730    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I0_O)        0.303    13.033 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.033    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.920 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[0]
                         net (fo=1, routed)           0.000    13.920    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[44]
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X19Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                 38.308    

Slack (MET) :             38.312ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 8.375ns (77.272%)  route 2.463ns (22.728%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.805 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.005     9.810    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.934 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.934    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.484 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.484    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.598 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.598    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.826 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.826    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.940 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.940    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.456    12.730    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I0_O)        0.303    13.033 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.033    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.917 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[1]
                         net (fo=1, routed)           0.000    13.917    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[41]
    SLICE_X19Y14         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y14         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/C
                         clock pessimism              0.230    52.918    
                         clock uncertainty           -0.751    52.167    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)        0.062    52.229    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]
  -------------------------------------------------------------------
                         required time                         52.229    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                 38.312    

Slack (MET) :             38.321ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.830ns  (logic 8.375ns (77.335%)  route 2.455ns (22.665%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.768     3.076    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.282 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.284    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.802 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.458    10.260    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X16Y9          LUT2 (Prop_lut2_I0_O)        0.124    10.384 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.384    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.917    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.151    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.474 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           0.994    12.468    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X21Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.774 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.774    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.324 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.438    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.552    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.666    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.905 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[2]
                         net (fo=1, routed)           0.000    13.905    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[46]
    SLICE_X21Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X21Y16         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 38.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.759%)  route 0.259ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.554     0.895    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/Q
                         net (fo=2, routed)           0.259     1.318    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[32]
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDRE (Hold_fdre_C_D)         0.076     1.238    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.791%)  route 0.167ns (54.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.561     0.901    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y10         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[31]/Q
                         net (fo=1, routed)           0.167     1.209    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[15]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.115    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.561     0.901    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y10         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[25]/Q
                         net (fo=1, routed)           0.168     1.211    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[9]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.115    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.577%)  route 0.168ns (54.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.561     0.901    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y10         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[22]/Q
                         net (fo=1, routed)           0.168     1.211    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[6]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.115    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.736%)  route 0.282ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.551     0.892    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/Q
                         net (fo=2, routed)           0.282     1.338    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.075     1.237    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.129%)  route 0.255ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.554     0.895    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[35]/Q
                         net (fo=2, routed)           0.255     1.314    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[35]
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.047     1.209    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.039%)  route 0.256ns (60.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.554     0.895    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/Q
                         net (fo=2, routed)           0.256     1.315    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[33]
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.046     1.208    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_audio_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.090%)  route 0.229ns (61.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.562     0.903    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y7          FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_audio_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_audio_reg[3]/Q
                         net (fo=5, routed)           0.229     1.273    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/Q[3]
    RAMB18_X1Y2          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.872     1.242    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y2          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.961    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.144    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.205%)  route 0.315ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.553     0.894    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/Q
                         net (fo=2, routed)           0.315     1.373    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[38]
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.078     1.240    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.246%)  route 0.228ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.558     0.899    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y10         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[16]/Q
                         net (fo=1, routed)           0.228     1.267    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[0]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.134    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y3   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y3   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y0   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y0   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y4   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y4   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y2   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y2   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y4   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y4   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y4   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y11  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y11  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y11  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y11  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y12  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y12  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y12  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y4   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y4   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y7   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y7   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y7   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X19Y7   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :          107  Failing Endpoints,  Worst Slack       -3.011ns,  Total Violation     -253.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.011ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.396ns  (logic 0.419ns (12.340%)  route 2.977ns (87.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 354.772 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.419   353.393 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/Q
                         net (fo=1, routed)           2.977   356.370    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[6]
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.580   354.772    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.772    
                         clock uncertainty           -0.788   353.984    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.625   353.359    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.359    
                         arrival time                        -356.370    
  -------------------------------------------------------------------
                         slack                                 -3.011    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.255ns  (logic 0.419ns (12.873%)  route 2.836ns (87.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 352.972 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.664   352.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.419   353.391 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/Q
                         net (fo=1, routed)           2.836   356.227    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[10]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.623   353.356    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.356    
                         arrival time                        -356.227    
  -------------------------------------------------------------------
                         slack                                 -2.871    

Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.409ns  (logic 0.456ns (13.376%)  route 2.953ns (86.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 352.972 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.664   352.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456   353.428 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/Q
                         net (fo=1, routed)           2.953   356.381    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[9]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450   353.529    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.529    
                         arrival time                        -356.381    
  -------------------------------------------------------------------
                         slack                                 -2.852    

Slack (VIOLATED) :        -2.851ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.237ns  (logic 0.478ns (14.769%)  route 2.759ns (85.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 354.772 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.478   353.452 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/Q
                         net (fo=1, routed)           2.759   356.211    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[12]
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.580   354.772    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.772    
                         clock uncertainty           -0.788   353.984    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.624   353.360    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.360    
                         arrival time                        -356.211    
  -------------------------------------------------------------------
                         slack                                 -2.851    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.231ns  (logic 0.419ns (12.970%)  route 2.812ns (87.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 352.972 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.664   352.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.419   353.391 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/Q
                         net (fo=1, routed)           2.812   356.203    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[8]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.623   353.356    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.356    
                         arrival time                        -356.203    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.835ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.392ns  (logic 0.456ns (13.445%)  route 2.936ns (86.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 352.972 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.664   352.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.456   353.428 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/Q
                         net (fo=1, routed)           2.936   356.364    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[11]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450   353.529    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.529    
                         arrival time                        -356.364    
  -------------------------------------------------------------------
                         slack                                 -2.835    

Slack (VIOLATED) :        -2.819ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.379ns  (logic 0.456ns (13.494%)  route 2.923ns (86.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 354.777 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y12         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.456   353.434 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/Q
                         net (fo=1, routed)           2.923   356.357    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3[12]
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.585   354.777    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.777    
                         clock uncertainty           -0.788   353.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450   353.539    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.539    
                         arrival time                        -356.357    
  -------------------------------------------------------------------
                         slack                                 -2.819    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.183ns  (logic 0.419ns (13.162%)  route 2.764ns (86.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 354.772 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.419   353.393 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/Q
                         net (fo=1, routed)           2.764   356.157    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[2]
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.580   354.772    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.772    
                         clock uncertainty           -0.788   353.984    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.622   353.362    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.362    
                         arrival time                        -356.157    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.764ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.323ns  (logic 0.518ns (15.587%)  route 2.805ns (84.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 354.772 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.518   353.492 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/Q
                         net (fo=1, routed)           2.805   356.297    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[13]
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.580   354.772    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.772    
                         clock uncertainty           -0.788   353.984    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450   353.534    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.534    
                         arrival time                        -356.297    
  -------------------------------------------------------------------
                         slack                                 -2.764    

Slack (VIOLATED) :        -2.749ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.309ns  (logic 0.456ns (13.783%)  route 2.853ns (86.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 354.772 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.456   353.430 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/Q
                         net (fo=1, routed)           2.853   356.283    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[5]
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.580   354.772    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.772    
                         clock uncertainty           -0.788   353.984    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450   353.534    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.534    
                         arrival time                        -356.283    
  -------------------------------------------------------------------
                         slack                                 -2.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.209ns (15.822%)  route 1.112ns (84.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.112     2.175    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4_pret
    SLICE_X28Y15         LUT4 (Prop_lut4_I1_O)        0.045     2.220 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.220    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/p_0_in[1]
    SLICE_X28Y15         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.825     1.195    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.788     1.983    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.121     2.104    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.209ns (15.798%)  route 1.114ns (84.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.114     2.177    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4_pret
    SLICE_X28Y15         LUT4 (Prop_lut4_I2_O)        0.045     2.222 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.222    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/p_0_in[0]
    SLICE_X28Y15         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.825     1.195    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.788     1.983    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.120     2.103    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.775%)  route 1.116ns (84.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.116     2.179    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4_pret
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.224 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_i_1__2/O
                         net (fo=1, routed)           0.000     2.224    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_i_1__2_n_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.825     1.195    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.788     1.983    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.121     2.104    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.141ns (10.946%)  route 1.147ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/Q
                         net (fo=1, routed)           1.147     2.188    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/audio_in_1[9]_alias
    SLICE_X13Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]_psdsp/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.788     1.980    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.047     2.027    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]_psdsp
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.128ns (10.139%)  route 1.134ns (89.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.560     0.901    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y12         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/Q
                         net (fo=1, routed)           1.134     2.163    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/audio_in_1[7]_alias
    SLICE_X12Y22         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.821     1.191    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aclk
    SLICE_X12Y22         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]_psdsp/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.023     2.002    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]_psdsp
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.209ns (15.607%)  route 1.130ns (84.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.553     0.894    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y25         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.130     2.188    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.233 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.233    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[1]
    SLICE_X11Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.819     1.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.788     1.977    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.092     2.069    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.209ns (15.595%)  route 1.131ns (84.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.553     0.894    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y25         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.131     2.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.234 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.234    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[0]
    SLICE_X11Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.819     1.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.788     1.977    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.091     2.068    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.164ns (12.692%)  route 1.128ns (87.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y14         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/Q
                         net (fo=1, routed)           1.128     2.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/audio_in_1[11]_alias
    SLICE_X13Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]_psdsp/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.788     1.980    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.046     2.026    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]_psdsp
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.209ns (15.563%)  route 1.134ns (84.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.553     0.894    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y25         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.134     2.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.236 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_i_1__1/O
                         net (fo=1, routed)           0.000     2.236    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_i_1__1_n_0
    SLICE_X11Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.819     1.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.788     1.977    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.092     2.069    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.128ns (10.059%)  route 1.144ns (89.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.560     0.901    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y12         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/Q
                         net (fo=1, routed)           1.144     2.173    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/audio_in_1[12]_alias
    SLICE_X13Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]_psdsp/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.788     1.980    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.025     2.005    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]_psdsp
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          860  Failing Endpoints,  Worst Slack       -3.524ns,  Total Violation    -2302.806ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.976    52.405    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.529 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.956    53.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.609 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.287    54.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.434ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.375%)  route 3.127ns (81.625%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.971    52.400    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.524 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.856    53.380    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X23Y12         LUT3 (Prop_lut3_I2_O)        0.124    53.504 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.300    54.804    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
                         clock pessimism              0.000    52.682    
                         clock uncertainty           -0.788    51.894    
    SLICE_X24Y13         FDRE (Setup_fdre_C_R)       -0.524    51.370    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         51.370    
                         arrival time                         -54.804    
  -------------------------------------------------------------------
                         slack                                 -3.434    

Slack (VIOLATED) :        -3.434ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.375%)  route 3.127ns (81.625%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.971    52.400    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.524 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.856    53.380    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X23Y12         LUT3 (Prop_lut3_I2_O)        0.124    53.504 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.300    54.804    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
                         clock pessimism              0.000    52.682    
                         clock uncertainty           -0.788    51.894    
    SLICE_X24Y13         FDRE (Setup_fdre_C_R)       -0.524    51.370    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]
  -------------------------------------------------------------------
                         required time                         51.370    
                         arrival time                         -54.804    
  -------------------------------------------------------------------
                         slack                                 -3.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.148ns (11.266%)  route 1.166ns (88.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.567     0.908    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y2           FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.148     1.056 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.166     2.221    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     2.166    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.164ns (11.999%)  route 1.203ns (88.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.564     0.905    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y10          FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.203     2.271    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.874     1.244    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.788     2.033    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.216    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.148ns (11.254%)  route 1.167ns (88.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.566     0.907    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y3           FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.167     2.222    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     2.166    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.148ns (11.259%)  route 1.167ns (88.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.566     0.907    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.167     2.221    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     2.165    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.164ns (11.970%)  route 1.206ns (88.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.565     0.906    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y9           FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/Q
                         net (fo=1, routed)           1.206     2.276    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[2]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.874     1.244    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.788     2.033    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.216    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.128ns (9.722%)  route 1.189ns (90.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y15          FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/Q
                         net (fo=1, routed)           1.189     2.219    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[4]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.869     1.239    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.788     2.028    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     2.158    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.164ns (11.939%)  route 1.210ns (88.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.565     0.906    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y9           FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.210     2.279    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.874     1.244    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.788     2.033    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.216    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.148ns (11.190%)  route 1.175ns (88.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.566     0.907    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y4           FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/Q
                         net (fo=1, routed)           1.175     2.229    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[4]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     2.166    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.148ns (11.223%)  route 1.171ns (88.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y15          FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.171     2.221    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.869     1.239    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.788     2.028    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130     2.158    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.148ns (11.221%)  route 1.171ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y15          FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/Q
                         net (fo=1, routed)           1.171     2.221    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[0]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.869     1.239    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.788     2.028    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     2.157    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.391%)  route 2.131ns (78.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 18.682 - 16.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.667     2.975    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.682     4.113    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.237 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.450     5.686    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y25         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.490    18.683    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y25         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/C
                         clock pessimism              0.230    18.913    
                         clock uncertainty           -0.243    18.670    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.265    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]
  -------------------------------------------------------------------
                         required time                         18.265    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.391%)  route 2.131ns (78.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 18.682 - 16.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.667     2.975    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.682     4.113    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.237 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.450     5.686    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y25         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.490    18.683    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y25         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/C
                         clock pessimism              0.230    18.913    
                         clock uncertainty           -0.243    18.670    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.265    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]
  -------------------------------------------------------------------
                         required time                         18.265    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.391%)  route 2.131ns (78.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 18.682 - 16.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.667     2.975    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.682     4.113    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.237 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.450     5.686    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y25         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.490    18.683    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y25         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/C
                         clock pessimism              0.230    18.913    
                         clock uncertainty           -0.243    18.670    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.265    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]
  -------------------------------------------------------------------
                         required time                         18.265    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.391%)  route 2.131ns (78.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 18.682 - 16.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.667     2.975    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.682     4.113    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.237 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.450     5.686    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y25         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.490    18.683    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y25         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/C
                         clock pessimism              0.230    18.913    
                         clock uncertainty           -0.243    18.670    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.265    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]
  -------------------------------------------------------------------
                         required time                         18.265    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.258%)  route 1.914ns (76.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.720     3.028    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.802     4.286    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.124     4.410 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.112     5.522    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y26          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.536    18.729    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y26          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/C
                         clock pessimism              0.267    18.996    
                         clock uncertainty           -0.243    18.753    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.348    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.258%)  route 1.914ns (76.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.720     3.028    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.802     4.286    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.124     4.410 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.112     5.522    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y26          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.536    18.729    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y26          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/C
                         clock pessimism              0.267    18.996    
                         clock uncertainty           -0.243    18.753    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.348    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.258%)  route 1.914ns (76.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.720     3.028    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.802     4.286    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.124     4.410 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.112     5.522    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y26          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.536    18.729    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y26          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/C
                         clock pessimism              0.267    18.996    
                         clock uncertainty           -0.243    18.753    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.348    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.258%)  route 1.914ns (76.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.720     3.028    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.802     4.286    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.124     4.410 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.112     5.522    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y26          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.536    18.729    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y26          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/C
                         clock pessimism              0.267    18.996    
                         clock uncertainty           -0.243    18.753    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.348    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.960%)  route 1.841ns (76.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.667     2.975    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.682     4.113    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.237 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.159     5.396    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y26         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.492    18.684    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y26         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/C
                         clock pessimism              0.230    18.915    
                         clock uncertainty           -0.243    18.672    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.267    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.960%)  route 1.841ns (76.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.667     2.975    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.682     4.113    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.237 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.159     5.396    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y26         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.492    18.684    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y26         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/C
                         clock pessimism              0.230    18.915    
                         clock uncertainty           -0.243    18.672    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.267    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 12.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.280%)  route 0.428ns (69.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.152     1.535    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y32          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.845     1.215    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y32          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/C
                         clock pessimism             -0.281     0.934    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     0.842    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.280%)  route 0.428ns (69.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.152     1.535    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y32          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.845     1.215    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y32          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/C
                         clock pessimism             -0.281     0.934    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     0.842    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.280%)  route 0.428ns (69.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.152     1.535    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y32          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.845     1.215    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y32          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/C
                         clock pessimism             -0.281     0.934    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     0.842    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.280%)  route 0.428ns (69.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.152     1.535    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y32          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.845     1.215    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y32          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/C
                         clock pessimism             -0.281     0.934    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     0.842    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.839%)  route 0.482ns (72.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.205     1.589    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y31          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.844     1.214    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y31          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.839%)  route 0.482ns (72.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.205     1.589    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y31          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.844     1.214    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y31          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.839%)  route 0.482ns (72.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.205     1.589    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y31          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.844     1.214    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y31          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.839%)  route 0.482ns (72.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.205     1.589    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y31          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.844     1.214    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y31          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.219%)  route 0.497ns (72.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.221     1.604    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y33          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.846     1.216    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y33          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     0.843    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.219%)  route 0.497ns (72.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.580     0.921    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.277     1.338    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.221     1.604    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X3Y33          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.846     1.216    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X3Y33          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     0.843    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :           48  Failing Endpoints,  Worst Slack       -2.804ns,  Total Violation     -125.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.330ns  (logic 0.580ns (17.417%)  route 2.750ns (82.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.249    54.303    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y7          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.500    52.693    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y7          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/C
                         clock pessimism              0.000    52.693    
                         clock uncertainty           -0.788    51.904    
    SLICE_X15Y7          FDCE (Recov_fdce_C_CLR)     -0.405    51.499    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]
  -------------------------------------------------------------------
                         required time                         51.499    
                         arrival time                         -54.303    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.311ns  (logic 0.580ns (17.520%)  route 2.731ns (82.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.230    54.284    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X17Y8          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.499    52.692    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y8          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.788    51.903    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.405    51.498    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         51.498    
                         arrival time                         -54.284    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.311ns  (logic 0.580ns (17.520%)  route 2.731ns (82.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.230    54.284    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X17Y8          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.499    52.692    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y8          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.788    51.903    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.405    51.498    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         51.498    
                         arrival time                         -54.284    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.311ns  (logic 0.580ns (17.520%)  route 2.731ns (82.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.230    54.284    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X17Y8          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.499    52.692    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y8          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.788    51.903    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.405    51.498    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]
  -------------------------------------------------------------------
                         required time                         51.498    
                         arrival time                         -54.284    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.575%)  route 2.720ns (82.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 52.689 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.289    52.718    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.842 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.431    54.273    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y10         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.497    52.689    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y10         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000    52.689    
                         clock uncertainty           -0.788    51.901    
    SLICE_X26Y10         FDCE (Recov_fdce_C_CLR)     -0.405    51.496    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         51.496    
                         arrival time                         -54.273    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.575%)  route 2.720ns (82.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 52.689 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.289    52.718    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.842 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.431    54.273    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y10         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.497    52.689    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y10         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/C
                         clock pessimism              0.000    52.689    
                         clock uncertainty           -0.788    51.901    
    SLICE_X26Y10         FDCE (Recov_fdce_C_CLR)     -0.405    51.496    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         51.496    
                         arrival time                         -54.273    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.575%)  route 2.720ns (82.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 52.689 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.289    52.718    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.842 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.431    54.273    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y10         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.497    52.689    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y10         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/C
                         clock pessimism              0.000    52.689    
                         clock uncertainty           -0.788    51.901    
    SLICE_X26Y10         FDCE (Recov_fdce_C_CLR)     -0.405    51.496    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]
  -------------------------------------------------------------------
                         required time                         51.496    
                         arrival time                         -54.273    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.775ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.576%)  route 2.720ns (82.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.219    54.273    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y10         FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.499    52.692    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y10         FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.788    51.903    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    51.498    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         51.498    
                         arrival time                         -54.273    
  -------------------------------------------------------------------
                         slack                                 -2.775    

Slack (VIOLATED) :        -2.743ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.319ns  (logic 0.580ns (17.473%)  route 2.739ns (82.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 52.699 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.238    54.292    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X12Y8          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.506    52.699    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y8          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000    52.699    
                         clock uncertainty           -0.788    51.910    
    SLICE_X12Y8          FDCE (Recov_fdce_C_CLR)     -0.361    51.549    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         51.549    
                         arrival time                         -54.292    
  -------------------------------------------------------------------
                         slack                                 -2.743    

Slack (VIOLATED) :        -2.701ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.319ns  (logic 0.580ns (17.473%)  route 2.739ns (82.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 52.699 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         1.501    52.930    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y11         LUT1 (Prop_lut1_I0_O)        0.124    53.054 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.238    54.292    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X12Y8          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.506    52.699    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y8          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000    52.699    
                         clock uncertainty           -0.788    51.910    
    SLICE_X12Y8          FDCE (Recov_fdce_C_CLR)     -0.319    51.591    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         51.591    
                         arrival time                         -54.292    
  -------------------------------------------------------------------
                         slack                                 -2.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.140%)  route 0.966ns (83.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.465     2.050    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y9          FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.827     1.197    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y9          FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.788     1.985    
    SLICE_X25Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.893    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.140%)  route 0.966ns (83.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.465     2.050    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y9          FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.827     1.197    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y9          FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.788     1.985    
    SLICE_X25Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.893    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.140%)  route 0.966ns (83.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.465     2.050    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y9          FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.827     1.197    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y9          FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.788     1.985    
    SLICE_X25Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.893    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.131%)  route 0.967ns (83.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.466     2.051    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y10         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y10         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X22Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.131%)  route 0.967ns (83.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.466     2.051    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y10         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y10         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X22Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.131%)  route 0.967ns (83.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.466     2.051    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y10         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y10         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X22Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.131%)  route 0.967ns (83.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.501     1.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.466     2.051    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y10         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y10         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X22Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.065%)  route 0.972ns (83.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.533     1.572    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.617 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.439     2.055    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y7          FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.830     1.200    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y7          FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.788     1.988    
    SLICE_X18Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.896    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.065%)  route 0.972ns (83.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.533     1.572    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.617 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.439     2.055    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y7          FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.830     1.200    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y7          FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.788     1.988    
    SLICE_X18Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.896    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.065%)  route 0.972ns (83.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2176, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=152, routed)         0.533     1.572    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.617 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.439     2.055    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y7          FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.830     1.200    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y7          FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.788     1.988    
    SLICE_X18Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.896    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.159    





