strict digraph "" {
	node [label="\N"];
	"264:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5550>",
		fillcolor=firebrick,
		label="264:NS
accx[sel] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_251:AL"	 [def_var="['accx']",
		label="Leaf_251:AL"];
	"264:NS" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"252:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d489c5450>",
		fillcolor=turquoise,
		label="252:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"252:BL" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d48956550>",
		fillcolor=springgreen,
		label="257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"257:IF" -> "264:NS"	 [cond="['test', 'sel']",
		label="!((~test[sel]))",
		lineno=257];
	"257:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d489564d0>",
		fillcolor=turquoise,
		label="257:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"257:IF" -> "257:BL"	 [cond="['test', 'sel']",
		label="(~test[sel])",
		lineno=257];
	"261:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d48956050>",
		fillcolor=firebrick,
		label="261:NS
accx[sel] <= acc + freqx;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d48956050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"261:NS" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"258:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5f90>",
		fillcolor=springgreen,
		label="258:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"257:BL" -> "258:IF"	 [cond="[]",
		lineno=None];
	"256:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d48956510>",
		fillcolor=turquoise,
		label="256:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"256:BL" -> "257:IF"	 [cond="[]",
		lineno=None];
	"256:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d48956690>",
		fillcolor=springgreen,
		label="256:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:IF" -> "256:BL"	 [cond="['cnt']",
		label="(cnt < 8'd4)",
		lineno=256];
	"258:IF" -> "261:NS"	 [cond="['synca']",
		label="!(synca)",
		lineno=258];
	"259:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489562d0>",
		fillcolor=firebrick,
		label="259:NS
accx[sel] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489562d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"258:IF" -> "259:NS"	 [cond="['synca']",
		label=synca,
		lineno=258];
	"252:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d48956890>",
		fillcolor=springgreen,
		label="252:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"252:IF" -> "252:BL"	 [cond="['rst']",
		label=rst,
		lineno=252];
	"252:IF" -> "256:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=252];
	"251:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d48956790>",
		clk_sens=True,
		fillcolor=gold,
		label="251:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'cnt', 'freqx', 'test', 'rst', 'sel', 'synca']"];
	"251:AL" -> "252:IF"	 [cond="[]",
		lineno=None];
	"259:NS" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
}
