
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/fifo_if.v; read_verilog ../hdl/soc/app.v; read_verilog ../hdl/soc/soc.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:73.4-82.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:167.4-253.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:290.4-522.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/fifo_if.v
Parsing Verilog input from `../../common/hdl/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/fifo_if.v:104.4-119.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../hdl/soc/app.v
Parsing Verilog input from `../hdl/soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/soc/app.v:87.4-166.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/soc/soc.v
Parsing Verilog input from `../hdl/soc/soc.v' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top soc; write_json output/soc/soc.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:73.4-82.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:167.4-253.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:290.4-522.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

11.2.8. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

11.2.11. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

11.2.12. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler

11.2.13. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 8 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1245 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1238 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1234 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1227 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1224 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1221 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1218 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1215 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1207 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1200 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1196 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1189 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1186 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1183 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1180 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1177 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/soc/soc.v:86$998 in module soc.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/soc.v:72$996 in module soc.
Marked 8 switch rules as full_case in process $proc$../hdl/soc/app.v:87$978 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:67$976 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:41$970 in module app.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:104$967 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:79$952 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:50$943 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$940 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2318 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:290$1883 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:258$1881 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:235$1868 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 104 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:274$2471 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:244$2469 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:380$2460 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:349$2421 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:335$2417 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:302$2401 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:287$2396 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:196$2382 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:164$2366 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:116$2336 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:98$2334 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:167$1469 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:134$1459 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:86$1436 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:73$1426 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:57$1424 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1409 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1409 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1407 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1397 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 121 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1248'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1237'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1226'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1223'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1212'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1199'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1188'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1176'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1245'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1234'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1224'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1218'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1207'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1196'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1186'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1180'.
Found async reset \rstn in `\soc.$proc$../hdl/soc/soc.v:86$998'.
Found async reset \lock in `\soc.$proc$../hdl/soc/soc.v:72$996'.
Found async reset \rstn in `\app.$proc$../hdl/soc/app.v:67$976'.
Found async reset \rstn_i in `\app.$proc$../hdl/soc/app.v:41$970'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2318'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2460'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2417'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2396'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2382'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1436'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1424'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1397'.

11.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1248'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1245'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1244'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1238'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1237'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1227'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1226'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1223'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1213'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1212'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1211'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1207'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1206'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1199'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1189'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1188'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1177'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1176'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1175'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1173'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:86$998'.
     1/3: $0\sleep_sq[1:0]
     2/3: $0\usb_pu_q[0:0]
     3/3: $0\up_cnt[20:0]
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:72$996'.
     1/1: $0\rstn_sync[1:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:87$978'.
     1/15: $5\status_d[3:0]
     2/15: $4\status_d[3:0]
     3/15: $4\data_d[7:0]
     4/15: $3\data_d[7:0]
     5/15: $2\data_d[7:0]
     6/15: $3\status_d[3:0]
     7/15: $2\status_d[3:0]
     8/15: $1\status_d[3:0]
     9/15: $1\fifo_sel[0:0]
    10/15: $1\cpu_wr[0:0]
    11/15: $1\cpu_rd[0:0]
    12/15: $1\cpu_addr[1:0]
    13/15: $1\cpu_wrdata[7:0]
    14/15: $1\fifo_irq_d[0:0]
    15/15: $1\data_d[7:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:67$976'.
     1/3: $0\data_q[7:0]
     2/3: $0\fifo_irq_q[0:0]
     3/3: $0\status_q[3:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:41$970'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$967'.
     1/1: $1\rdata[7:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
     1/5: $0\out_irq_q[0:0]
     2/5: $0\started_q[0:0]
     3/5: $0\out_ready_q[0:0]
     4/5: $0\out_buffer_q[7:0]
     5/5: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_buffer_q[7:0]
     3/3: $0\in_valid_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2318'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2281
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2277
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2273
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2269
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2265
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2261
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2257
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2220
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2216
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2212
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2208
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2204
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2200
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2196
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:441$1852[15:0]$2186
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851[15:0]$2185
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:441$1852[15:0]$2183
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851[15:0]$2182
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:432$1850[15:0]$2171
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:432$1849[15:0]$2170
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:441$1852[15:0]$2163
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851[15:0]$2162
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:432$1850[15:0]$2161
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:432$1849[15:0]$2160
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2157
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2149
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2145
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2141
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2137
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2133
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2129
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:441$1852[15:0]$2126
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851[15:0]$2125
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:432$1850[15:0]$2124
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:432$1849[15:0]$2123
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1848.i[3:0]$2122
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1848.crc[15:0]$2121
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1848.data[7:0]$2120
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2119
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1986 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2112
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2077
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2037
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.i[2:0]$2034
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$2032 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$2032 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$2032 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$2032 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.data[4:0]$2033
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:395$1845.i[3:0]$2031
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2029
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:395$1845.data[10:0]$2030
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$2032 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$2224
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:362$1844[15:0]$2015
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843[15:0]$2014
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:362$1844[15:0]$2010
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843[15:0]$2009
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:362$1844[15:0]$1996
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843[15:0]$1995
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:362$1844[15:0]$1994
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843[15:0]$1993
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.i[3:0]$1988
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1856.data[7:0]$1987
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1983 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.i[3:0]$1985
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1855.data[7:0]$1984
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1854.i[3:0]$1982
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1854.crc[15:0]$1981
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1854.data[7:0]$1980
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$1979
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1853.i[3:0]$1978
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1853.crc[15:0]$1977
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1853.data[7:0]$1976
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$1975
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:441$1852[15:0]$1974
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851[15:0]$1973
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:432$1850[15:0]$1972
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:432$1849[15:0]$1971
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1848.i[3:0]$1970
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1848.crc[15:0]$1969
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1848.data[7:0]$1968
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$1967
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1847.i[3:0]$1966
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1847.crc[15:0]$1965
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1847.data[7:0]$1964
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$1963
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:395$1846.i[2:0]$1962
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:395$1846.data[4:0]$1961
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$1960
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:395$1845.i[3:0]$1959
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:395$1845.data[10:0]$1958
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$1957
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:362$1844[15:0]$1956
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843[15:0]$1955
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$2285
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:513$1856.i[3:0]$1954
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:513$1856.data[7:0]$1953
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:513$1856.$result[7:0]$1952
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:508$1855.i[3:0]$1951
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:508$1855.data[7:0]$1950
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:508$1855.$result[7:0]$1949
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1854.i[3:0]$1948
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1854.crc[15:0]$1947
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1854.data[7:0]$1946
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1854.$result[15:0]$1945
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1853.i[3:0]$1944
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1853.crc[15:0]$1943
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1853.data[7:0]$1942
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1853.$result[15:0]$1941
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:441$1852[15:0]$1940
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851[15:0]$1939
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:432$1850[15:0]$1938
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:432$1849[15:0]$1937
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1848.i[3:0]$1936
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1848.crc[15:0]$1935
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1848.data[7:0]$1934
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$1933
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1847.i[3:0]$1932
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1847.crc[15:0]$1931
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1847.data[7:0]$1930
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$1929
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:395$1846.i[2:0]$1928
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:395$1846.data[4:0]$1927
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:395$1846.$result[4:0]$1926
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:395$1845.i[3:0]$1925
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:395$1845.data[10:0]$1924
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$1923
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:362$1844[15:0]$1922
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843[15:0]$1921
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
     1/216: $8\out_toggle_reset[0:0]
     2/216: $8\in_toggle_reset[0:0]
     3/216: $8\dev_state_dd[1:0]
     4/216: $7\in_toggle_reset[0:0]
     5/216: $7\out_toggle_reset[0:0]
     6/216: $6\out_toggle_reset[0:0]
     7/216: $6\in_toggle_reset[0:0]
     8/216: $7\dev_state_dd[1:0]
     9/216: $6\dev_state_dd[1:0]
    10/216: $5\dev_state_dd[1:0]
    11/216: $5\addr_dd[6:0]
    12/216: $5\out_toggle_reset[0:0]
    13/216: $5\in_toggle_reset[0:0]
    14/216: $4\out_toggle_reset[0:0]
    15/216: $4\in_toggle_reset[0:0]
    16/216: $4\addr_dd[6:0]
    17/216: $4\dev_state_dd[1:0]
    18/216: $15\in_valid[0:0]
    19/216: $4\in_zlp[0:0]
    20/216: $29\state_d[2:0]
    21/216: $28\state_d[2:0]
    22/216: $18\byte_cnt_d[6:0]
    23/216: $27\state_d[2:0]
    24/216: $26\state_d[2:0]
    25/216: $14\in_valid[0:0]
    26/216: $14\in_data[7:0]
    27/216: $17\byte_cnt_d[6:0]
    28/216: $16\byte_cnt_d[6:0]
    29/216: $13\in_valid[0:0]
    30/216: $13\in_data[7:0]
    31/216: $25\state_d[2:0]
    32/216: $24\state_d[2:0]
    33/216: $23\state_d[2:0]
    34/216: $12\in_valid[0:0]
    35/216: $12\in_data[7:0]
    36/216: $15\byte_cnt_d[6:0]
    37/216: $14\byte_cnt_d[6:0]
    38/216: $11\in_valid[0:0]
    39/216: $11\in_data[7:0]
    40/216: $22\state_d[2:0]
    41/216: $13\byte_cnt_d[6:0]
    42/216: $10\in_valid[0:0]
    43/216: $10\in_data[7:0]
    44/216: $21\state_d[2:0]
    45/216: $20\state_d[2:0]
    46/216: $19\state_d[2:0]
    47/216: $9\in_valid[0:0]
    48/216: $9\in_data[7:0]
    49/216: $12\byte_cnt_d[6:0]
    50/216: $11\byte_cnt_d[6:0]
    51/216: $18\state_d[2:0]
    52/216: $17\state_d[2:0]
    53/216: $8\in_valid[0:0]
    54/216: $8\in_data[7:0]
    55/216: $10\byte_cnt_d[6:0]
    56/216: $9\byte_cnt_d[6:0]
    57/216: $16\state_d[2:0]
    58/216: $15\state_d[2:0]
    59/216: $7\in_valid[0:0]
    60/216: $7\in_data[7:0]
    61/216: $8\byte_cnt_d[6:0]
    62/216: $14\state_d[2:0]
    63/216: $13\state_d[2:0]
    64/216: $6\in_valid[0:0]
    65/216: $6\in_data[7:0]
    66/216: $7\byte_cnt_d[6:0]
    67/216: $5\in_valid[0:0]
    68/216: $5\in_data[7:0]
    69/216: $6\byte_cnt_d[6:0]
    70/216: $12\state_d[2:0]
    71/216: $11\state_d[2:0]
    72/216: $4\in_valid[0:0]
    73/216: $4\in_data[7:0]
    74/216: $5\byte_cnt_d[6:0]
    75/216: $10\state_d[2:0]
    76/216: $9\state_d[2:0]
    77/216: $8\state_d[2:0]
    78/216: $7\state_d[2:0]
    79/216: $6\state_d[2:0]
    80/216: $67\req_d[3:0]
    81/216: $66\req_d[3:0]
    82/216: $65\req_d[3:0]
    83/216: $10\max_length_d[6:0]
    84/216: $9\max_length_d[6:0]
    85/216: $64\req_d[3:0]
    86/216: $63\req_d[3:0]
    87/216: $62\req_d[3:0]
    88/216: $61\req_d[3:0]
    89/216: $8\max_length_d[6:0]
    90/216: $60\req_d[3:0]
    91/216: $59\req_d[3:0]
    92/216: $58\req_d[3:0]
    93/216: $7\max_length_d[6:0]
    94/216: $57\req_d[3:0]
    95/216: $56\req_d[3:0]
    96/216: $55\req_d[3:0]
    97/216: $54\req_d[3:0]
    98/216: $6\max_length_d[6:0]
    99/216: $53\req_d[3:0]
   100/216: $52\req_d[3:0]
   101/216: $51\req_d[3:0]
   102/216: $50\req_d[3:0]
   103/216: $49\req_d[3:0]
   104/216: $48\req_d[3:0]
   105/216: $47\req_d[3:0]
   106/216: $46\req_d[3:0]
   107/216: $45\req_d[3:0]
   108/216: $44\req_d[3:0]
   109/216: $43\req_d[3:0]
   110/216: $42\req_d[3:0]
   111/216: $41\req_d[3:0]
   112/216: $40\req_d[3:0]
   113/216: $39\req_d[3:0]
   114/216: $38\req_d[3:0]
   115/216: $37\req_d[3:0]
   116/216: $36\req_d[3:0]
   117/216: $35\req_d[3:0]
   118/216: $34\req_d[3:0]
   119/216: $33\req_d[3:0]
   120/216: $32\req_d[3:0]
   121/216: $31\req_d[3:0]
   122/216: $30\req_d[3:0]
   123/216: $29\req_d[3:0]
   124/216: $28\req_d[3:0]
   125/216: $8\dev_state_d[1:0]
   126/216: $27\req_d[3:0]
   127/216: $7\dev_state_d[1:0]
   128/216: $26\req_d[3:0]
   129/216: $25\req_d[3:0]
   130/216: $24\req_d[3:0]
   131/216: $7\addr_d[6:0]
   132/216: $23\req_d[3:0]
   133/216: $22\req_d[3:0]
   134/216: $21\req_d[3:0]
   135/216: $20\req_d[3:0]
   136/216: $6\dev_state_d[1:0]
   137/216: $6\addr_d[6:0]
   138/216: $19\req_d[3:0]
   139/216: $18\req_d[3:0]
   140/216: $17\req_d[3:0]
   141/216: $16\req_d[3:0]
   142/216: $15\req_d[3:0]
   143/216: $14\req_d[3:0]
   144/216: $13\req_d[3:0]
   145/216: $12\req_d[3:0]
   146/216: $11\req_d[3:0]
   147/216: $10\req_d[3:0]
   148/216: $9\req_d[3:0]
   149/216: $8\req_d[3:0]
   150/216: $7\req_d[3:0]
   151/216: $6\req_d[3:0]
   152/216: $5\req_d[3:0]
   153/216: $5\rec_d[1:0]
   154/216: $5\in_dir_d[0:0]
   155/216: $5\in_endp_d[0:0]
   156/216: $5\dev_state_d[1:0]
   157/216: $5\max_length_d[6:0]
   158/216: $5\addr_d[6:0]
   159/216: $4\in_endp_d[0:0]
   160/216: $4\dev_state_d[1:0]
   161/216: $4\req_d[3:0]
   162/216: $4\rec_d[1:0]
   163/216: $4\in_dir_d[0:0]
   164/216: $4\max_length_d[6:0]
   165/216: $4\addr_d[6:0]
   166/216: $4\byte_cnt_d[6:0]
   167/216: $5\state_d[2:0]
   168/216: $3\out_toggle_reset[0:0]
   169/216: $3\in_toggle_reset[0:0]
   170/216: $3\in_valid[0:0]
   171/216: $3\in_zlp[0:0]
   172/216: $3\in_data[7:0]
   173/216: $3\in_endp_d[0:0]
   174/216: $3\addr_dd[6:0]
   175/216: $3\dev_state_dd[1:0]
   176/216: $3\dev_state_d[1:0]
   177/216: $3\req_d[3:0]
   178/216: $3\rec_d[1:0]
   179/216: $3\in_dir_d[0:0]
   180/216: $3\max_length_d[6:0]
   181/216: $3\byte_cnt_d[6:0]
   182/216: $4\state_d[2:0]
   183/216: $3\addr_d[6:0]
   184/216: $3\state_d[2:0]
   185/216: $2\out_toggle_reset[0:0]
   186/216: $2\in_toggle_reset[0:0]
   187/216: $2\in_valid[0:0]
   188/216: $2\in_zlp[0:0]
   189/216: $2\in_data[7:0]
   190/216: $2\in_endp_d[0:0]
   191/216: $2\addr_dd[6:0]
   192/216: $2\dev_state_dd[1:0]
   193/216: $2\dev_state_d[1:0]
   194/216: $2\req_d[3:0]
   195/216: $2\rec_d[1:0]
   196/216: $2\in_dir_d[0:0]
   197/216: $2\max_length_d[6:0]
   198/216: $2\byte_cnt_d[6:0]
   199/216: $2\addr_d[6:0]
   200/216: $2\state_d[2:0]
   201/216: $1\state_d[2:0]
   202/216: $1\out_toggle_reset[0:0]
   203/216: $1\in_toggle_reset[0:0]
   204/216: $1\in_valid[0:0]
   205/216: $1\in_zlp[0:0]
   206/216: $1\in_data[7:0]
   207/216: $1\in_endp_d[0:0]
   208/216: $1\addr_dd[6:0]
   209/216: $1\dev_state_dd[1:0]
   210/216: $1\dev_state_d[1:0]
   211/216: $1\req_d[3:0]
   212/216: $1\rec_d[1:0]
   213/216: $1\in_dir_d[0:0]
   214/216: $1\max_length_d[6:0]
   215/216: $1\byte_cnt_d[6:0]
   216/216: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_qq[1:0]
     4/11: $0\dev_state_q[1:0]
     5/11: $0\req_q[3:0]
     6/11: $0\rec_q[1:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2460'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
     1/18: $5$lookahead\in_fifo_q$2420[71:0]$2445
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2333[71:0]$2444
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2332[71:0]$2443
     4/18: $4$lookahead\in_fifo_q$2420[71:0]$2441
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2333[71:0]$2440
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2332[71:0]$2439
     7/18: $3$lookahead\in_fifo_q$2420[71:0]$2437
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2333[71:0]$2436
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2332[71:0]$2435
    10/18: $2$lookahead\in_fifo_q$2420[71:0]$2432
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2333[71:0]$2431
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2332[71:0]$2430
    13/18: $1$lookahead\in_fifo_q$2420[71:0]$2428
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2333[71:0]$2427
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2332[71:0]$2426
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2417'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2396'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2382'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2331[71:0]$2350
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2330[71:0]$2349
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2331[71:0]$2344
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2330[71:0]$2343
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2331[71:0]$2341
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2330[71:0]$2340
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
     1/7: $0\rx_valid_fq[0:0]
     2/7: $0\rx_valid_rq[0:0]
     3/7: $0\reset_cnt_q[5:0]
     4/7: $0\rx_state_q[2:0]
     5/7: $0\nrzi_q[3:0]
     6/7: $0\stuffing_cnt_q[2:0]
     7/7: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1436'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1426'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1424'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1397'.
     1/1: $0\clk_cnt_q[1:0]

11.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\status_d' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\fifo_irq_d' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\cpu_wrdata' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\cpu_addr' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\cpu_rd' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\cpu_wr' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\app.\fifo_sel' from process `\app.$proc$../hdl/soc/app.v:87$978'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$967'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:362$1843' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:362$1844' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$1845.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$1845.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$1845.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$1846.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$1846.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$1846.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1847.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1847.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1847.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1847.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1848.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1848.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1848.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1848.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:432$1849' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:432$1850' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:441$1851' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:441$1852' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1853.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1853.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1853.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1853.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1854.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1854.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1854.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1854.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$1855.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$1855.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$1855.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$1856.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$1856.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$1856.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_dd' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2330' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2331' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1426'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.

11.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1245'.
  created $adff cell `$procdff$12528' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1238'.
  created $dff cell `$procdff$12529' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1234'.
  created $adff cell `$procdff$12530' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1227'.
  created $dff cell `$procdff$12531' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1224'.
  created $adff cell `$procdff$12532' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1221'.
  created $dff cell `$procdff$12533' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1218'.
  created $adff cell `$procdff$12534' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1215'.
  created $dff cell `$procdff$12535' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1213'.
  created $dff cell `$procdff$12536' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1211'.
  created $dff cell `$procdff$12537' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1207'.
  created $adff cell `$procdff$12538' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1200'.
  created $dff cell `$procdff$12539' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1196'.
  created $adff cell `$procdff$12540' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1189'.
  created $dff cell `$procdff$12541' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1186'.
  created $adff cell `$procdff$12542' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1183'.
  created $dff cell `$procdff$12543' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1180'.
  created $adff cell `$procdff$12544' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1177'.
  created $dff cell `$procdff$12545' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1175'.
  created $dff cell `$procdff$12546' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1173'.
  created $dff cell `$procdff$12547' with positive edge clock.
Creating register for signal `\soc.\up_cnt' using process `\soc.$proc$../hdl/soc/soc.v:86$998'.
  created $adff cell `$procdff$12548' with positive edge clock and negative level reset.
Creating register for signal `\soc.\usb_pu_q' using process `\soc.$proc$../hdl/soc/soc.v:86$998'.
  created $adff cell `$procdff$12549' with positive edge clock and negative level reset.
Creating register for signal `\soc.\sleep_sq' using process `\soc.$proc$../hdl/soc/soc.v:86$998'.
  created $adff cell `$procdff$12550' with positive edge clock and negative level reset.
Creating register for signal `\soc.\rstn_sync' using process `\soc.$proc$../hdl/soc/soc.v:72$996'.
  created $adff cell `$procdff$12551' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/soc/app.v:67$976'.
  created $adff cell `$procdff$12552' with positive edge clock and negative level reset.
Creating register for signal `\app.\status_q' using process `\app.$proc$../hdl/soc/app.v:67$976'.
  created $adff cell `$procdff$12553' with positive edge clock and negative level reset.
Creating register for signal `\app.\fifo_irq_q' using process `\app.$proc$../hdl/soc/app.v:67$976'.
  created $adff cell `$procdff$12554' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/soc/app.v:41$970'.
  created $adff cell `$procdff$12555' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
  created $adff cell `$procdff$12556' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
  created $adff cell `$procdff$12557' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
  created $adff cell `$procdff$12558' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
  created $adff cell `$procdff$12559' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
  created $adff cell `$procdff$12560' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
  created $adff cell `$procdff$12561' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
  created $adff cell `$procdff$12562' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
  created $adff cell `$procdff$12563' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
  created $adff cell `$procdff$12564' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2318'.
  created $adff cell `$procdff$12565' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12566' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12567' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12568' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12569' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12570' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12571' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12572' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12573' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12574' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
  created $adff cell `$procdff$12575' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
  created $adff cell `$procdff$12576' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
  created $adff cell `$procdff$12577' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
  created $adff cell `$procdff$12578' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12579' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12580' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12581' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12582' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12583' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12584' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12585' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12586' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12587' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12588' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
  created $adff cell `$procdff$12589' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2460'.
  created $adff cell `$procdff$12590' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2460'.
  created $adff cell `$procdff$12591' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12592' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12593' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_in_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12594' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12595' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2332' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12596' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2333' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12597' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$lookahead\in_fifo_q$2420' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
  created $adff cell `$procdff$12598' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2417'.
  created $adff cell `$procdff$12599' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
  created $adff cell `$procdff$12600' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_full_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
  created $adff cell `$procdff$12601' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_out_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
  created $adff cell `$procdff$12602' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
  created $adff cell `$procdff$12603' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
  created $adff cell `$procdff$12604' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2396'.
  created $adff cell `$procdff$12605' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2382'.
  created $adff cell `$procdff$12606' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2382'.
  created $adff cell `$procdff$12607' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
  created $adff cell `$procdff$12608' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_req_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
  created $adff cell `$procdff$12609' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
  created $adff cell `$procdff$12610' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
  created $adff cell `$procdff$12611' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
  created $adff cell `$procdff$12612' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
  created $adff cell `$procdff$12613' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
  created $adff cell `$procdff$12614' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
  created $adff cell `$procdff$12615' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12616' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12617' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12618' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12619' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\reset_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12620' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12621' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
  created $adff cell `$procdff$12622' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1436'.
  created $adff cell `$procdff$12623' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1424'.
  created $adff cell `$procdff$12624' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1424'.
  created $adff cell `$procdff$12625' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
  created $adff cell `$procdff$12626' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
  created $adff cell `$procdff$12627' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
  created $adff cell `$procdff$12628' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
  created $adff cell `$procdff$12629' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
  created $adff cell `$procdff$12630' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
  created $adff cell `$procdff$12631' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1397'.
  created $adff cell `$procdff$12632' with positive edge clock and negative level reset.

11.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1248'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1245'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1245'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1244'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1238'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1238'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1237'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1234'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1234'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1227'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1227'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1226'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1224'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1223'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1221'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1221'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1218'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1215'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1215'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1213'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1213'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1212'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1211'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1207'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1207'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1206'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1200'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1200'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1199'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1196'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1196'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1189'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1189'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1188'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1186'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1183'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1183'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1180'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1177'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1177'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1176'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1175'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1175'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1173'.
Found and cleaned up 3 empty switches in `\soc.$proc$../hdl/soc/soc.v:86$998'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:86$998'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:72$996'.
Found and cleaned up 8 empty switches in `\app.$proc$../hdl/soc/app.v:87$978'.
Removing empty process `app.$proc$../hdl/soc/app.v:87$978'.
Removing empty process `app.$proc$../hdl/soc/app.v:67$976'.
Removing empty process `app.$proc$../hdl/soc/app.v:41$970'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$967'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:104$967'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:79$952'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:50$943'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2318'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1883'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1881'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1868'.
Found and cleaned up 104 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2471'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2469'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2460'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2460'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2421'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2417'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2401'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2396'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2382'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2382'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2366'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2336'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2334'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1469'.
Found and cleaned up 5 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1459'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1436'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1436'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1426'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1426'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1424'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1409'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1407'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1397'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1397'.
Cleaned up 288 empty switches.

11.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~4 debug messages>
Optimizing module app.
<suppressed ~2 debug messages>
Optimizing module fifo_if.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~156 debug messages>
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
<suppressed ~58 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~22 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~24 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 469 unused cells and 3351 unused wires.
<suppressed ~481 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~2715 debug messages>
Removed a total of 905 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11314: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11317: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2890: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2887: \u_app.u_fifo_if.in_valid_q -> 1'0
      Replacing known input bits on port B of cell $procmux$2723: \up_cnt -> { 1'1 \up_cnt [19:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7128.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7131.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7131.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7131.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7131.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7154.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7157.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7157.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7157.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7157.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7171.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7180.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7180.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7180.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7180.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7194.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7203.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7203.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7203.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7203.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7217.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7239.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8427.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8453.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8480.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9523.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10609.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4401.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10647.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4844.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10705.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10719.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5406.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5423.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5423.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5456.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5629.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11855.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12490.
Removed 1500 multiplexer ports.
<suppressed ~165 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2851: $auto$opt_reduce.cc:134:opt_mux$12636
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2822: $auto$opt_reduce.cc:134:opt_mux$12638
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5348: $auto$opt_reduce.cc:134:opt_mux$12640
    New ctrl vector for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7416: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8159: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7135_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7134_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6382: $auto$opt_reduce.cc:134:opt_mux$12642
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6398: $auto$opt_reduce.cc:134:opt_mux$12644
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6490: { $flatten\u_usb_cdc.\u_sie.$procmux$3284_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1873_Y $auto$opt_reduce.cc:134:opt_mux$12646 $flatten\u_usb_cdc.\u_sie.$procmux$3008_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2834: $auto$opt_reduce.cc:134:opt_mux$12648
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12069: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11511_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1451_Y $auto$opt_reduce.cc:134:opt_mux$12650 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2839: { $flatten\u_app.$procmux$2820_CMP $flatten\u_app.$procmux$2817_CMP $auto$opt_reduce.cc:134:opt_mux$12652 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3282: $auto$opt_reduce.cc:134:opt_mux$12654
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12432: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP $auto$opt_reduce.cc:134:opt_mux$12656 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12472: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP $auto$opt_reduce.cc:134:opt_mux$12658 }
  Optimizing cells in module \soc.
Performed a total of 14 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 2437 unused wires.
<suppressed ~3 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~176 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10367: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10336_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10295_CMP $auto$opt_reduce.cc:134:opt_mux$12662 $auto$opt_reduce.cc:134:opt_mux$12660 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10105_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8139: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8199: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8587: $auto$opt_reduce.cc:134:opt_mux$12664
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8826: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y $auto$opt_reduce.cc:134:opt_mux$12668 $auto$opt_reduce.cc:134:opt_mux$12666 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073: $auto$opt_reduce.cc:134:opt_mux$12670
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9305: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2674_Y $auto$opt_reduce.cc:134:opt_mux$12672 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9578: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9429_CMP $auto$opt_reduce.cc:134:opt_mux$12674 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9951: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2674_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2672_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2676_Y $auto$opt_reduce.cc:134:opt_mux$12676 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5753: { $flatten\u_usb_cdc.\u_sie.$procmux$5426_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5425_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12456: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1386_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP $auto$opt_reduce.cc:134:opt_mux$12678 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12472: { $auto$opt_reduce.cc:134:opt_mux$12680 $auto$opt_reduce.cc:134:opt_mux$12656 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12669: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7135_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7134_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2676_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2674_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2672_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12671: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7135_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7134_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2676_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2672_Y }
  Optimizing cells in module \soc.
Performed a total of 15 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~176 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc.u_app.status_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc.u_app.u_fifo_if.addr_q.
Found FSM state register soc.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.u_fifo_if.addr_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_app.\u_fifo_if.$procdff$12556
  root of input selection tree: $flatten\u_app.\u_fifo_if.$0\addr_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$956_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12652
  found ctrl input: $flatten\u_app.$procmux$2817_CMP
  found ctrl input: $flatten\u_app.$procmux$2820_CMP
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2864_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2865_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2866_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12652 $flatten\u_app.$procmux$2817_CMP $flatten\u_app.$procmux$2820_CMP $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$956_Y }
  ctrl outputs: { $flatten\u_app.\u_fifo_if.$procmux$2866_CMP $flatten\u_app.\u_fifo_if.$procmux$2865_CMP $flatten\u_app.\u_fifo_if.$procmux$2864_CMP $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'00000
  transition:       2'00 4'0001 ->       2'00 5'00000
  transition:       2'00 4'--11 ->       2'10 5'00010
  transition:       2'00 4'-1-1 ->       2'11 5'00011
  transition:       2'00 4'1--1 ->       2'01 5'00001
  transition:       2'10 4'---0 ->       2'10 5'01010
  transition:       2'10 4'0001 ->       2'00 5'01000
  transition:       2'10 4'--11 ->       2'10 5'01010
  transition:       2'10 4'-1-1 ->       2'11 5'01011
  transition:       2'10 4'1--1 ->       2'01 5'01001
  transition:       2'01 4'---0 ->       2'01 5'10001
  transition:       2'01 4'0001 ->       2'00 5'10000
  transition:       2'01 4'--11 ->       2'10 5'10010
  transition:       2'01 4'-1-1 ->       2'11 5'10011
  transition:       2'01 4'1--1 ->       2'01 5'10001
  transition:       2'11 4'---0 ->       2'11 5'00111
  transition:       2'11 4'0001 ->       2'00 5'00100
  transition:       2'11 4'--11 ->       2'10 5'00110
  transition:       2'11 4'-1-1 ->       2'11 5'00111
  transition:       2'11 4'1--1 ->       2'01 5'00101
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12611
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2348_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2347_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2348_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2347_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12580
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10804_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2641_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2655_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2659_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2657_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2638_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2632_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2633_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2635_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2473_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2473_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10785_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10804_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2466_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2659_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2657_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2655_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2641_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2638_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2635_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2633_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2632_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10804_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10785_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2473_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2466_Y }
  transition:      3'000 18'--------------0--- ->      3'000 9'100010000
  transition:      3'000 18'00------------1--- ->      3'000 9'100010000
  transition:      3'000 18'10------------1--- ->      3'010 9'100010100
  transition:      3'000 18'-1------------1--- ->      3'000 9'100010000
  transition:      3'100 18'--------------0--- ->      3'100 9'001011000
  transition:      3'100 18'00------------1--- ->      3'000 9'001010000
  transition:      3'100 18'10------------1--- ->      3'010 9'001010100
  transition:      3'100 18'-1------------1--- ->      3'000 9'001010000
  transition:      3'010 18'--------------0--- ->      3'010 9'000110100
  transition:      3'010 18'00----------0-1--0 ->      3'001 9'000110010
  transition:      3'010 18'00--------001-10-0 ->      3'011 9'000110110
  transition:      3'010 18'00--------101-10-0 ->      3'100 9'000111000
  transition:      3'010 18'00---------01-11-0 ->      3'011 9'000110110
  transition:      3'010 18'00---------11-1--0 ->      3'001 9'000110010
  transition:      3'010 18'00------------1--1 ->      3'010 9'000110100
  transition:      3'010 18'10------------1--- ->      3'010 9'000110100
  transition:      3'010 18'-1------------1--- ->      3'000 9'000110000
  transition:      3'001 18'--------------0--- ->      3'001 9'000000011
  transition:      3'001 18'00------------1--- ->      3'001 9'000000011
  transition:      3'001 18'10------------1--- ->      3'010 9'000000101
  transition:      3'001 18'-1------------1--- ->      3'001 9'000000011
  transition:      3'011 18'--------------0--- ->      3'011 9'010010110
  transition:      3'011 18'00------------1000 ->      3'100 9'010011000
  transition:      3'011 18'00------------1001 ->      3'011 9'010010110
  transition:      3'011 18'00------------101- ->      3'001 9'010010010
  transition:      3'011 18'00-00---0----011-0 ->      3'011 9'010010110
  transition:      3'011 18'00-00---0----011-1 ->      3'001 9'010010010
  transition:      3'011 18'00-00---1----0110- ->      3'100 9'010011000
  transition:      3'011 18'00-00---1----0111- ->      3'001 9'010010010
  transition:      3'011 18'00-------0---111-0 ->      3'011 9'010010110
  transition:      3'011 18'00-------0---111-1 ->      3'001 9'010010010
  transition:      3'011 18'00-------1---1110- ->      3'100 9'010011000
  transition:      3'011 18'00-------1---1111- ->      3'001 9'010010010
  transition:      3'011 18'00-1-000------11-- ->      3'001 9'010010010
  transition:      3'011 18'00-1-100------11-0 ->      3'011 9'010010110
  transition:      3'011 18'00-1-100------11-1 ->      3'001 9'010010010
  transition:      3'011 18'00-1--10------11-0 ->      3'011 9'010010110
  transition:      3'011 18'00-1--10------11-1 ->      3'001 9'010010010
  transition:      3'011 18'00-1---1------110- ->      3'100 9'010011000
  transition:      3'011 18'00-1---1------111- ->      3'001 9'010010010
  transition:      3'011 18'00--10-0------11-- ->      3'001 9'010010010
  transition:      3'011 18'00--11-0------11-0 ->      3'011 9'010010110
  transition:      3'011 18'00--11-0------11-1 ->      3'001 9'010010010
  transition:      3'011 18'00--1--1------110- ->      3'100 9'010011000
  transition:      3'011 18'00--1--1------111- ->      3'001 9'010010010
  transition:      3'011 18'10------------1--- ->      3'010 9'010010100
  transition:      3'011 18'-1------------1--- ->      3'000 9'010010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$12567
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5998_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3008_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3128_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1873_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3284_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1871_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3285_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1870_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5971_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2254_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2240_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2245_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2159_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2080_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2081_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2082_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2083_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$1992_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5425_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5426_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$2007_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1870_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1871_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1873_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3008_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3128_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3284_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3285_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5971_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5998_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6399_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6403_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5426_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5425_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2254_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2245_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2240_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2159_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2083_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2082_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2081_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2080_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$2007_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$1992_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6403_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6399_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5998_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5971_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3285_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3284_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3128_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3008_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1873_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1871_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1870_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12619
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1449_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1451_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11511_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11936_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12060_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1452_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1473_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1467_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1488_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1489_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1476_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1484_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1447_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1475_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1479_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1472_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12060_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11936_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11511_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1451_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1449_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1447_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1452_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1467_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1472_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1473_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1475_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1476_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1479_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1484_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1488_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1489_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1449_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1451_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11511_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11936_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12060_CMP }
  transition:      3'000 12'0----------- ->      3'000 8'00000001
  transition:      3'000 12'1---0------- ->      3'000 8'00000001
  transition:      3'000 12'1---1------- ->      3'001 8'00001001
  transition:      3'100 12'0----------- ->      3'100 8'10100000
  transition:      3'100 12'1----------- ->      3'000 8'10000000
  transition:      3'010 12'0----------- ->      3'010 8'00010100
  transition:      3'010 12'1--0-0----00 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-0--01 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-1--01 ->      3'100 8'00100100
  transition:      3'010 12'1--0-0----1- ->      3'100 8'00100100
  transition:      3'010 12'10-1-0---0-- ->      3'100 8'00100100
  transition:      3'010 12'11-1-0---0-- ->      3'010 8'00010100
  transition:      3'010 12'1--1-0---1-- ->      3'011 8'00011100
  transition:      3'010 12'1----1------ ->      3'100 8'00100100
  transition:      3'001 12'0----------- ->      3'001 8'00001010
  transition:      3'001 12'1-----00---- ->      3'001 8'00001010
  transition:      3'001 12'1-----010--- ->      3'000 8'00000010
  transition:      3'001 12'1-----011--- ->      3'010 8'00010010
  transition:      3'001 12'1-----1----- ->      3'000 8'00000010
  transition:      3'011 12'0----------- ->      3'011 8'01011000
  transition:      3'011 12'1-0--------- ->      3'100 8'01100000
  transition:      3'011 12'1-1--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12626
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1410_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1388_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1386_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1418_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1386_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1388_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1410_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1418_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1386_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1388_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260_CMP }
  transition:       2'00 4'-0-- ->       2'00 6'100000
  transition:       2'00 4'010- ->       2'00 6'100000
  transition:       2'00 4'110- ->       2'01 6'100100
  transition:       2'00 4'-11- ->       2'00 6'100000
  transition:       2'10 4'-0-- ->       2'10 6'001010
  transition:       2'10 4'-100 ->       2'10 6'001010
  transition:       2'10 4'0101 ->       2'11 6'001110
  transition:       2'10 4'1101 ->       2'10 6'001010
  transition:       2'10 4'-11- ->       2'10 6'001010
  transition:       2'01 4'-0-- ->       2'01 6'000101
  transition:       2'01 4'-100 ->       2'01 6'000101
  transition:       2'01 4'0101 ->       2'00 6'000001
  transition:       2'01 4'1101 ->       2'10 6'001001
  transition:       2'01 4'-11- ->       2'01 6'000101
  transition:       2'11 4'-0-- ->       2'11 6'011100
  transition:       2'11 4'-100 ->       2'11 6'011100
  transition:       2'11 4'-101 ->       2'00 6'010000
  transition:       2'11 4'-11- ->       2'11 6'011100

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12718' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12711' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12697' from module `\soc'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12689' from module `\soc'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12686' from module `\soc'.
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$12681' from module `\soc'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 112 unused cells and 112 unused wires.
<suppressed ~118 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$12681' from module `\soc'.
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12686' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12689' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2473_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12697' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5971_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12711' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12718' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.u_fifo_if.addr_q$12681' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12686' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12689' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12697' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12711' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12718' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.u_fifo_if.addr_q$12681' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_fifo_if.addr_q$12681 (\u_app.u_fifo_if.addr_q):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$956_Y
    1: $flatten\u_app.$procmux$2820_CMP
    2: $flatten\u_app.$procmux$2817_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$12652

  Output signals:
    0: $flatten\u_app.\u_fifo_if.$procmux$2864_CMP
    1: $flatten\u_app.\u_fifo_if.$procmux$2865_CMP
    2: $flatten\u_app.\u_fifo_if.$procmux$2866_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'000
      1:     0 4'0001   ->     0 3'000
      2:     0 4'--11   ->     1 3'000
      3:     0 4'1--1   ->     2 3'000
      4:     0 4'-1-1   ->     3 3'000
      5:     1 4'0001   ->     0 3'010
      6:     1 4'---0   ->     1 3'010
      7:     1 4'--11   ->     1 3'010
      8:     1 4'1--1   ->     2 3'010
      9:     1 4'-1-1   ->     3 3'010
     10:     2 4'0001   ->     0 3'100
     11:     2 4'--11   ->     1 3'100
     12:     2 4'---0   ->     2 3'100
     13:     2 4'1--1   ->     2 3'100
     14:     2 4'-1-1   ->     3 3'100
     15:     3 4'0001   ->     0 3'001
     16:     3 4'--11   ->     1 3'001
     17:     3 4'1--1   ->     2 3'001
     18:     3 4'---0   ->     3 3'001
     19:     3 4'-1-1   ->     3 3'001

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12686' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12686 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2348_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2347_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12689' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$12689 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   17
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2632_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2633_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2635_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2638_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2641_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2655_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2657_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2659_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP
   15: \u_usb_cdc.u_sie.out_err_q
   16: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2466_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10785_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10804_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 17'-------------0---   ->     0 4'0000
      1:     0 17'00-----------1---   ->     0 4'0000
      2:     0 17'-1-----------1---   ->     0 4'0000
      3:     0 17'10-----------1---   ->     2 4'0000
      4:     1 17'00-----------1---   ->     0 4'0100
      5:     1 17'-1-----------1---   ->     0 4'0100
      6:     1 17'-------------0---   ->     1 4'0100
      7:     1 17'10-----------1---   ->     2 4'0100
      8:     2 17'-1-----------1---   ->     0 4'0010
      9:     2 17'00-------101-10-0   ->     1 4'0010
     10:     2 17'00-----------1--1   ->     2 4'0010
     11:     2 17'-------------0---   ->     2 4'0010
     12:     2 17'10-----------1---   ->     2 4'0010
     13:     2 17'00---------0-1--0   ->     3 4'0010
     14:     2 17'00--------11-1--0   ->     3 4'0010
     15:     2 17'00-------001-10-0   ->     4 4'0010
     16:     2 17'00--------01-11-0   ->     4 4'0010
     17:     3 17'10-----------1---   ->     2 4'0001
     18:     3 17'-------------0---   ->     3 4'0001
     19:     3 17'00-----------1---   ->     3 4'0001
     20:     3 17'-1-----------1---   ->     3 4'0001
     21:     4 17'-1-----------1---   ->     0 4'1000
     22:     4 17'00-----------1000   ->     1 4'1000
     23:     4 17'0000---1----0110-   ->     1 4'1000
     24:     4 17'00------1---1110-   ->     1 4'1000
     25:     4 17'00-1--1------110-   ->     1 4'1000
     26:     4 17'001---1------110-   ->     1 4'1000
     27:     4 17'10-----------1---   ->     2 4'1000
     28:     4 17'0000---0----011-1   ->     3 4'1000
     29:     4 17'00------0---111-1   ->     3 4'1000
     30:     4 17'001-100------11-1   ->     3 4'1000
     31:     4 17'001--10------11-1   ->     3 4'1000
     32:     4 17'00-11-0------11-1   ->     3 4'1000
     33:     4 17'00-----------101-   ->     3 4'1000
     34:     4 17'0000---1----0111-   ->     3 4'1000
     35:     4 17'00------1---1111-   ->     3 4'1000
     36:     4 17'00-1--1------111-   ->     3 4'1000
     37:     4 17'001---1------111-   ->     3 4'1000
     38:     4 17'001-000------11--   ->     3 4'1000
     39:     4 17'00-10-0------11--   ->     3 4'1000
     40:     4 17'0000---0----011-0   ->     4 4'1000
     41:     4 17'00------0---111-0   ->     4 4'1000
     42:     4 17'001-100------11-0   ->     4 4'1000
     43:     4 17'001--10------11-0   ->     4 4'1000
     44:     4 17'00-11-0------11-0   ->     4 4'1000
     45:     4 17'00-----------1001   ->     4 4'1000
     46:     4 17'-------------0---   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12697' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$12697 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$1992_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$2007_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2080_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2081_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2082_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2083_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2159_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2240_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2245_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2254_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5425_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5426_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1870_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1871_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1873_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3008_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3128_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3284_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3285_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5998_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6399_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6403_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12711' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12711 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   12
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1489_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1488_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1484_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1479_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1476_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1475_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1473_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1472_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1467_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1452_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1447_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12060_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11936_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11511_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1451_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1449_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'1---0-------   ->     0 5'00001
      1:     0 12'0-----------   ->     0 5'00001
      2:     0 12'1---1-------   ->     3 5'00001
      3:     1 12'1-----------   ->     0 5'10000
      4:     1 12'0-----------   ->     1 5'10000
      5:     2 12'1--0-0-1--01   ->     1 5'00100
      6:     2 12'1--0-0----1-   ->     1 5'00100
      7:     2 12'10-1-0---0--   ->     1 5'00100
      8:     2 12'1----1------   ->     1 5'00100
      9:     2 12'1--0-0----00   ->     2 5'00100
     10:     2 12'1--0-0-0--01   ->     2 5'00100
     11:     2 12'11-1-0---0--   ->     2 5'00100
     12:     2 12'0-----------   ->     2 5'00100
     13:     2 12'1--1-0---1--   ->     4 5'00100
     14:     3 12'1-----010---   ->     0 5'00010
     15:     3 12'1-----1-----   ->     0 5'00010
     16:     3 12'1-----011---   ->     2 5'00010
     17:     3 12'1-----00----   ->     3 5'00010
     18:     3 12'0-----------   ->     3 5'00010
     19:     4 12'1-1---------   ->     0 5'01000
     20:     4 12'1-0---------   ->     1 5'01000
     21:     4 12'0-----------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12718' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12718 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1418_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1410_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1388_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1386_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'1000
      1:     0 4'-11-   ->     0 4'1000
      2:     0 4'-0--   ->     0 4'1000
      3:     0 4'110-   ->     2 4'1000
      4:     1 4'-100   ->     1 4'0010
      5:     1 4'1101   ->     1 4'0010
      6:     1 4'-11-   ->     1 4'0010
      7:     1 4'-0--   ->     1 4'0010
      8:     1 4'0101   ->     3 4'0010
      9:     2 4'0101   ->     0 4'0001
     10:     2 4'1101   ->     1 4'0001
     11:     2 4'-100   ->     2 4'0001
     12:     2 4'-11-   ->     2 4'0001
     13:     2 4'-0--   ->     2 4'0001
     14:     3 4'-101   ->     0 4'0100
     15:     3 4'-100   ->     3 4'0100
     16:     3 4'-11-   ->     3 4'0100
     17:     3 4'-0--   ->     3 4'0100

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.u_fifo_if.addr_q$12681' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12686' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12689' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12697' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12711' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12718' from module `\soc'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~35 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~166 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$12549 ($adff) from module soc (D = 1'1, Q = \usb_pu_q).
Adding EN signal on $procdff$12548 ($adff) from module soc (D = $0\up_cnt[20:0] [19:0], Q = \up_cnt [19:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12631 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12630 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12629 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12628 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12627 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12622 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12094_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12621 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:188$1480_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12620 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12107_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12618 ($adff) from module soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12617 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12616 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12578 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12577 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12576 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12575 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12574 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12574 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13381 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12573 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12573 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13406 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12572 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12570 ($adff) from module soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12569 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12568 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12566 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12589 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12588 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12587 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\dev_state_dd[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12586 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12585 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\req_d[3:0], Q = \u_usb_cdc.u_ctrl_endp.req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12584 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12583 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12582 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12581 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12579 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12615 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12614 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12613 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12612 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2360_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12610 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12607 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11293_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12606 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12604 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11257_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12602 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12601 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2409_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12600 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11277_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12595 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11219_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12594 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12593 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11242_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12592 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2455_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12590 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12562 ($adff) from module soc (D = \u_app.u_fifo_if.data_i, Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12558 ($adff) from module soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12557 ($adff) from module soc (D = \u_app.u_fifo_if.out_data_i, Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.$procdff$12553 ($adff) from module soc (D = \u_app.status_d, Q = \u_app.status_q).
Adding EN signal on $flatten\u_app.$procdff$12552 ($adff) from module soc (D = \u_app.data_d, Q = \u_app.data_q).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 133 unused cells and 219 unused wires.
<suppressed ~153 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~18 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell soc.$add$../hdl/soc/soc.v:96$1002 ($add).
Removed top 11 bits (of 32) from port Y of cell soc.$add$../hdl/soc/soc.v:96$1002 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_app.\u_fifo_if.$eq$../../common/hdl/fifo_if.v:63$950 ($eq).
Removed cell soc.$flatten\u_app.\u_fifo_if.$procmux$2869 ($mux).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12942 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2820_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2817_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2816_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2814_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2808_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2805 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2791 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2758_CMP0 ($eq).
Removed cell soc.$flatten\u_app.$procmux$2749 ($mux).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2739 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2731 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:134$994 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$993 ($add).
Removed top 24 bits (of 32) from port Y of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$993 ($add).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:132$991 ($le).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:132$990 ($ge).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$xor$../hdl/soc/app.v:131$989 ($xor).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:130$986 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:130$985 ($ge).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:129$983 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:129$982 ($ge).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:65$972 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12825 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12761 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12834 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12955 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12959 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12777 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13341 ($ne).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12975 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13027 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12983 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12987 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13036 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13337 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12991 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13049 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13053 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13058 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13001 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13062 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13066 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12971 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13018 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12770 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12967 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12963 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12979 ($eq).
Removed top 5 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13335 ($ne).
Removed top 3 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13512 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13546 ($ne).
Removed top 6 bits (of 9) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13584 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13603 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13622 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13646 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13668 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13672 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13701 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13703 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13710 ($ne).
Removed top 4 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13094 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13098 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13114 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13127 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13132 ($eq).
Removed top 4 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13358 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13250 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13303 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13373 ($ne).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13386 ($ne).
Removed top 1 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13390 ($ne).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13392 ($ne).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13394 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13415 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13417 ($ne).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12805 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12809 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12817 ($eq).
Removed top 4 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12813 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12733 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12821 ($eq).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2353 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2354 ($and).
Removed top 64 bits (of 72) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2357 ($shl).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2357 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2362 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2362 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2365 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2387 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2387 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392 ($sub).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2400 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2404 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2404 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2414 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2414 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:327$2415 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2433 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2433 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2448 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2449 ($and).
Removed top 64 bits (of 72) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2452 ($shl).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2452 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2457 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2457 ($add).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11217 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11229 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11231 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11233 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11255 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11264 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11266 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11268 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11306 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11370 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12938 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11436 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2476 ($add).
Removed top 25 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2476 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:350$2502 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2505 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2506 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2508 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2510 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12934 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:393$2525 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2535 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2546 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:527$2602 ($ne).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:544$2608 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2620 ($gt).
Removed top 3 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2632 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2638 ($eq).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2645 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2652 ($shiftx).
Removed top 6 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2655 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2657 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2672 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2674 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6822 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6921 ($mux).
Removed top 1 bits (of 2) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6940 ($mux).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12930 ($eq).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7507 ($mux).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12926 ($eq).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7605 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7714 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7888 ($mux).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12922 ($eq).
Removed top 6 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12918 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8451 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8478 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8587 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8638 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8803 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9103 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9248 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9280 ($mux).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9423 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9429_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9639 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9671 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9732 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9857 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9890 ($mux).
Removed top 4 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12914 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10070 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10255_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10295_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10509_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10510_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10511_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10513_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12905 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1879 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1879 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:349$2003 ($eq).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:362$2019 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2023 ($and).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2042 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2046 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2050 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2054 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2058 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2062 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2066 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2070 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2074 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2078 ($xor).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2081 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6700 ($mux).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:432$2175 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2179 ($and).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6767 ($mux).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2190 ($shl).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6772 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6758 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:467$2237 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2248 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6703 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2287 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2287 ($add).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$2984 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3007 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3010 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3018 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3021 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3029 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3032 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3040 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3043 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3051 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3054 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3062 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3065 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3073 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3076 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12897 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3298 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3301 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3312 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3315 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3326 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3329 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3340 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3343 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3354 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3357 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3368 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3371 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3382 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3385 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3589 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3592 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3594 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3597 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3717 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12893 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3822 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3824 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3827 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3839 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3841 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3844 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3856 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3858 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3861 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3873 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3875 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3878 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3890 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3892 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3895 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3907 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3909 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3912 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3924 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3926 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3929 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3941 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3943 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3946 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4109 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4123 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4160 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4163 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4175 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4178 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4190 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4193 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4205 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4208 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4220 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4223 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4235 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4238 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4250 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4253 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4300 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4331 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12889 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4418 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4446 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4498 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4523 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4617 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4639 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4745 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4764 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4861 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4863 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4866 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4880 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4882 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4885 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4899 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4901 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4904 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4918 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4920 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4923 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4937 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4939 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4942 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4956 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4958 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4961 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4975 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4977 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4980 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4994 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4996 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4999 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5013 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5015 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5018 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5032 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5034 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5037 ($mux).
Removed top 2 bits (of 5) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5049 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5051 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5053 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5056 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5083 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5099 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12885 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5426_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12881 ($eq).
Removed top 4 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12877 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12873 ($eq).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6054 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12869 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12865 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12861 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11823 ($mux).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12857 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11775 ($mux).
Removed top 1 bits (of 9) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11758 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11665 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11630 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11611 ($mux).
Removed top 6 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12853 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11488 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1481 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1481 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1470 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1466 ($add).
Removed top 26 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1466 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1452 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12849 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:122$1443 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1442 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1442 ($add).
Removed top 3 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12845 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1415 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1415 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1412 ($sub).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1412 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1403 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1403 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:74$2298 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3700 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5913 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3547 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5839 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3418 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5627 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2193 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2193 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2193 ($or).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5475 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2024 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2024 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2024 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2190 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2192 ($and).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2192 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2192 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2021 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2023 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2023 ($and).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3587 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2180 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2180 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2180 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2177 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2179 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2179 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2022 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2022 ($not).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2016 ($shl).
Removed top 11 bits (of 32) from wire soc.$add$../hdl/soc/soc.v:96$1002_Y.
Removed top 1 bits (of 4) from wire soc.$flatten\u_app.$2\status_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_app.$4\status_d[3:0].
Removed top 24 bits (of 32) from wire soc.$flatten\u_app.$add$../hdl/soc/app.v:133$993_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2362_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2404_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2457_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2354_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2449_Y.
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$10\in_data[7:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$11\in_data[7:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$33\req_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$34\req_d[3:0].
Removed top 1 bits (of 2) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$6\dev_state_dd[1:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2037.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2287_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2023_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2179_Y.
Removed top 15 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:362$2018_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2022_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2016_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2021_Y.
Removed top 1 bits (of 9) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 26 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1466_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1481_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1415_Y.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 199 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~218 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc:
  creating $macc model for $add$../hdl/soc/soc.v:96$1002 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/soc/app.v:133$993 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2362 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2387 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2404 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2414 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2433 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2457 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2476 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1879 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2287 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1466 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1481 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1442 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1415 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1403 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1412 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1412.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1403.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1415.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1481.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1466.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2287.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1879.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2476.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2457.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2433.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2414.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2404.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2387.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2362.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/soc/app.v:133$993.
  creating $alu model for $macc $add$../hdl/soc/soc.v:96$1002.
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:129$982 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:130$985 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:132$990 ($ge): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:129$983 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:130$986 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:132$991 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2620 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:578$2624 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:578$2624: $auto$alumacc.cc:485:replace_alu$13762
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2620: $auto$alumacc.cc:485:replace_alu$13773
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:132$991: $auto$alumacc.cc:485:replace_alu$13778
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:130$986: $auto$alumacc.cc:485:replace_alu$13791
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:129$983: $auto$alumacc.cc:485:replace_alu$13804
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:132$990: $auto$alumacc.cc:485:replace_alu$13817
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:130$985: $auto$alumacc.cc:485:replace_alu$13826
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:129$982: $auto$alumacc.cc:485:replace_alu$13835
  creating $alu cell for $add$../hdl/soc/soc.v:96$1002: $auto$alumacc.cc:485:replace_alu$13844
  creating $alu cell for $flatten\u_app.$add$../hdl/soc/app.v:133$993: $auto$alumacc.cc:485:replace_alu$13847
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942: $auto$alumacc.cc:485:replace_alu$13850
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2362: $auto$alumacc.cc:485:replace_alu$13853
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2387: $auto$alumacc.cc:485:replace_alu$13856
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2404: $auto$alumacc.cc:485:replace_alu$13859
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2414: $auto$alumacc.cc:485:replace_alu$13862
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2433: $auto$alumacc.cc:485:replace_alu$13865
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2457: $auto$alumacc.cc:485:replace_alu$13868
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392: $auto$alumacc.cc:485:replace_alu$13871
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406: $auto$alumacc.cc:485:replace_alu$13874
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2476: $auto$alumacc.cc:485:replace_alu$13877
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1879: $auto$alumacc.cc:485:replace_alu$13880
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2287: $auto$alumacc.cc:485:replace_alu$13883
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1466: $auto$alumacc.cc:485:replace_alu$13886
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1481: $auto$alumacc.cc:485:replace_alu$13889
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1442: $auto$alumacc.cc:485:replace_alu$13892
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1415: $auto$alumacc.cc:485:replace_alu$13895
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1403: $auto$alumacc.cc:485:replace_alu$13898
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1412: $auto$alumacc.cc:485:replace_alu$13901
  created 28 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2811: { $flatten\u_app.$procmux$2820_CMP $flatten\u_app.$procmux$2808_CMP $flatten\u_app.$procmux$2817_CMP $flatten\u_app.$procmux$2816_CMP $flatten\u_app.$procmux$2814_CMP $flatten\u_app.$procmux$2742_CMP $auto$opt_reduce.cc:134:opt_mux$13905 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10508: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10465_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2655_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2638_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10513_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10510_CMP $auto$opt_reduce.cc:134:opt_mux$13907 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8826: { $auto$opt_reduce.cc:134:opt_mux$12668 $auto$opt_reduce.cc:134:opt_mux$13909 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9305: { $auto$opt_reduce.cc:134:opt_mux$12672 $auto$opt_reduce.cc:134:opt_mux$13911 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9951: { $auto$opt_reduce.cc:134:opt_mux$13913 $auto$opt_reduce.cc:134:opt_mux$12676 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12069: $auto$opt_reduce.cc:134:opt_mux$12650
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$13908: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2484_Y }
  Optimizing cells in module \soc.
Performed a total of 7 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6490: { $auto$opt_reduce.cc:134:opt_mux$12646 $auto$opt_reduce.cc:134:opt_mux$13915 }
  Optimizing cells in module \soc.
Performed a total of 1 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.16. Rerunning OPT passes. (Maybe there is more to do..)

11.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

11.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.21.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.23. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~185 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 104 unused wires.
<suppressed ~2 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$2805:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$13714 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$13714 [2] $auto$wreduce.cc:454:run$13714 [0] }
      New connections: $auto$wreduce.cc:454:run$13714 [1] = $auto$wreduce.cc:454:run$13714 [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2392_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2393_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2406_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2407_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10459:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1]
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [3:2] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [0] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8615:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9423:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$13725 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$13725 [1]
      New connections: $auto$wreduce.cc:454:run$13725 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3005:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [14] $auto$opt_expr.cc:205:group_cell_inputs$14015 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [1] $auto$opt_expr.cc:205:group_cell_inputs$14015 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14015 [14] $auto$opt_expr.cc:205:group_cell_inputs$14015 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14015 [13] $auto$opt_expr.cc:205:group_cell_inputs$14015 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14022 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [1] $auto$opt_expr.cc:205:group_cell_inputs$14022 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14015 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [15] $auto$opt_expr.cc:205:group_cell_inputs$14022 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [14] $auto$opt_expr.cc:205:group_cell_inputs$14022 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14015 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3016:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [14] $auto$opt_expr.cc:205:group_cell_inputs$14008 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [1] $auto$opt_expr.cc:205:group_cell_inputs$14008 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14008 [14] $auto$opt_expr.cc:205:group_cell_inputs$14008 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14008 [13] $auto$opt_expr.cc:205:group_cell_inputs$14008 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14015 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [1] $auto$opt_expr.cc:205:group_cell_inputs$14015 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14008 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [15] $auto$opt_expr.cc:205:group_cell_inputs$14015 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [14] $auto$opt_expr.cc:205:group_cell_inputs$14015 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2108 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14008 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [14] $auto$opt_expr.cc:205:group_cell_inputs$14001 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [1] $auto$opt_expr.cc:205:group_cell_inputs$14001 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14001 [14] $auto$opt_expr.cc:205:group_cell_inputs$14001 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14001 [13] $auto$opt_expr.cc:205:group_cell_inputs$14001 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14008 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [1] $auto$opt_expr.cc:205:group_cell_inputs$14008 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14001 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [15] $auto$opt_expr.cc:205:group_cell_inputs$14008 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [14] $auto$opt_expr.cc:205:group_cell_inputs$14008 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2104 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14001 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3038:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [14] $auto$opt_expr.cc:205:group_cell_inputs$13994 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [1] $auto$opt_expr.cc:205:group_cell_inputs$13994 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13994 [14] $auto$opt_expr.cc:205:group_cell_inputs$13994 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13994 [13] $auto$opt_expr.cc:205:group_cell_inputs$13994 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14001 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [1] $auto$opt_expr.cc:205:group_cell_inputs$14001 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13994 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [15] $auto$opt_expr.cc:205:group_cell_inputs$14001 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [14] $auto$opt_expr.cc:205:group_cell_inputs$14001 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2100 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13994 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3049:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [14] $auto$opt_expr.cc:205:group_cell_inputs$13987 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [1] $auto$opt_expr.cc:205:group_cell_inputs$13987 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13987 [14] $auto$opt_expr.cc:205:group_cell_inputs$13987 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13987 [13] $auto$opt_expr.cc:205:group_cell_inputs$13987 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13994 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [1] $auto$opt_expr.cc:205:group_cell_inputs$13994 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13987 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [15] $auto$opt_expr.cc:205:group_cell_inputs$13994 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [14] $auto$opt_expr.cc:205:group_cell_inputs$13994 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2096 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13987 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3060:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [14] $auto$opt_expr.cc:205:group_cell_inputs$13980 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [1] $auto$opt_expr.cc:205:group_cell_inputs$13980 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13980 [14] $auto$opt_expr.cc:205:group_cell_inputs$13980 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13980 [13] $auto$opt_expr.cc:205:group_cell_inputs$13980 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13987 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [1] $auto$opt_expr.cc:205:group_cell_inputs$13987 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13980 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [15] $auto$opt_expr.cc:205:group_cell_inputs$13987 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [14] $auto$opt_expr.cc:205:group_cell_inputs$13987 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2092 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13980 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3137:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3155:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3395:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3819:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [14] $auto$opt_expr.cc:205:group_cell_inputs$14022 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [1] $auto$opt_expr.cc:205:group_cell_inputs$14022 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14022 [14] $auto$opt_expr.cc:205:group_cell_inputs$14022 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14022 [13] $auto$opt_expr.cc:205:group_cell_inputs$14022 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1848.$result[15:0]$2153 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14022 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2116 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14022 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3938:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13973 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$13973 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13980 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [1] $auto$opt_expr.cc:205:group_cell_inputs$13980 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13973 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [15] $auto$opt_expr.cc:205:group_cell_inputs$13980 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [14] $auto$opt_expr.cc:205:group_cell_inputs$13980 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1847.$result[15:0]$2088 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4859:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13968 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073 [1] $auto$opt_expr.cc:205:group_cell_inputs$13968 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13968 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13968 [3] $auto$opt_expr.cc:205:group_cell_inputs$13968 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2077
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13968 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2077 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2077 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2077 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2077 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13968 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4878:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13963 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069 [1] $auto$opt_expr.cc:205:group_cell_inputs$13963 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13963 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13963 [3] $auto$opt_expr.cc:205:group_cell_inputs$13963 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073 [4] $auto$opt_expr.cc:205:group_cell_inputs$13968 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073 [1] $auto$opt_expr.cc:205:group_cell_inputs$13968 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13963 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13968 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073 [4] $auto$opt_expr.cc:205:group_cell_inputs$13968 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2073 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13963 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4897:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13958 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065 [1] $auto$opt_expr.cc:205:group_cell_inputs$13958 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13958 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13958 [3] $auto$opt_expr.cc:205:group_cell_inputs$13958 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069 [4] $auto$opt_expr.cc:205:group_cell_inputs$13963 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069 [1] $auto$opt_expr.cc:205:group_cell_inputs$13963 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13958 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13963 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069 [4] $auto$opt_expr.cc:205:group_cell_inputs$13963 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2069 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13958 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4916:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13953 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061 [1] $auto$opt_expr.cc:205:group_cell_inputs$13953 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13953 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13953 [3] $auto$opt_expr.cc:205:group_cell_inputs$13953 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065 [4] $auto$opt_expr.cc:205:group_cell_inputs$13958 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065 [1] $auto$opt_expr.cc:205:group_cell_inputs$13958 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13953 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13958 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065 [4] $auto$opt_expr.cc:205:group_cell_inputs$13958 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2065 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13953 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4935:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13948 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057 [1] $auto$opt_expr.cc:205:group_cell_inputs$13948 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13948 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13948 [3] $auto$opt_expr.cc:205:group_cell_inputs$13948 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061 [4] $auto$opt_expr.cc:205:group_cell_inputs$13953 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061 [1] $auto$opt_expr.cc:205:group_cell_inputs$13953 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13948 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13953 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061 [4] $auto$opt_expr.cc:205:group_cell_inputs$13953 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2061 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13948 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4954:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13943 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053 [1] $auto$opt_expr.cc:205:group_cell_inputs$13943 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13943 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13943 [3] $auto$opt_expr.cc:205:group_cell_inputs$13943 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057 [4] $auto$opt_expr.cc:205:group_cell_inputs$13948 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057 [1] $auto$opt_expr.cc:205:group_cell_inputs$13948 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13943 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13948 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057 [4] $auto$opt_expr.cc:205:group_cell_inputs$13948 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2057 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13943 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4973:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13938 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049 [1] $auto$opt_expr.cc:205:group_cell_inputs$13938 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13938 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13938 [3] $auto$opt_expr.cc:205:group_cell_inputs$13938 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053 [4] $auto$opt_expr.cc:205:group_cell_inputs$13943 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053 [1] $auto$opt_expr.cc:205:group_cell_inputs$13943 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13938 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13943 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053 [4] $auto$opt_expr.cc:205:group_cell_inputs$13943 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2053 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13938 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4992:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13933 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045 [1] $auto$opt_expr.cc:205:group_cell_inputs$13933 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13933 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13933 [3] $auto$opt_expr.cc:205:group_cell_inputs$13933 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049 [4] $auto$opt_expr.cc:205:group_cell_inputs$13938 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049 [1] $auto$opt_expr.cc:205:group_cell_inputs$13938 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13933 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13938 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049 [4] $auto$opt_expr.cc:205:group_cell_inputs$13938 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2049 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13933 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5011:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13928 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041 [1] $auto$opt_expr.cc:205:group_cell_inputs$13928 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13928 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13928 [3] $auto$opt_expr.cc:205:group_cell_inputs$13928 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045 [4] $auto$opt_expr.cc:205:group_cell_inputs$13933 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045 [1] $auto$opt_expr.cc:205:group_cell_inputs$13933 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13928 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13933 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045 [4] $auto$opt_expr.cc:205:group_cell_inputs$13933 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2045 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13928 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5030:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13923 [1] $auto$opt_expr.cc:205:group_cell_inputs$13923 [2] $auto$opt_expr.cc:205:group_cell_inputs$13923 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13923 [1] $auto$wreduce.cc:454:run$13735 [1] $auto$opt_expr.cc:205:group_cell_inputs$13923 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041 [4] $auto$opt_expr.cc:205:group_cell_inputs$13928 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041 [1] $auto$opt_expr.cc:205:group_cell_inputs$13928 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13923 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13735 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13928 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041 [4] $auto$opt_expr.cc:205:group_cell_inputs$13928 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1845.$result[4:0]$2041 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13923 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5049:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$13923 [1] $auto$wreduce.cc:454:run$13735 [1] $auto$opt_expr.cc:205:group_cell_inputs$13923 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$13923 [1:0]
      New connections: $auto$wreduce.cc:454:run$13735 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11758:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$13747 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$13747 [7]
      New connections: $auto$wreduce.cc:454:run$13747 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11837:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$13747 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$13747 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12126:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12194:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $procmux$2723:
      Old ports: A=21'011100000000000000000, B=21'1xxxxxxxxxxxxxxxxxxxx, Y=$procmux$2723_Y
      New ports: A=3'010, B=3'1xx, Y={ $procmux$2723_Y [20] $procmux$2723_Y [17] $procmux$2723_Y [0] }
      New connections: { $procmux$2723_Y [19:18] $procmux$2723_Y [16:1] } = { $procmux$2723_Y [17] $procmux$2723_Y [17] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] $procmux$2723_Y [0] }
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489:
      Old ports: A=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0], B=4'1111, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1:0]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [3:2] = { $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3188:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3203:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3487:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11837:
      Old ports: A=$auto$wreduce.cc:454:run$13747 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$13747 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3245:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3257:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \soc.
Performed a total of 40 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1667 debug messages>

11.31.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:a5cbfa32d505daf77252974250d9f2d1133a080f$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$231afaec00e6fad0c71d9f677e0405124d548ad2\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2183 debug messages>

11.31.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~904 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~13096 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~10674 debug messages>
Removed a total of 3558 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$14338 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [7], Q = \u_app.data_q [7]).
Adding EN signal on $auto$ff.cc:262:slice$14331 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [0], Q = \u_app.data_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$14332 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [1], Q = \u_app.data_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$14333 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [2], Q = \u_app.data_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$14334 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [3], Q = \u_app.data_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$14335 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [4], Q = \u_app.data_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$14337 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [6], Q = \u_app.data_q [6]).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3562 unused cells and 2340 unused wires.
<suppressed ~3563 debug messages>

11.32.5. Rerunning OPT passes. (Removed registers in this run.)

11.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~25 debug messages>

11.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

11.32.8. Executing OPT_DFF pass (perform DFF optimizations).

11.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

11.32.10. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13762.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13773.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13773.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13778.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13778.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13791.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13778.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13804.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13778.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13817.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13778.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13826.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13778.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13835.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13778.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13844.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13847.slice[0].carry: CO=\u_app.data_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13850.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13853.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13856.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13862.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13868.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13871.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13871.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13871.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13874.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13874.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13874.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13877.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13880.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13883.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13886.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13889.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13895.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13901.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~101 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 4 unused cells and 6 unused wires.
<suppressed ~5 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.33.12. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
No more expansions possible.
<suppressed ~465 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13844.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13847.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13850.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13853.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13856.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13862.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13868.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13871.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13871.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13874.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13874.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13877.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13880.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13883.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13886.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13889.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13895.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13901.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~776 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~1413 debug messages>
Removed a total of 471 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 3123 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.38.12. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\soc' to `<abc-temp-dir>/input.blif'..
Extracted 3753 gates and 4238 wires to a netlist network with 483 inputs and 446 outputs.

11.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     664.
ABC: Participating nodes from both networks       =    1479.
ABC: Participating nodes from the first network   =     665. (  63.45 % of nodes)
ABC: Participating nodes from the second network  =     814. (  77.67 % of nodes)
ABC: Node pairs (any polarity)                    =     665. (  63.45 % of names can be moved)
ABC: Node pairs (same polarity)                   =     564. (  53.82 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1047
ABC RESULTS:        internal signals:     3309
ABC RESULTS:           input signals:      483
ABC RESULTS:          output signals:      446
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 66 unused cells and 2269 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1117
  1-LUT               28
  2-LUT              226
  3-LUT              293
  4-LUT              570
  with \SB_CARRY    (#0)   58
  with \SB_CARRY    (#1)   59

Eliminating LUTs.
Number of LUTs:     1117
  1-LUT               28
  2-LUT              226
  3-LUT              293
  4-LUT              570
  with \SB_CARRY    (#0)   58
  with \SB_CARRY    (#1)   59

Combining LUTs.
Number of LUTs:     1075
  1-LUT               28
  2-LUT              178
  3-LUT              265
  4-LUT              604
  with \SB_CARRY    (#0)   58
  with \SB_CARRY    (#1)   59

Eliminated 0 LUTs.
Combined 42 LUTs.
<suppressed ~5879 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$d10cb35faae9bfa0f311f2e6a10e886539f3c915\$lut for cells of type $lut.
Using template $paramod$c1d0163992af1d98d819865b762f9ba4935877fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$086ff4b21b0d05cb8560d9fe7ecea75a1d995b17\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$5fdec1444119e1c56273c4ef5ae20b21e34c0e47\$lut for cells of type $lut.
Using template $paramod$d88ffaf23d603a65d43b275b580ed7a03db1186f\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$bbbd6bad2557c1ad00803bc2df077068304f362f\$lut for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$d2c1e6e00459c21f51c5415c673dc097555624cc\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$1b21b6ebf9cd1fc51cd0526156fd63c3c8c1491a\$lut for cells of type $lut.
Using template $paramod$3638804b5db16bf27d64582669326ad57bca4d0b\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$be578f647c952016ca2f65591de9ee6e9fe13b44\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$627a8109614c11f6e5d263ec03869552c905c175\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$1b24100b2fd4c673c0fb73caa29fa7c0e2a28808\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$6d857af5c9323c834b1067d81403e8c6878c00d7\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$20dcd9314eed520b3e0cea5805287f04a998fa12\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$9c2dece5be18da29d8c978059399d07b00f5921c\$lut for cells of type $lut.
Using template $paramod$834c4e678d55a2d8d648671fa29a5046863df970\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$a4058b430c463ad21b4d22b28785b4fbc0bd9842\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$9582f3b4a1760bbfad36eecf31850d7909dd9768\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$a642d9cfd5ba13532c60b90e27156eef10bdd135\$lut for cells of type $lut.
Using template $paramod$7e0f13b24331d86defd78f0927b4b3b8c2a44cba\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$05c75dd2931d013725205b7011ba869e2513f5f3\$lut for cells of type $lut.
Using template $paramod$114084964309d823f12697631bc0cd5c7a0bacb4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$da0d148cdeade3c798212107d3d80b366097404a\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$332fa40c56aff3007be704dee14bc36042d05721\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$013e6b6a4353b046ff7459503710c79f47324c2a\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$f29ab3f487c3ac7aad5e05e3e8df05ec3af78511\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$e02a44d1b8ea8e80281e41d398c0961f8ca3d11a\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$1e04fa3708d64040df722c8a3e8a40ef53bbb5a6\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$077697c0823fe82b6627463f707c928db07bbca8\$lut for cells of type $lut.
Using template $paramod$74ebd4b2765e93454b67170d97659ea69891a934\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$1b006f6294a954502e34ffd3347cb58c2cb14ad8\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$bb07aa4c6c95211b927837b9073769ffabb3aaa5\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3600 debug messages>
Removed 0 unused cells and 2381 unused wires.

11.45. Executing AUTONAME pass.
Renamed 29629 objects in module soc (70 iterations).
<suppressed ~2355 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \soc

11.46.2. Analyzing design hierarchy..
Top module:  \soc
Removed 0 unused modules.

11.47. Printing statistics.

=== soc ===

   Number of wires:                974
   Number of wire bits:           2949
   Number of public wires:         974
   Number of public wire bits:    2949
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1631
     SB_CARRY                      110
     SB_DFFER                      371
     SB_DFFES                        6
     SB_DFFR                        63
     SB_DFFS                         3
     SB_IO                           2
     SB_LUT4                      1075
     SB_PLL40_CORE                   1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: 4723338cfb, CPU: user 7.09s system 0.11s, MEM: 119.16 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 45x opt_expr (1 sec), 12% 27x opt_clean (1 sec), ...
