// Seed: 2657248528
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    output wand id_4,
    output tri0 id_5
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd59,
    parameter id_2  = 32'd73,
    parameter id_4  = 32'd13
) (
    output tri0  id_0,
    input  wand  id_1,
    output uwire _id_2
    , id_8,
    input  tri0  id_3,
    input  wor   _id_4,
    input  wand  id_5,
    output tri0  id_6
);
  logic [id_2 : 1 'h0] id_9 = id_3;
  always id_9 <= id_1;
  id_10 :
  assert property (@(posedge -1 or posedge id_8[1 : id_4]) -1)
  else;
  logic [7:0] id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire _id_12;
  wire [1 : -1] id_13;
  assign id_12 = id_10;
  wire id_14;
  ;
  assign id_10 = id_10 - 1'd0;
  wire id_15;
  assign id_11[1] = id_8;
  wire id_16 = 1;
  assign id_11 = id_12;
  logic [1 : id_12] id_17;
  ;
endmodule
