Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Mar 27 13:43:47 2025
| Host             : DESKTOP-EODFDLH running 64-bit major release  (build 9200)
| Command          : report_power -file PMCP_power_routed.rpt -pb PMCP_power_summary_routed.pb -rpx PMCP_power_routed.rpx
| Design           : PMCP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.283        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.185        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        3 |       --- |             --- |
| Slice Logic             |     0.073 |    15028 |       --- |             --- |
|   LUT as Logic          |     0.070 |     8909 |     63400 |           14.05 |
|   F7/F8 Muxes           |     0.002 |     1610 |     63400 |            2.54 |
|   Register              |    <0.001 |     3536 |    126800 |            2.79 |
|   CARRY4                |    <0.001 |       48 |     15850 |            0.30 |
|   BUFG                  |    <0.001 |        4 |        32 |           12.50 |
|   Others                |     0.000 |       34 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        4 |     19000 |            0.02 |
| Signals                 |     0.101 |     9676 |       --- |             --- |
| I/O                     |    <0.001 |        3 |       210 |            1.43 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.283 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.201 |       0.185 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| PMCP                  |     0.185 |
|   ALU_MW              |     0.002 |
|   IR_DE               |     0.008 |
|   IR_MW               |     0.001 |
|   PC                  |     0.001 |
|   PC_DE               |     0.002 |
|   PC_MW               |    <0.001 |
|   UART_Tx             |    <0.001 |
|     Tx_Baud_Counter   |    <0.001 |
|     Tx_Baud_Reg       |    <0.001 |
|     Tx_Bit_Counter    |    <0.001 |
|     Tx_Cont_Stat_Reg  |    <0.001 |
|     Tx_Data_Reg       |    <0.001 |
|     Tx_FIFO           |    <0.001 |
|     Tx_FIFO_Count_Reg |    <0.001 |
|     Tx_Shift_Reg      |    <0.001 |
|   WD_MW               |     0.049 |
|   control_DE          |     0.001 |
|   control_MW          |     0.028 |
|   data_memory         |     0.052 |
|   register_file       |     0.011 |
+-----------------------+-----------+


