// Seed: 465036601
module module_0 ();
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = -1;
  wire id_4, id_5;
  parameter id_6 = id_6;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  tri1 id_8 = id_6;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  wire id_5;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 = 1;
    end
  end
  wire id_6;
  wire id_7 = id_3;
endmodule
