-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity split_ip_Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of split_ip_Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_pp0_stg0_fsm_3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_st10_fsm_4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_43A : STD_LOGIC_VECTOR (10 downto 0) := "10000111010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_437 : STD_LOGIC_VECTOR (10 downto 0) := "10000110111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_438 : STD_LOGIC_VECTOR (11 downto 0) := "010000111000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_86E : STD_LOGIC_VECTOR (11 downto 0) := "100001101110";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_782 : STD_LOGIC_VECTOR (10 downto 0) := "11110000010";
    constant ap_const_lv12_780 : STD_LOGIC_VECTOR (11 downto 0) := "011110000000";
    constant ap_const_lv13_EFE : STD_LOGIC_VECTOR (12 downto 0) := "0111011111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_22 : BOOLEAN;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal exitcond_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2637 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2577 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2568 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal or_cond_i_reg_2664 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_027_0_i_reg_560 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_571_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_125 : BOOLEAN;
    signal OP2_V_0_0_1_cast_fu_583_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_0_1_cast_reg_2517 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal OP2_V_0_0_2_cast_fu_586_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_0_2_cast_reg_2524 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_1_cast_fu_589_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_1_cast_reg_2531 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_1_2_cast_fu_592_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_1_2_cast_reg_2538 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_2_cast_fu_595_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_cast_reg_2545 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_598_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_2552 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond1_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_150 : BOOLEAN;
    signal i_V_fu_611_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2563 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_not_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_not_reg_2572 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_2582 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_0_1_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_0_1_reg_2586 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_2590 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_s_fu_813_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_s_reg_2603 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_1_t_fu_845_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_1_t_reg_2608 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_2_t_fu_877_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_2_t_reg_2615 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_0_t_fu_913_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_0_t_reg_2622 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_3 : STD_LOGIC;
    signal ap_sig_180 : BOOLEAN;
    signal ap_sig_196 : BOOLEAN;
    signal ap_sig_206 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_2628_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2628_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_929_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_i_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1059_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_reg_2641 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_75_fu_1067_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_reg_2646 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_2646_pp0_iter1 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2651 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2651_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2668 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2674 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2680 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_2686 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2692 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2698 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2704 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2710 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2716 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1236_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_reg_2722 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1254_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_reg_2728 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2728_pp0_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_fu_1272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_2734 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1404_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_reg_2740 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_fu_1422_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_reg_2746 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2746_pp0_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_fu_1440_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_2752 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_1554_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_reg_2758 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_fu_1572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_reg_2764 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2764_pp0_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_fu_1590_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_2770 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2177_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_0_0_2_reg_2776 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_2_fu_1637_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_0_2_reg_2781 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2170_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp3_reg_2786 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2184_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_1_0_2_reg_2791 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_2_fu_1689_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_2_reg_2796 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2163_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp7_reg_2801 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2207_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_2_0_2_reg_2806 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_fu_1741_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_2_reg_2811 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2140_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp11_reg_2816 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_3_fu_1853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_2821 : STD_LOGIC_VECTOR (11 downto 0);
    signal isneg_reg_2826 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_reg_2832 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_1911_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_6_reg_2837 : STD_LOGIC_VECTOR (11 downto 0);
    signal isneg_1_reg_2842 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i5_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i5_reg_2848 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_52_fu_1969_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_52_reg_2853 : STD_LOGIC_VECTOR (11 downto 0);
    signal isneg_2_reg_2858 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i1_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i1_reg_2864 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_538 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_014_0_i_reg_549 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_4 : STD_LOGIC;
    signal ap_sig_444 : BOOLEAN;
    signal tmp_23_fu_1084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_1_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_1_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_1_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_1_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1141_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_2_1_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_1_1_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_2_1_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_1_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_1_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1309_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_1_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_1_1_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1487_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_1_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_1_1_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_2_1_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1347_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_2_1_1_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_629_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_014_0_i_cast_fu_601_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_663_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_669_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_703_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i424_i_fu_709_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_0_1_fu_729_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_0_2_fu_755_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_8_fu_723_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_789_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_793_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i423_i_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_785_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_797_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_805_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_751_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_823_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_819_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_829_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_837_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_777_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_855_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_851_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_861_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_869_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_781_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_887_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_fu_891_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_fu_883_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_897_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_905_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_fu_935_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_027_0_i_cast_fu_919_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_951_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_fu_961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_995_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_1001_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_cast_cast_fu_1013_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_2_fu_1023_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_cast_fu_957_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_2_cast_fu_1029_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_not_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_cast_fu_1009_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp_fu_1033_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp1_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cast_fu_1081_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_3_0_t_fu_1124_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_1129_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_1148_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1167_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1225_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1243_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1261_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_1297_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_1316_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_1335_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1393_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_1411_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1429_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1456_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1475_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1494_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_1543_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1561_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1579_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_0_0_cast_fu_1609_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_fu_1613_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2236_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_0_2_fu_1637_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_0_2_fu_1637_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_1_0_cast_fu_1661_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_fu_1665_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2199_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_2_fu_1689_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_1_2_fu_1689_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_2_0_cast_fu_1713_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_fu_1717_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2228_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_2_fu_1741_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_2_2_fu_1741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2214_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2191_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp1_cast_fu_1838_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp2_cast_fu_1841_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_0_2_fu_1844_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp3_cast_fu_1850_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_1867_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2221_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2155_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp5_cast_fu_1896_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp6_cast_fu_1899_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_1_2_fu_1902_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp7_cast_fu_1908_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_1925_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2244_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2147_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp9_cast_fu_1954_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp10_cast_fu_1957_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_2_2_fu_1960_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp11_cast_fu_1966_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_fu_1983_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_i_i_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2048_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_2035_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_i4_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i8_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i7_cast_fu_2083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_2070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_i1_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i16_cast_fu_2118_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_2105_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2140_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2140_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2140_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2147_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2147_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2155_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2155_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2163_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2163_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2163_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2170_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2170_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2170_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2177_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2177_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2184_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2184_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2191_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2199_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2199_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2207_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2214_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2214_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2221_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2228_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2228_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2236_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2244_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2244_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2140_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2140_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2147_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2155_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2163_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2163_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2170_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2170_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2177_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2184_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2191_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2199_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2207_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2214_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2221_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2228_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2236_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2244_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_2_fu_1637_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_2_fu_1689_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_2_fu_1741_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_1618 : BOOLEAN;
    signal ap_sig_1620 : BOOLEAN;
    signal ap_sig_1617 : BOOLEAN;
    signal ap_sig_1623 : BOOLEAN;

    component split_ip_mux_3to1_sel2_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component split_ip_mac_muladd_4ns_8ns_8ns_10_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component split_ip_mac_muladd_2s_8ns_10s_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component split_ip_mac_muladd_3s_8ns_10s_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component split_ip_mac_muladd_2s_8ns_9s_10_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component split_ip_mac_muladd_3ns_8ns_11s_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component split_ip_Filter2D_k_buf_0_val_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2668,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2674,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2680,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2686,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2692,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2698,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2704,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2710,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component split_ip_Filter2D_k_buf_0_val_3
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2716,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    split_ip_mux_3to1_sel2_8_1_U20 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_0_1_fu_250,
        din2 => right_border_buf_0_val_0_1_1_fu_254,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_25_fu_1129_p5);

    split_ip_mux_3to1_sel2_8_1_U21 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_1_1_fu_262,
        din2 => right_border_buf_0_val_1_1_1_fu_266,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_26_fu_1148_p5);

    split_ip_mux_3to1_sel2_8_1_U22 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_2_1_fu_274,
        din2 => right_border_buf_0_val_2_1_1_fu_278,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_27_fu_1167_p5);

    split_ip_mux_3to1_sel2_8_1_U23 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_1141_p3,
        din2 => col_buf_0_val_1_0_fu_1160_p3,
        din3 => col_buf_0_val_2_0_fu_1179_p3,
        din4 => row_assign_s_reg_2603,
        dout => tmp_28_fu_1225_p5);

    split_ip_mux_3to1_sel2_8_1_U24 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_1141_p3,
        din2 => col_buf_0_val_1_0_fu_1160_p3,
        din3 => col_buf_0_val_2_0_fu_1179_p3,
        din4 => row_assign_10_0_1_t_reg_2608,
        dout => tmp_29_fu_1243_p5);

    split_ip_mux_3to1_sel2_8_1_U25 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_1141_p3,
        din2 => col_buf_0_val_1_0_fu_1160_p3,
        din3 => col_buf_0_val_2_0_fu_1179_p3,
        din4 => row_assign_10_0_2_t_reg_2615,
        dout => tmp_31_fu_1261_p5);

    split_ip_mux_3to1_sel2_8_1_U26 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_1_val_0_1_fu_286,
        din2 => right_border_buf_1_val_0_1_1_fu_290,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_34_fu_1297_p5);

    split_ip_mux_3to1_sel2_8_1_U27 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_1_val_1_1_fu_298,
        din2 => right_border_buf_1_val_1_1_1_fu_302,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_36_fu_1316_p5);

    split_ip_mux_3to1_sel2_8_1_U28 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_1_val_2_1_fu_310,
        din2 => right_border_buf_1_val_2_1_1_fu_314,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_38_fu_1335_p5);

    split_ip_mux_3to1_sel2_8_1_U29 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_1_val_0_0_fu_1309_p3,
        din2 => col_buf_1_val_1_0_fu_1328_p3,
        din3 => col_buf_1_val_2_0_fu_1347_p3,
        din4 => row_assign_10_1_0_t_reg_2622,
        dout => tmp_39_fu_1393_p5);

    split_ip_mux_3to1_sel2_8_1_U30 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_1_val_0_0_fu_1309_p3,
        din2 => col_buf_1_val_1_0_fu_1328_p3,
        din3 => col_buf_1_val_2_0_fu_1347_p3,
        din4 => row_assign_10_0_1_t_reg_2608,
        dout => tmp_40_fu_1411_p5);

    split_ip_mux_3to1_sel2_8_1_U31 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_1_val_0_0_fu_1309_p3,
        din2 => col_buf_1_val_1_0_fu_1328_p3,
        din3 => col_buf_1_val_2_0_fu_1347_p3,
        din4 => row_assign_10_0_2_t_reg_2615,
        dout => tmp_42_fu_1429_p5);

    split_ip_mux_3to1_sel2_8_1_U32 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_2_val_0_1_1_fu_318,
        din2 => right_border_buf_2_val_0_1_fu_306,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_45_fu_1456_p5);

    split_ip_mux_3to1_sel2_8_1_U33 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_2_val_1_1_1_fu_294,
        din2 => right_border_buf_2_val_1_1_fu_282,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_46_fu_1475_p5);

    split_ip_mux_3to1_sel2_8_1_U34 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_2_val_2_1_1_fu_270,
        din2 => right_border_buf_2_val_2_1_fu_258,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_0_t_fu_1124_p2,
        dout => tmp_47_fu_1494_p5);

    split_ip_mux_3to1_sel2_8_1_U35 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_2_val_0_0_fu_1468_p3,
        din2 => col_buf_2_val_1_0_fu_1487_p3,
        din3 => col_buf_2_val_2_0_fu_1506_p3,
        din4 => row_assign_10_1_0_t_reg_2622,
        dout => tmp_49_fu_1543_p5);

    split_ip_mux_3to1_sel2_8_1_U36 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_2_val_0_0_fu_1468_p3,
        din2 => col_buf_2_val_1_0_fu_1487_p3,
        din3 => col_buf_2_val_2_0_fu_1506_p3,
        din4 => row_assign_10_0_1_t_reg_2608,
        dout => tmp_51_fu_1561_p5);

    split_ip_mux_3to1_sel2_8_1_U37 : component split_ip_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_2_val_0_0_fu_1468_p3,
        din2 => col_buf_2_val_1_0_fu_1487_p3,
        din3 => col_buf_2_val_2_0_fu_1506_p3,
        din4 => row_assign_10_0_2_t_reg_2615,
        dout => tmp_52_fu_1579_p5);

    split_ip_mac_muladd_4ns_8ns_8ns_10_1_U38 : component split_ip_mac_muladd_4ns_8ns_8ns_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_2140_p0,
        din1 => grp_fu_2140_p1,
        din2 => grp_fu_2140_p2,
        dout => grp_fu_2140_p3);

    split_ip_mac_muladd_2s_8ns_10s_11_1_U39 : component split_ip_mac_muladd_2s_8ns_10s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2147_p0,
        din1 => grp_fu_2147_p1,
        din2 => p_Val2_2_2_reg_2811,
        dout => grp_fu_2147_p3);

    split_ip_mac_muladd_2s_8ns_10s_11_1_U40 : component split_ip_mac_muladd_2s_8ns_10s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2155_p0,
        din1 => grp_fu_2155_p1,
        din2 => p_Val2_1_2_reg_2796,
        dout => grp_fu_2155_p3);

    split_ip_mac_muladd_4ns_8ns_8ns_10_1_U41 : component split_ip_mac_muladd_4ns_8ns_8ns_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_2163_p0,
        din1 => grp_fu_2163_p1,
        din2 => grp_fu_2163_p2,
        dout => grp_fu_2163_p3);

    split_ip_mac_muladd_4ns_8ns_8ns_10_1_U42 : component split_ip_mac_muladd_4ns_8ns_8ns_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_2170_p0,
        din1 => grp_fu_2170_p1,
        din2 => grp_fu_2170_p2,
        dout => grp_fu_2170_p3);

    split_ip_mac_muladd_3s_8ns_10s_11_1_U43 : component split_ip_mac_muladd_3s_8ns_10s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2177_p0,
        din1 => grp_fu_2177_p1,
        din2 => grp_fu_2236_p3,
        dout => grp_fu_2177_p3);

    split_ip_mac_muladd_3s_8ns_10s_11_1_U44 : component split_ip_mac_muladd_3s_8ns_10s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2184_p0,
        din1 => grp_fu_2184_p1,
        din2 => grp_fu_2199_p3,
        dout => grp_fu_2184_p3);

    split_ip_mac_muladd_2s_8ns_10s_11_1_U45 : component split_ip_mac_muladd_2s_8ns_10s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2191_p0,
        din1 => grp_fu_2191_p1,
        din2 => p_Val2_0_2_reg_2781,
        dout => grp_fu_2191_p3);

    split_ip_mac_muladd_2s_8ns_9s_10_1_U46 : component split_ip_mac_muladd_2s_8ns_9s_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_2199_p0,
        din1 => grp_fu_2199_p1,
        din2 => p_Val2_s_fu_1665_p2,
        dout => grp_fu_2199_p3);

    split_ip_mac_muladd_3s_8ns_10s_11_1_U47 : component split_ip_mac_muladd_3s_8ns_10s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2207_p0,
        din1 => grp_fu_2207_p1,
        din2 => grp_fu_2228_p3,
        dout => grp_fu_2207_p3);

    split_ip_mac_muladd_3ns_8ns_11s_11_1_U48 : component split_ip_mac_muladd_3ns_8ns_11s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2214_p0,
        din1 => grp_fu_2214_p1,
        din2 => p_Val2_5_0_0_2_reg_2776,
        dout => grp_fu_2214_p3);

    split_ip_mac_muladd_3ns_8ns_11s_11_1_U49 : component split_ip_mac_muladd_3ns_8ns_11s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2221_p0,
        din1 => grp_fu_2221_p1,
        din2 => p_Val2_5_1_0_2_reg_2791,
        dout => grp_fu_2221_p3);

    split_ip_mac_muladd_2s_8ns_9s_10_1_U50 : component split_ip_mac_muladd_2s_8ns_9s_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_2228_p0,
        din1 => grp_fu_2228_p1,
        din2 => p_Val2_2_fu_1717_p2,
        dout => grp_fu_2228_p3);

    split_ip_mac_muladd_2s_8ns_9s_10_1_U51 : component split_ip_mac_muladd_2s_8ns_9s_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_2236_p0,
        din1 => grp_fu_2236_p1,
        din2 => p_Val2_1_fu_1613_p2,
        dout => grp_fu_2236_p3);

    split_ip_mac_muladd_3ns_8ns_11s_11_1_U52 : component split_ip_mac_muladd_3ns_8ns_11s_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2244_p0,
        din1 => grp_fu_2244_p1,
        din2 => p_Val2_5_2_0_2_reg_2806,
        dout => grp_fu_2244_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = exitcond_fu_923_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_605_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_605_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
                        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) then 
                        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_605_p2))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_014_0_i_reg_549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_4)) then 
                p_014_0_i_reg_549 <= i_V_reg_2563;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_7_fu_577_p2)))) then 
                p_014_0_i_reg_549 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    p_027_0_i_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and (ap_const_lv1_0 = exitcond_fu_923_p2))) then 
                p_027_0_i_reg_560 <= j_V_fu_929_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_605_p2))) then 
                p_027_0_i_reg_560 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    tmp_5_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                tmp_5_reg_538 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_7_fu_577_p2))) then 
                tmp_5_reg_538 <= tmp_6_fu_571_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_7_fu_577_p2)))) then
                OP2_V_0_0_1_cast_reg_2517 <= OP2_V_0_0_1_cast_fu_583_p1;
                OP2_V_0_0_2_cast_reg_2524 <= OP2_V_0_0_2_cast_fu_586_p1;
                    OP2_V_0_1_2_cast_reg_2538(2 downto 0) <= OP2_V_0_1_2_cast_fu_592_p1(2 downto 0);
                OP2_V_0_1_cast_reg_2531 <= OP2_V_0_1_cast_fu_589_p1;
                OP2_V_0_2_cast_reg_2545 <= OP2_V_0_2_cast_fu_595_p1;
                    tmp_s_reg_2552(3 downto 0) <= tmp_s_fu_598_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then
                ap_reg_ppstg_brmerge_reg_2651_pp0_iter1 <= brmerge_reg_2651;
                ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 <= exitcond_reg_2628;
                ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1 <= or_cond_i_i_reg_2637;
                ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter1 <= or_cond_i_reg_2664;
                ap_reg_ppstg_tmp_75_reg_2646_pp0_iter1 <= tmp_75_reg_2646;
                exitcond_reg_2628 <= exitcond_fu_923_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) then
                ap_reg_ppstg_exitcond_reg_2628_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_2628_pp0_iter1;
                ap_reg_ppstg_exitcond_reg_2628_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_2628_pp0_iter2;
                ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter2 <= ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter1;
                ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter3 <= ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter2;
                ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4 <= ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter3;
                ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2728_pp0_iter3 <= src_kernel_win_0_val_1_0_reg_2728;
                ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2746_pp0_iter3 <= src_kernel_win_1_val_1_0_reg_2746;
                ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2764_pp0_iter3 <= src_kernel_win_2_val_1_0_reg_2764;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and (ap_const_lv1_0 = exitcond_fu_923_p2))) then
                brmerge_reg_2651 <= brmerge_fu_1071_p2;
                or_cond_i_i_reg_2637 <= or_cond_i_i_fu_981_p2;
                or_cond_i_reg_2664 <= or_cond_i_fu_1076_p2;
                tmp_75_reg_2646 <= tmp_75_fu_1067_p1;
                x_reg_2641 <= x_fu_1059_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                i_V_reg_2563 <= i_V_fu_611_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_605_p2))) then
                icmp_reg_2577 <= icmp_fu_639_p2;
                row_assign_10_0_1_t_reg_2608 <= row_assign_10_0_1_t_fu_845_p2;
                row_assign_10_0_2_t_reg_2615 <= row_assign_10_0_2_t_fu_877_p2;
                row_assign_10_1_0_t_reg_2622 <= row_assign_10_1_0_t_fu_913_p2;
                row_assign_s_reg_2603 <= row_assign_s_fu_813_p2;
                tmp_128_0_1_reg_2586 <= tmp_128_0_1_fu_651_p2;
                tmp_2_reg_2582 <= tmp_2_fu_645_p2;
                tmp_3_reg_2590 <= tmp_3_fu_657_p2;
                tmp_82_not_reg_2572 <= tmp_82_not_fu_623_p2;
                tmp_8_reg_2568 <= tmp_8_fu_617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter3)))) then
                isneg_1_reg_2842 <= p_Val2_6_fu_1911_p2(11 downto 11);
                isneg_2_reg_2858 <= p_Val2_s_52_fu_1969_p2(11 downto 11);
                isneg_reg_2826 <= p_Val2_3_fu_1853_p2(11 downto 11);
                not_i_i_i1_reg_2864 <= not_i_i_i1_fu_1993_p2;
                not_i_i_i5_reg_2848 <= not_i_i_i5_fu_1935_p2;
                not_i_i_i_reg_2832 <= not_i_i_i_fu_1877_p2;
                p_Val2_3_reg_2821 <= p_Val2_3_fu_1853_p2;
                p_Val2_6_reg_2837 <= p_Val2_6_fu_1911_p2;
                p_Val2_s_52_reg_2853 <= p_Val2_s_52_fu_1969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and (exitcond_reg_2628 = ap_const_lv1_0))) then
                k_buf_0_val_3_addr_reg_2668 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2674 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2680 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2686 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2692 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2698 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2704 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2710 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2716 <= tmp_23_fu_1084_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter2)))) then
                p_Val2_0_2_reg_2781 <= p_Val2_0_2_fu_1637_p2;
                p_Val2_1_2_reg_2796 <= p_Val2_1_2_fu_1689_p2;
                p_Val2_2_2_reg_2811 <= p_Val2_2_2_fu_1741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter2)))) then
                p_Val2_5_0_0_2_reg_2776 <= grp_fu_2177_p3;
                p_Val2_5_1_0_2_reg_2791 <= grp_fu_2184_p3;
                p_Val2_5_2_0_2_reg_2806 <= grp_fu_2207_p3;
                tmp11_reg_2816 <= grp_fu_2140_p3;
                tmp3_reg_2786 <= grp_fu_2170_p3;
                tmp7_reg_2801 <= grp_fu_2163_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then
                right_border_buf_0_val_0_1_1_fu_254 <= right_border_buf_0_val_0_1_fu_250;
                right_border_buf_0_val_0_1_fu_250 <= col_buf_0_val_0_0_fu_1141_p3;
                right_border_buf_0_val_1_1_1_fu_266 <= right_border_buf_0_val_1_1_fu_262;
                right_border_buf_0_val_1_1_fu_262 <= col_buf_0_val_1_0_fu_1160_p3;
                right_border_buf_0_val_2_1_1_fu_278 <= right_border_buf_0_val_2_1_fu_274;
                right_border_buf_0_val_2_1_fu_274 <= col_buf_0_val_2_0_fu_1179_p3;
                right_border_buf_1_val_0_1_1_fu_290 <= right_border_buf_1_val_0_1_fu_286;
                right_border_buf_1_val_0_1_fu_286 <= col_buf_1_val_0_0_fu_1309_p3;
                right_border_buf_1_val_1_1_1_fu_302 <= right_border_buf_1_val_1_1_fu_298;
                right_border_buf_1_val_1_1_fu_298 <= col_buf_1_val_1_0_fu_1328_p3;
                right_border_buf_1_val_2_1_1_fu_314 <= right_border_buf_1_val_2_1_fu_310;
                right_border_buf_1_val_2_1_fu_310 <= col_buf_1_val_2_0_fu_1347_p3;
                right_border_buf_2_val_0_1_1_fu_318 <= col_buf_2_val_0_0_fu_1468_p3;
                right_border_buf_2_val_0_1_fu_306 <= right_border_buf_2_val_0_1_1_fu_318;
                right_border_buf_2_val_1_1_1_fu_294 <= col_buf_2_val_1_0_fu_1487_p3;
                right_border_buf_2_val_1_1_fu_282 <= right_border_buf_2_val_1_1_1_fu_294;
                right_border_buf_2_val_2_1_1_fu_270 <= col_buf_2_val_2_0_fu_1506_p3;
                right_border_buf_2_val_2_1_fu_258 <= right_border_buf_2_val_2_1_1_fu_270;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then
                src_kernel_win_0_val_0_0_reg_2722 <= src_kernel_win_0_val_0_0_fu_1236_p3;
                src_kernel_win_0_val_1_0_reg_2728 <= src_kernel_win_0_val_1_0_fu_1254_p3;
                src_kernel_win_0_val_2_0_reg_2734 <= src_kernel_win_0_val_2_0_fu_1272_p3;
                src_kernel_win_1_val_0_0_reg_2740 <= src_kernel_win_1_val_0_0_fu_1404_p3;
                src_kernel_win_1_val_1_0_reg_2746 <= src_kernel_win_1_val_1_0_fu_1422_p3;
                src_kernel_win_1_val_2_0_reg_2752 <= src_kernel_win_1_val_2_0_fu_1440_p3;
                src_kernel_win_2_val_0_0_reg_2758 <= src_kernel_win_2_val_0_0_fu_1554_p3;
                src_kernel_win_2_val_1_0_reg_2764 <= src_kernel_win_2_val_1_0_fu_1572_p3;
                src_kernel_win_2_val_2_0_reg_2770 <= src_kernel_win_2_val_2_0_fu_1590_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2628_pp0_iter2))) then
                src_kernel_win_0_val_0_1_1_fu_182 <= src_kernel_win_0_val_0_1_fu_178;
                src_kernel_win_0_val_0_1_fu_178 <= src_kernel_win_0_val_0_0_reg_2722;
                src_kernel_win_0_val_2_1_1_fu_198 <= src_kernel_win_0_val_2_1_fu_194;
                src_kernel_win_0_val_2_1_fu_194 <= src_kernel_win_0_val_2_0_reg_2734;
                src_kernel_win_1_val_0_1_1_fu_206 <= src_kernel_win_1_val_0_1_fu_202;
                src_kernel_win_1_val_0_1_fu_202 <= src_kernel_win_1_val_0_0_reg_2740;
                src_kernel_win_1_val_2_1_1_fu_222 <= src_kernel_win_1_val_2_1_fu_218;
                src_kernel_win_1_val_2_1_fu_218 <= src_kernel_win_1_val_2_0_reg_2752;
                src_kernel_win_2_val_0_1_1_fu_230 <= src_kernel_win_2_val_0_1_fu_226;
                src_kernel_win_2_val_0_1_fu_226 <= src_kernel_win_2_val_0_0_reg_2758;
                src_kernel_win_2_val_2_1_1_fu_246 <= src_kernel_win_2_val_2_1_fu_242;
                src_kernel_win_2_val_2_1_fu_242 <= src_kernel_win_2_val_2_0_reg_2770;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2628_pp0_iter3))) then
                src_kernel_win_0_val_1_1_1_fu_190 <= src_kernel_win_0_val_1_1_fu_186;
                src_kernel_win_0_val_1_1_fu_186 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2728_pp0_iter3;
                src_kernel_win_1_val_1_1_1_fu_214 <= src_kernel_win_1_val_1_1_fu_210;
                src_kernel_win_1_val_1_1_fu_210 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2746_pp0_iter3;
                src_kernel_win_2_val_1_1_1_fu_238 <= src_kernel_win_2_val_1_1_fu_234;
                src_kernel_win_2_val_1_1_fu_234 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2764_pp0_iter3;
            end if;
        end if;
    end process;
    OP2_V_0_1_2_cast_reg_2538(10 downto 3) <= "00000000";
    tmp_s_reg_2552(9 downto 4) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, tmp_7_fu_577_p2, exitcond1_fu_605_p2, ap_sig_196, ap_sig_206)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = tmp_7_fu_577_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_605_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_pp0_stg0_fsm_3 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_st10_fsm_4 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        ImagLoc_x_cast_fu_957_p1 <= std_logic_vector(resize(signed(ImagLoc_x_fu_951_p2),14));

    ImagLoc_x_fu_951_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(p_027_0_i_cast_fu_919_p1));
    OP1_V_0_0_cast_fu_1609_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_1_fu_198),9));
    OP1_V_1_0_cast_fu_1661_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_1_fu_222),9));
    OP1_V_2_0_cast_fu_1713_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_1_fu_246),9));
        OP2_V_0_0_1_cast_fu_583_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_1_read),11));

        OP2_V_0_0_2_cast_fu_586_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_2_read),10));

    OP2_V_0_1_2_cast_fu_592_p1 <= std_logic_vector(resize(unsigned(p_kernel_val_1_V_2_read),11));
        OP2_V_0_1_cast_fu_589_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_0_read),10));

        OP2_V_0_2_cast_fu_595_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_0_read),10));


    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond1_fu_605_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond1_fu_605_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_605_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond1_fu_605_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_125_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_125 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_150_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_150 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_1617_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)
    begin
                ap_sig_1617 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)));
    end process;


    ap_sig_1618_assign_proc : process(icmp_reg_2577, tmp_128_0_1_reg_2586)
    begin
                ap_sig_1618 <= ((ap_const_lv1_0 = icmp_reg_2577) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586)));
    end process;


    ap_sig_1620_assign_proc : process(icmp_reg_2577, tmp_8_reg_2568)
    begin
                ap_sig_1620 <= (not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)));
    end process;


    ap_sig_1623_assign_proc : process(icmp_reg_2577, tmp_2_reg_2582)
    begin
                ap_sig_1623 <= ((ap_const_lv1_0 = icmp_reg_2577) and not((ap_const_lv1_0 = tmp_2_reg_2582)));
    end process;


    ap_sig_180_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_180 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_196_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568)
    begin
                ap_sig_196 <= (((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)));
    end process;


    ap_sig_206_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)
    begin
                ap_sig_206 <= ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_444_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_444 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_3_assign_proc : process(ap_sig_180)
    begin
        if (ap_sig_180) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st10_fsm_4_assign_proc : process(ap_sig_444)
    begin
        if (ap_sig_444) then 
            ap_sig_cseq_ST_st10_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_22)
    begin
        if (ap_sig_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_125)
    begin
        if (ap_sig_125) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_150)
    begin
        if (ap_sig_150) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1071_p2 <= (tmp_82_not_reg_2572 or tmp_18_fu_975_p2);
    col_assign_3_0_t_fu_1124_p2 <= (ap_reg_ppstg_tmp_75_reg_2646_pp0_iter1 xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1141_p3 <= 
        k_buf_0_val_3_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_25_fu_1129_p5;
    col_buf_0_val_1_0_fu_1160_p3 <= 
        k_buf_0_val_4_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_26_fu_1148_p5;
    col_buf_0_val_2_0_fu_1179_p3 <= 
        k_buf_0_val_5_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_27_fu_1167_p5;
    col_buf_1_val_0_0_fu_1309_p3 <= 
        k_buf_1_val_3_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_34_fu_1297_p5;
    col_buf_1_val_1_0_fu_1328_p3 <= 
        k_buf_1_val_4_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_36_fu_1316_p5;
    col_buf_1_val_2_0_fu_1347_p3 <= 
        k_buf_1_val_5_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_38_fu_1335_p5;
    col_buf_2_val_0_0_fu_1468_p3 <= 
        k_buf_2_val_3_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_45_fu_1456_p5;
    col_buf_2_val_1_0_fu_1487_p3 <= 
        k_buf_2_val_4_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_46_fu_1475_p5;
    col_buf_2_val_2_0_fu_1506_p3 <= 
        k_buf_2_val_5_q0 when (ap_reg_ppstg_brmerge_reg_2651_pp0_iter1(0) = '1') else 
        tmp_47_fu_1494_p5;
    exitcond1_fu_605_p2 <= "1" when (p_014_0_i_reg_549 = ap_const_lv11_43A) else "0";
    exitcond_fu_923_p2 <= "1" when (p_027_0_i_reg_560 = ap_const_lv11_782) else "0";
    grp_fu_2140_p0 <= tmp_s_reg_2552(4 - 1 downto 0);
    grp_fu_2140_p1 <= grp_fu_2140_p10(8 - 1 downto 0);
    grp_fu_2140_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_fu_226),10));
    grp_fu_2140_p2 <= grp_fu_2140_p20(8 - 1 downto 0);
    grp_fu_2140_p20 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_0_reg_2758),10));
    grp_fu_2147_p0 <= OP2_V_0_1_cast_reg_2531(2 - 1 downto 0);
    grp_fu_2147_p1 <= grp_fu_2147_p10(8 - 1 downto 0);
    grp_fu_2147_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_1_1_1_fu_238),10));
    grp_fu_2155_p0 <= OP2_V_0_1_cast_reg_2531(2 - 1 downto 0);
    grp_fu_2155_p1 <= grp_fu_2155_p10(8 - 1 downto 0);
    grp_fu_2155_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_1_1_1_fu_214),10));
    grp_fu_2163_p0 <= tmp_s_reg_2552(4 - 1 downto 0);
    grp_fu_2163_p1 <= grp_fu_2163_p10(8 - 1 downto 0);
    grp_fu_2163_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_fu_202),10));
    grp_fu_2163_p2 <= grp_fu_2163_p20(8 - 1 downto 0);
    grp_fu_2163_p20 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_0_reg_2740),10));
    grp_fu_2170_p0 <= tmp_s_reg_2552(4 - 1 downto 0);
    grp_fu_2170_p1 <= grp_fu_2170_p10(8 - 1 downto 0);
    grp_fu_2170_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_fu_178),10));
    grp_fu_2170_p2 <= grp_fu_2170_p20(8 - 1 downto 0);
    grp_fu_2170_p20 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_0_reg_2722),10));
    grp_fu_2177_p0 <= OP2_V_0_0_1_cast_reg_2517(3 - 1 downto 0);
    grp_fu_2177_p1 <= grp_fu_2177_p10(8 - 1 downto 0);
    grp_fu_2177_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_194),11));
    grp_fu_2184_p0 <= OP2_V_0_0_1_cast_reg_2517(3 - 1 downto 0);
    grp_fu_2184_p1 <= grp_fu_2184_p10(8 - 1 downto 0);
    grp_fu_2184_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_218),11));
    grp_fu_2191_p0 <= OP2_V_0_1_cast_reg_2531(2 - 1 downto 0);
    grp_fu_2191_p1 <= grp_fu_2191_p10(8 - 1 downto 0);
    grp_fu_2191_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_1_1_fu_190),10));
    grp_fu_2199_p0 <= OP2_V_0_0_2_cast_reg_2524(2 - 1 downto 0);
    grp_fu_2199_p1 <= grp_fu_2199_p10(8 - 1 downto 0);
    grp_fu_2199_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_0_reg_2752),10));
    grp_fu_2207_p0 <= OP2_V_0_0_1_cast_reg_2517(3 - 1 downto 0);
    grp_fu_2207_p1 <= grp_fu_2207_p10(8 - 1 downto 0);
    grp_fu_2207_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_242),11));
    grp_fu_2214_p0 <= OP2_V_0_1_2_cast_reg_2538(3 - 1 downto 0);
    grp_fu_2214_p1 <= grp_fu_2214_p10(8 - 1 downto 0);
    grp_fu_2214_p10 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2728_pp0_iter3),11));
    grp_fu_2221_p0 <= OP2_V_0_1_2_cast_reg_2538(3 - 1 downto 0);
    grp_fu_2221_p1 <= grp_fu_2221_p10(8 - 1 downto 0);
    grp_fu_2221_p10 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2746_pp0_iter3),11));
    grp_fu_2228_p0 <= OP2_V_0_0_2_cast_reg_2524(2 - 1 downto 0);
    grp_fu_2228_p1 <= grp_fu_2228_p10(8 - 1 downto 0);
    grp_fu_2228_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_0_reg_2770),10));
    grp_fu_2236_p0 <= OP2_V_0_0_2_cast_reg_2524(2 - 1 downto 0);
    grp_fu_2236_p1 <= grp_fu_2236_p10(8 - 1 downto 0);
    grp_fu_2236_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_0_reg_2734),10));
    grp_fu_2244_p0 <= OP2_V_0_1_2_cast_reg_2538(3 - 1 downto 0);
    grp_fu_2244_p1 <= grp_fu_2244_p10(8 - 1 downto 0);
    grp_fu_2244_p10 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2764_pp0_iter3),11));
    i_V_fu_611_p2 <= std_logic_vector(unsigned(p_014_0_i_reg_549) + unsigned(ap_const_lv11_1));
    icmp1_fu_945_p2 <= "0" when (tmp_72_fu_935_p4 = ap_const_lv10_0) else "1";
    icmp_fu_639_p2 <= "0" when (tmp_15_fu_629_p4 = ap_const_lv10_0) else "1";
    j_V_fu_929_p2 <= std_logic_vector(unsigned(p_027_0_i_reg_560) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_128_0_1_reg_2586, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586))))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, k_buf_0_val_3_q0, ap_sig_1618, ap_sig_1620, ap_sig_1617)
    begin
        if (ap_sig_1617) then
            if (ap_sig_1620) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (ap_sig_1618) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_128_0_1_reg_2586, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586))))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, k_buf_0_val_4_q0, ap_sig_1620, ap_sig_1617, ap_sig_1623)
    begin
        if (ap_sig_1617) then
            if (ap_sig_1620) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (ap_sig_1623) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_128_0_1_reg_2586, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586))))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, k_buf_1_val_3_q0, ap_sig_1618, ap_sig_1620, ap_sig_1617)
    begin
        if (ap_sig_1617) then
            if (ap_sig_1620) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif (ap_sig_1618) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_128_0_1_reg_2586, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586))))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, k_buf_1_val_4_q0, ap_sig_1620, ap_sig_1617, ap_sig_1623)
    begin
        if (ap_sig_1617) then
            if (ap_sig_1620) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif (ap_sig_1623) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_128_0_1_reg_2586, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586))))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, k_buf_2_val_3_q0, ap_sig_1618, ap_sig_1620, ap_sig_1617)
    begin
        if (ap_sig_1617) then
            if (ap_sig_1620) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif (ap_sig_1618) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_128_0_1_reg_2586, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_128_0_1_reg_2586))))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_23_fu_1084_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, k_buf_2_val_4_q0, ap_sig_1620, ap_sig_1617, ap_sig_1623)
    begin
        if (ap_sig_1617) then
            if (ap_sig_1620) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif (ap_sig_1623) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, tmp_2_reg_2582, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))) and not((ap_const_lv1_0 = tmp_2_reg_2582))))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i1_fu_1993_p2 <= "0" when (tmp_54_fu_1983_p4 = ap_const_lv4_0) else "1";
    not_i_i_i5_fu_1935_p2 <= "0" when (tmp_44_fu_1925_p4 = ap_const_lv4_0) else "1";
    not_i_i_i_fu_1877_p2 <= "0" when (tmp_33_fu_1867_p4 = ap_const_lv4_0) else "1";
    or_cond_i423_i_fu_689_p2 <= (tmp_9_fu_683_p2 and rev_fu_677_p2);
    or_cond_i_fu_1076_p2 <= (icmp_reg_2577 and icmp1_fu_945_p2);
    or_cond_i_i_fu_981_p2 <= (tmp_18_fu_975_p2 and rev1_fu_969_p2);
    overflow_1_fu_2078_p2 <= (not_i_i_i5_reg_2848 and tmp_3_i_i4_fu_2073_p2);
    overflow_2_fu_2113_p2 <= (not_i_i_i1_reg_2864 and tmp_3_i_i1_fu_2108_p2);
    overflow_fu_2043_p2 <= (not_i_i_i_reg_2832 and tmp_3_i_i_fu_2038_p2);
    p_014_0_i_cast_fu_601_p1 <= std_logic_vector(resize(unsigned(p_014_0_i_reg_549),12));
    p_027_0_i_cast_fu_919_p1 <= std_logic_vector(resize(unsigned(p_027_0_i_reg_560),12));
    p_Val2_0_2_fu_1637_p0 <= OP2_V_0_2_cast_reg_2545(2 - 1 downto 0);
    p_Val2_0_2_fu_1637_p1 <= p_Val2_0_2_fu_1637_p10(8 - 1 downto 0);
    p_Val2_0_2_fu_1637_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_1_fu_182),10));
    p_Val2_0_2_fu_1637_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_0_2_fu_1637_p0) * signed('0' &p_Val2_0_2_fu_1637_p1))), 10));
    p_Val2_1_2_fu_1689_p0 <= OP2_V_0_2_cast_reg_2545(2 - 1 downto 0);
    p_Val2_1_2_fu_1689_p1 <= p_Val2_1_2_fu_1689_p10(8 - 1 downto 0);
    p_Val2_1_2_fu_1689_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_1_fu_206),10));
    p_Val2_1_2_fu_1689_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_1_2_fu_1689_p0) * signed('0' &p_Val2_1_2_fu_1689_p1))), 10));
    p_Val2_1_fu_1613_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_0_cast_fu_1609_p1));
    p_Val2_2_2_fu_1741_p0 <= OP2_V_0_2_cast_reg_2545(2 - 1 downto 0);
    p_Val2_2_2_fu_1741_p1 <= p_Val2_2_2_fu_1741_p10(8 - 1 downto 0);
    p_Val2_2_2_fu_1741_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_1_fu_230),10));
    p_Val2_2_2_fu_1741_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_2_2_fu_1741_p0) * signed('0' &p_Val2_2_2_fu_1741_p1))), 10));
    p_Val2_2_fu_1717_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_0_cast_fu_1713_p1));
    p_Val2_3_fu_1853_p2 <= std_logic_vector(unsigned(p_Val2_5_0_2_fu_1844_p2) + unsigned(tmp3_cast_fu_1850_p1));
    p_Val2_4_fu_2035_p1 <= p_Val2_3_reg_2821(8 - 1 downto 0);
    p_Val2_5_0_2_fu_1844_p2 <= std_logic_vector(signed(tmp1_cast_fu_1838_p1) + signed(tmp2_cast_fu_1841_p1));
    p_Val2_5_1_2_fu_1902_p2 <= std_logic_vector(signed(tmp5_cast_fu_1896_p1) + signed(tmp6_cast_fu_1899_p1));
    p_Val2_5_2_2_fu_1960_p2 <= std_logic_vector(signed(tmp9_cast_fu_1954_p1) + signed(tmp10_cast_fu_1957_p1));
    p_Val2_6_fu_1911_p2 <= std_logic_vector(unsigned(p_Val2_5_1_2_fu_1902_p2) + unsigned(tmp7_cast_fu_1908_p1));
    p_Val2_7_fu_2070_p1 <= p_Val2_6_reg_2837(8 - 1 downto 0);
    p_Val2_8_fu_2105_p1 <= p_Val2_s_52_reg_2853(8 - 1 downto 0);
    p_Val2_s_52_fu_1969_p2 <= std_logic_vector(unsigned(p_Val2_5_2_2_fu_1960_p2) + unsigned(tmp11_cast_fu_1966_p1));
    p_Val2_s_fu_1665_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_0_cast_fu_1661_p1));
    p_assign_1_fu_995_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(p_027_0_i_cast_fu_919_p1));
    p_assign_2_cast_fu_1029_p1 <= std_logic_vector(resize(unsigned(p_assign_2_fu_1023_p2),14));
    p_assign_2_fu_1023_p2 <= std_logic_vector(unsigned(ap_const_lv13_EFE) - unsigned(p_p2_i_i_cast_cast_fu_1013_p1));
    p_assign_6_0_1_fu_729_p2 <= std_logic_vector(unsigned(p_014_0_i_cast_fu_601_p1) + unsigned(ap_const_lv12_FFE));
    p_assign_6_0_2_fu_755_p2 <= std_logic_vector(unsigned(p_014_0_i_cast_fu_601_p1) + unsigned(ap_const_lv12_FFD));
    p_assign_7_fu_703_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(p_014_0_i_cast_fu_601_p1));
    p_assign_8_fu_723_p2 <= std_logic_vector(signed(ap_const_lv12_86E) - signed(p_p2_i424_i_fu_709_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_2048_p3 when (tmp_i_i_fu_2056_p2(0) = '1') else 
        p_Val2_4_fu_2035_p1;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i7_cast_fu_2083_p3 when (tmp_i_i8_fu_2091_p2(0) = '1') else 
        p_Val2_7_fu_2070_p1;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i16_cast_fu_2118_p3 when (tmp_i_i1_fu_2126_p2(0) = '1') else 
        p_Val2_8_fu_2105_p1;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4, ap_sig_196, ap_sig_206)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_2664_pp0_iter4)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i16_cast_fu_2118_p3 <= 
        ap_const_lv8_FF when (tmp_3_i_i1_fu_2108_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i7_cast_fu_2083_p3 <= 
        ap_const_lv8_FF when (tmp_3_i_i4_fu_2073_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_2048_p3 <= 
        ap_const_lv8_FF when (tmp_3_i_i_fu_2038_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i424_i_fu_709_p3 <= 
        p_assign_7_fu_703_p2 when (tmp_19_fu_695_p3(0) = '1') else 
        tmp_4_fu_663_p2;
        p_p2_i_i_cast_cast_fu_1013_p1 <= std_logic_vector(resize(signed(p_p2_i_i_fu_1001_p3),13));

        p_p2_i_i_cast_fu_1009_p1 <= std_logic_vector(resize(signed(p_p2_i_i_fu_1001_p3),14));

    p_p2_i_i_fu_1001_p3 <= 
        p_assign_1_fu_995_p2 when (tmp_74_fu_987_p3(0) = '1') else 
        ImagLoc_x_fu_951_p2;

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it5, ap_reg_ppstg_exitcond_reg_2628_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1, icmp_reg_2577, tmp_8_reg_2568, ap_sig_196, ap_sig_206)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and (ap_const_lv1_0 = icmp_reg_2577) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_2628_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1)) and not((ap_const_lv1_0 = icmp_reg_2577)) and not((ap_const_lv1_0 = tmp_8_reg_2568)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_196) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and ap_sig_206)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    rev1_fu_969_p2 <= (tmp_73_fu_961_p3 xor ap_const_lv1_1);
    rev_fu_677_p2 <= (tmp_17_fu_669_p3 xor ap_const_lv1_1);
    row_assign_10_0_1_t_fu_845_p2 <= (tmp_11_fu_837_p3 xor ap_const_lv2_3);
    row_assign_10_0_2_t_fu_877_p2 <= (tmp_12_fu_869_p3 xor ap_const_lv2_3);
    row_assign_10_1_0_t_fu_913_p2 <= (tmp_14_fu_905_p3 xor ap_const_lv2_3);
    row_assign_s_fu_813_p2 <= (tmp_62_fu_805_p3 xor ap_const_lv2_3);
    sel_tmp1_fu_1047_p2 <= (tmp_73_fu_961_p3 or tmp_21_not_fu_1041_p2);
    sel_tmp2_fu_1053_p2 <= (tmp_21_fu_1017_p2 and sel_tmp1_fu_1047_p2);
    sel_tmp_fu_1033_p3 <= 
        ImagLoc_x_cast_fu_957_p1 when (or_cond_i_i_fu_981_p2(0) = '1') else 
        p_assign_2_cast_fu_1029_p1;
    src_kernel_win_0_val_0_0_fu_1236_p3 <= 
        tmp_28_fu_1225_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_0_val_0_0_fu_1141_p3;
    src_kernel_win_0_val_1_0_fu_1254_p3 <= 
        tmp_29_fu_1243_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_0_val_1_0_fu_1160_p3;
    src_kernel_win_0_val_2_0_fu_1272_p3 <= 
        tmp_31_fu_1261_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_0_val_2_0_fu_1179_p3;
    src_kernel_win_1_val_0_0_fu_1404_p3 <= 
        tmp_39_fu_1393_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_1_val_0_0_fu_1309_p3;
    src_kernel_win_1_val_1_0_fu_1422_p3 <= 
        tmp_40_fu_1411_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_1_val_1_0_fu_1328_p3;
    src_kernel_win_1_val_2_0_fu_1440_p3 <= 
        tmp_42_fu_1429_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_1_val_2_0_fu_1347_p3;
    src_kernel_win_2_val_0_0_fu_1554_p3 <= 
        tmp_49_fu_1543_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_2_val_0_0_fu_1468_p3;
    src_kernel_win_2_val_1_0_fu_1572_p3 <= 
        tmp_51_fu_1561_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_2_val_1_0_fu_1487_p3;
    src_kernel_win_2_val_2_0_fu_1590_p3 <= 
        tmp_52_fu_1579_p5 when (tmp_3_reg_2590(0) = '1') else 
        col_buf_2_val_2_0_fu_1506_p3;
        tmp10_cast_fu_1957_p1 <= std_logic_vector(resize(signed(grp_fu_2147_p3),12));

    tmp11_cast_fu_1966_p1 <= std_logic_vector(resize(unsigned(tmp11_reg_2816),12));
        tmp1_cast_fu_1838_p1 <= std_logic_vector(resize(signed(grp_fu_2214_p3),12));

        tmp2_cast_fu_1841_p1 <= std_logic_vector(resize(signed(grp_fu_2191_p3),12));

    tmp3_cast_fu_1850_p1 <= std_logic_vector(resize(unsigned(tmp3_reg_2786),12));
        tmp5_cast_fu_1896_p1 <= std_logic_vector(resize(signed(grp_fu_2221_p3),12));

        tmp6_cast_fu_1899_p1 <= std_logic_vector(resize(signed(grp_fu_2155_p3),12));

    tmp7_cast_fu_1908_p1 <= std_logic_vector(resize(unsigned(tmp7_reg_2801),12));
        tmp9_cast_fu_1954_p1 <= std_logic_vector(resize(signed(grp_fu_2244_p3),12));

    tmp_10_fu_717_p2 <= "1" when (signed(p_p2_i424_i_fu_709_p3) < signed(ap_const_lv12_438)) else "0";
    tmp_11_fu_837_p3 <= 
        tmp_65_fu_829_p3 when (tmp_20_fu_735_p3(0) = '1') else 
        tmp_63_fu_819_p1;
    tmp_128_0_1_fu_651_p2 <= "1" when (p_014_0_i_reg_549 = ap_const_lv11_0) else "0";
    tmp_12_fu_869_p3 <= 
        tmp_68_fu_861_p3 when (tmp_30_fu_761_p3(0) = '1') else 
        tmp_66_fu_851_p1;
    tmp_13_fu_897_p3 <= 
        tmp_70_fu_887_p1 when (tmp_10_fu_717_p2(0) = '1') else 
        tmp_71_fu_891_p2;
    tmp_14_fu_905_p3 <= 
        tmp_69_fu_883_p1 when (or_cond_i423_i_fu_689_p2(0) = '1') else 
        tmp_13_fu_897_p3;
    tmp_15_fu_629_p4 <= p_014_0_i_reg_549(10 downto 1);
    tmp_17_fu_669_p3 <= tmp_4_fu_663_p2(11 downto 11);
    tmp_18_fu_975_p2 <= "1" when (signed(ImagLoc_x_fu_951_p2) < signed(ap_const_lv12_780)) else "0";
    tmp_19_fu_695_p3 <= tmp_4_fu_663_p2(11 downto 11);
    tmp_20_fu_735_p3 <= p_assign_6_0_1_fu_729_p2(11 downto 11);
    tmp_21_fu_1017_p2 <= "1" when (signed(p_p2_i_i_fu_1001_p3) < signed(ap_const_lv12_780)) else "0";
    tmp_21_not_fu_1041_p2 <= (tmp_18_fu_975_p2 xor ap_const_lv1_1);
    tmp_22_fu_743_p3 <= p_assign_6_0_1_fu_729_p2(11 downto 11);
    tmp_23_fu_1084_p1 <= std_logic_vector(resize(unsigned(x_cast_fu_1081_p1),64));
    tmp_24_fu_751_p1 <= p_014_0_i_reg_549(2 - 1 downto 0);
    tmp_2_fu_645_p2 <= "1" when (p_014_0_i_reg_549 = ap_const_lv11_1) else "0";
    tmp_30_fu_761_p3 <= p_assign_6_0_2_fu_755_p2(11 downto 11);
    tmp_33_fu_1867_p4 <= p_Val2_3_fu_1853_p2(11 downto 8);
    tmp_35_fu_769_p3 <= p_assign_6_0_2_fu_755_p2(11 downto 11);
    tmp_37_fu_777_p1 <= p_014_0_i_reg_549(2 - 1 downto 0);
    tmp_3_fu_657_p2 <= "1" when (unsigned(p_014_0_i_reg_549) > unsigned(ap_const_lv11_438)) else "0";
    tmp_3_i_i1_fu_2108_p2 <= (isneg_2_reg_2858 xor ap_const_lv1_1);
    tmp_3_i_i4_fu_2073_p2 <= (isneg_1_reg_2842 xor ap_const_lv1_1);
    tmp_3_i_i_fu_2038_p2 <= (isneg_reg_2826 xor ap_const_lv1_1);
    tmp_41_fu_781_p1 <= p_p2_i424_i_fu_709_p3(2 - 1 downto 0);
    tmp_44_fu_1925_p4 <= p_Val2_6_fu_1911_p2(11 downto 8);
    tmp_48_fu_785_p1 <= tmp_4_fu_663_p2(2 - 1 downto 0);
    tmp_4_fu_663_p2 <= std_logic_vector(unsigned(p_014_0_i_cast_fu_601_p1) + unsigned(ap_const_lv12_FFF));
    tmp_50_fu_789_p1 <= p_p2_i424_i_fu_709_p3(2 - 1 downto 0);
    tmp_54_fu_1983_p4 <= p_Val2_s_52_fu_1969_p2(11 downto 8);
    tmp_60_fu_793_p1 <= p_assign_8_fu_723_p2(2 - 1 downto 0);
    tmp_61_fu_797_p3 <= 
        tmp_50_fu_789_p1 when (tmp_10_fu_717_p2(0) = '1') else 
        tmp_60_fu_793_p1;
    tmp_62_fu_805_p3 <= 
        tmp_48_fu_785_p1 when (or_cond_i423_i_fu_689_p2(0) = '1') else 
        tmp_61_fu_797_p3;
    tmp_63_fu_819_p1 <= p_assign_6_0_1_fu_729_p2(2 - 1 downto 0);
    tmp_64_fu_823_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_24_fu_751_p1));
    tmp_65_fu_829_p3 <= 
        tmp_64_fu_823_p2 when (tmp_22_fu_743_p3(0) = '1') else 
        tmp_63_fu_819_p1;
    tmp_66_fu_851_p1 <= p_assign_6_0_2_fu_755_p2(2 - 1 downto 0);
    tmp_67_fu_855_p2 <= (tmp_37_fu_777_p1 xor ap_const_lv2_3);
    tmp_68_fu_861_p3 <= 
        tmp_67_fu_855_p2 when (tmp_35_fu_769_p3(0) = '1') else 
        tmp_66_fu_851_p1;
    tmp_69_fu_883_p1 <= tmp_4_fu_663_p2(2 - 1 downto 0);
    tmp_6_fu_571_p2 <= std_logic_vector(unsigned(tmp_5_reg_538) + unsigned(ap_const_lv2_1));
    tmp_70_fu_887_p1 <= p_p2_i424_i_fu_709_p3(2 - 1 downto 0);
    tmp_71_fu_891_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_41_fu_781_p1));
    tmp_72_fu_935_p4 <= p_027_0_i_reg_560(10 downto 1);
    tmp_73_fu_961_p3 <= ImagLoc_x_fu_951_p2(11 downto 11);
    tmp_74_fu_987_p3 <= ImagLoc_x_fu_951_p2(11 downto 11);
    tmp_75_fu_1067_p1 <= x_fu_1059_p3(2 - 1 downto 0);
    tmp_7_fu_577_p2 <= "1" when (tmp_5_reg_538 = ap_const_lv2_2) else "0";
    tmp_82_not_fu_623_p2 <= "1" when (unsigned(p_014_0_i_reg_549) > unsigned(ap_const_lv11_437)) else "0";
    tmp_8_fu_617_p2 <= "1" when (unsigned(p_014_0_i_reg_549) < unsigned(ap_const_lv11_438)) else "0";
    tmp_9_fu_683_p2 <= "1" when (signed(tmp_4_fu_663_p2) < signed(ap_const_lv12_438)) else "0";
    tmp_i_i1_fu_2126_p2 <= (isneg_2_reg_2858 or overflow_2_fu_2113_p2);
    tmp_i_i8_fu_2091_p2 <= (isneg_1_reg_2842 or overflow_1_fu_2078_p2);
    tmp_i_i_fu_2056_p2 <= (isneg_reg_2826 or overflow_fu_2043_p2);
    tmp_s_fu_598_p1 <= std_logic_vector(resize(unsigned(p_kernel_val_2_V_1_read),10));
        x_cast_fu_1081_p1 <= std_logic_vector(resize(signed(x_reg_2641),32));

    x_fu_1059_p3 <= 
        p_p2_i_i_cast_fu_1009_p1 when (sel_tmp2_fu_1053_p2(0) = '1') else 
        sel_tmp_fu_1033_p3;
end behav;
