

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Sun May 15 16:10:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   14|   14|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reduce_fu_583  |reduce  |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1310|    684|    -|
|Memory           |        0|    -|      64|     12|    0|
|Multiplexer      |        -|    -|       -|    427|    -|
|Register         |        -|    -|     762|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    2136|   1356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_2_1_U4  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U5  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U6  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U7  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |grp_reduce_fu_583      |reduce              |        0|   0|  650|  484|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|  12| 1310|  684|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |storage_U  |storage_RAM_AUTO_1R1W  |        0|  64|  12|    0|    23|   32|     1|          736|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        0|  64|  12|    0|    23|   32|     1|          736|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln42_1_fu_671_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln42_fu_667_p2       |         +|   0|  0|  32|          32|          32|
    |x_1_fu_677_p2            |         +|   0|  0|  32|          32|          32|
    |select_ln27_1_fu_645_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_2_fu_655_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_3_fu_661_p3  |    select|   0|  0|  32|           1|          32|
    |x_fu_635_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 233|         101|         226|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         15|    1|         15|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |init_vector_address0         |  65|         13|    5|         65|
    |init_vector_address1         |  65|         12|    5|         60|
    |mult_enables_address0        |  14|          3|    2|          6|
    |mult_enables_address1        |  14|          3|    2|          6|
    |storage_address0             |  65|         15|    5|         75|
    |storage_address1             |  65|         14|    5|         70|
    |subrow_col_indices_address0  |  14|          3|    2|          6|
    |subrow_col_indices_address1  |  14|          3|    2|          6|
    |subrow_vals_address0         |  14|          3|    2|          6|
    |subrow_vals_address1         |  14|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 427|         91|   35|        325|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |grp_reduce_fu_583_ap_start_reg             |   1|   0|    1|          0|
    |init_read_reg_683                          |   1|   0|    1|          0|
    |label_r_read_reg_922                       |  32|   0|   32|          0|
    |mul_ln28_1_reg_977                         |  32|   0|   32|          0|
    |mul_ln28_2_reg_987                         |  32|   0|   32|          0|
    |mul_ln28_3_reg_992                         |  32|   0|   32|          0|
    |mul_ln28_reg_967                           |  32|   0|   32|          0|
    |mult_enables_load_1_reg_752                |   1|   0|    1|          0|
    |mult_enables_load_1_reg_752_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_2_reg_807                |   1|   0|    1|          0|
    |mult_enables_load_2_reg_807_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_3_reg_822                |   1|   0|    1|          0|
    |mult_enables_load_3_reg_822_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_reg_737                  |   1|   0|    1|          0|
    |mult_enables_load_reg_737_pp0_iter1_reg    |   1|   0|    1|          0|
    |select_ln27_1_reg_982                      |  32|   0|   32|          0|
    |storage_load_1_reg_942                     |  32|   0|   32|          0|
    |storage_load_2_reg_957                     |  32|   0|   32|          0|
    |storage_load_3_reg_962                     |  32|   0|   32|          0|
    |storage_load_reg_937                       |  32|   0|   32|          0|
    |subrow_col_indices_load_1_reg_762          |  32|   0|   32|          0|
    |subrow_col_indices_load_2_reg_817          |  32|   0|   32|          0|
    |subrow_col_indices_load_3_reg_832          |  32|   0|   32|          0|
    |subrow_col_indices_load_reg_747            |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_757                 |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_757_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_812                 |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_812_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_827                 |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_827_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_reg_742                   |  32|   0|   32|          0|
    |x_1_reg_997                                |  32|   0|   32|          0|
    |x_reg_972                                  |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 762|   0|  762|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_local_block               |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_local_deadlock            |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_clk                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|out_r                        |  out|   32|      ap_vld|               out_r|       pointer|
|out_r_ap_vld                 |  out|    1|      ap_vld|               out_r|       pointer|
|subrow_vals_address0         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce0              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q0               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_vals_address1         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce1              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q1               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_col_indices_address0  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce0       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q0        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_address1  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce1       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q1        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|mult_enables_address0        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce0             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q0              |   in|    1|   ap_memory|        mult_enables|         array|
|mult_enables_address1        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce1             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q1              |   in|    1|   ap_memory|        mult_enables|         array|
|label_r                      |   in|   32|     ap_none|             label_r|        scalar|
|init_vector_address0         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce0              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q0               |   in|   32|   ap_memory|         init_vector|         array|
|init_vector_address1         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce1              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q1               |   in|   32|   ap_memory|         init_vector|         array|
|init                         |   in|    1|     ap_none|                init|        scalar|
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 14, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init" [SPMV_CSR_src/accelerator/accelerator.cpp:48]   --->   Operation 25 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %init_read, void %_Z10initialisePiS_b.exit_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 26 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 27 'getelementptr' 'init_vector_addr' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 28 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 29 'getelementptr' 'init_vector_addr_1' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 30 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 31 'getelementptr' 'mult_enables_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 32 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 33 'getelementptr' 'subrow_vals_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 34 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 35 'getelementptr' 'subrow_col_indices_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 36 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 37 'getelementptr' 'mult_enables_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 38 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 39 'getelementptr' 'subrow_vals_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 40 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 41 'getelementptr' 'subrow_col_indices_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 42 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 43 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 44 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 45 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_1, i32 1" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 46 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 47 'getelementptr' 'init_vector_addr_2' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 48 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 49 'getelementptr' 'init_vector_addr_3' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 50 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 51 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 52 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 53 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 54 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 55 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 56 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 57 'getelementptr' 'mult_enables_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 58 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 59 'getelementptr' 'subrow_vals_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 60 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 61 'getelementptr' 'subrow_col_indices_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 62 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 63 'getelementptr' 'mult_enables_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 64 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 65 'getelementptr' 'subrow_vals_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 66 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 67 'getelementptr' 'subrow_col_indices_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 68 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 69 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_2, i32 2" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 70 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 71 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_3, i32 3" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 72 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 73 'getelementptr' 'init_vector_addr_4' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 74 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 75 'getelementptr' 'init_vector_addr_5' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 76 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 77 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 78 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 79 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 80 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 81 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 82 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 82 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 83 [1/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 83 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_4, i32 4" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 84 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 85 [1/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 85 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_5, i32 5" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 86 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 87 'getelementptr' 'init_vector_addr_6' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 88 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 89 'getelementptr' 'init_vector_addr_7' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 90 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 91 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_6, i32 6" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 92 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 93 [1/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 93 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_7, i32 7" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 94 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 95 'getelementptr' 'init_vector_addr_8' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 96 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 97 'getelementptr' 'init_vector_addr_9' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 98 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 99 [1/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 99 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_8, i32 8" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 100 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 101 [1/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 101 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_9, i32 9" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 102 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 103 'getelementptr' 'init_vector_addr_10' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 104 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 105 'getelementptr' 'init_vector_addr_11' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 106 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 107 [1/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 107 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_10, i32 10" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 108 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 109 [1/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 109 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_11, i32 11" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 110 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 111 'getelementptr' 'init_vector_addr_12' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 112 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 113 'getelementptr' 'init_vector_addr_13' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 114 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 115 [1/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 115 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_12, i32 12" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 116 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 117 [1/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 117 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_13, i32 13" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 118 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 119 'getelementptr' 'init_vector_addr_14' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 120 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 121 'getelementptr' 'init_vector_addr_15' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 122 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 123 [1/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 123 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_14, i32 14" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 124 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 125 [1/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 125 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_15, i32 15" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 126 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 127 'getelementptr' 'init_vector_addr_16' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 128 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 129 'getelementptr' 'init_vector_addr_17' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 130 [2/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 130 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 131 [1/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 131 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_16, i32 16" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 132 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 133 [1/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 133 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_17, i32 17" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 134 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 135 'getelementptr' 'init_vector_addr_18' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 136 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 137 'getelementptr' 'init_vector_addr_19' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 138 [2/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 138 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 11 <SV = 10> <Delay = 4.64>
ST_11 : Operation 139 [1/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 139 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_18, i32 18" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 140 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 141 [1/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 141 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_19, i32 19" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 142 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 143 'getelementptr' 'init_vector_addr_20' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 144 [2/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 144 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 145 'getelementptr' 'init_vector_addr_21' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 146 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 147 [1/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 147 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_20, i32 20" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 148 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 149 [1/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 149 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_21, i32 21" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 150 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 151 'getelementptr' 'init_vector_addr_22' <Predicate = (init_read)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 152 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 153 [1/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 153 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_13 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln12 = store i32 %init_vector_load_22, i32 22" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 154 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln14 = br void %_Z10initialisePiS_b.exit_ifconv" [SPMV_CSR_src/accelerator/accelerator.cpp:14]   --->   Operation 155 'br' 'br_ln14' <Predicate = (init_read)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 157 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:48]   --->   Operation 172 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %subrow_col_indices_load" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 173 'zext' 'zext_ln28' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln28" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 174 'getelementptr' 'storage_addr' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_14 : Operation 175 [2/2] (2.32ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 175 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i32 %subrow_col_indices_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 176 'zext' 'zext_ln28_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 177 'getelementptr' 'storage_addr_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_14 : Operation 178 [2/2] (2.32ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 178 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 179 [1/2] (2.32ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 179 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_15 : Operation 180 [1/2] (2.32ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 180 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i32 %subrow_col_indices_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 181 'zext' 'zext_ln28_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 182 'getelementptr' 'storage_addr_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_15 : Operation 183 [2/2] (2.32ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 183 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i32 %subrow_col_indices_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 184 'zext' 'zext_ln28_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 185 'getelementptr' 'storage_addr_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_15 : Operation 186 [2/2] (2.32ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 186 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %storage_load, i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 187 'mul' 'mul_ln28' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/2] (2.32ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 188 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_16 : Operation 189 [1/2] (2.32ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 189 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %storage_load, i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 190 'mul' 'mul_ln28' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 191 'mul' 'mul_ln28_1' <Predicate = (mult_enables_load_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 192 [1/1] (0.69ns)   --->   "%x = select i1 %mult_enables_load, i32 %mul_ln28, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 192 'select' 'x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 193 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 193 'mul' 'mul_ln28_1' <Predicate = (mult_enables_load_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 194 'mul' 'mul_ln28_2' <Predicate = (mult_enables_load_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 195 [1/1] (0.69ns)   --->   "%select_ln27_1 = select i1 %mult_enables_load_1, i32 %mul_ln28_1, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 195 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 196 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 196 'mul' 'mul_ln28_2' <Predicate = (mult_enables_load_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 197 'mul' 'mul_ln28_3' <Predicate = (mult_enables_load_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 198 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:28]   --->   Operation 198 'mul' 'mul_ln28_3' <Predicate = (mult_enables_load_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.92>
ST_21 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%select_ln27_2 = select i1 %mult_enables_load_2, i32 %mul_ln28_2, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 199 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%select_ln27_3 = select i1 %mult_enables_load_3, i32 %mul_ln28_3, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 200 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i32 %select_ln27_1, i32 %x" [SPMV_CSR_src/accelerator/accelerator.cpp:42->SPMV_CSR_src/accelerator/accelerator.cpp:66]   --->   Operation 201 'add' 'add_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 202 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln42_1 = add i32 %select_ln27_2, i32 %select_ln27_3" [SPMV_CSR_src/accelerator/accelerator.cpp:42->SPMV_CSR_src/accelerator/accelerator.cpp:66]   --->   Operation 202 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%x_1 = add i32 %add_ln42_1, i32 %add_ln42" [SPMV_CSR_src/accelerator/accelerator.cpp:42->SPMV_CSR_src/accelerator/accelerator.cpp:66]   --->   Operation 203 'add' 'x_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.14>
ST_22 : Operation 204 [3/3] (4.14ns)   --->   "%call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:68]   --->   Operation 204 'call' 'call_ln68' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.03>
ST_23 : Operation 205 [2/3] (5.03ns)   --->   "%call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:68]   --->   Operation 205 'call' 'call_ln68' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 4.25>
ST_24 : Operation 206 [1/3] (4.25ns)   --->   "%call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:68]   --->   Operation 206 'call' 'call_ln68' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:69]   --->   Operation 207 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ subrow_vals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ subrow_col_indices]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mult_enables]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ label_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ storage]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ reducer_circuit_adder_levels_num_items_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_0_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_label_0_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_num_items_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_valid_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_0_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_valid_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_label_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
init_read                 (read         ) [ 0111111111111100000000000]
br_ln9                    (br           ) [ 0000000000000000000000000]
init_vector_addr          (getelementptr) [ 0010000000000000000000000]
init_vector_addr_1        (getelementptr) [ 0010000000000000000000000]
mult_enables_addr         (getelementptr) [ 0010000000000000000000000]
subrow_vals_addr          (getelementptr) [ 0010000000000000000000000]
subrow_col_indices_addr   (getelementptr) [ 0010000000000000000000000]
mult_enables_addr_1       (getelementptr) [ 0010000000000000000000000]
subrow_vals_addr_1        (getelementptr) [ 0010000000000000000000000]
subrow_col_indices_addr_1 (getelementptr) [ 0010000000000000000000000]
init_vector_load          (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_1        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_2        (getelementptr) [ 0001000000000000000000000]
init_vector_addr_3        (getelementptr) [ 0001000000000000000000000]
mult_enables_load         (load         ) [ 0111111111111111111000000]
subrow_vals_load          (load         ) [ 0111111111111111110000000]
subrow_col_indices_load   (load         ) [ 0001111111111110000000000]
mult_enables_load_1       (load         ) [ 0111111111111111111100000]
subrow_vals_load_1        (load         ) [ 0111111111111111111000000]
subrow_col_indices_load_1 (load         ) [ 0001111111111110000000000]
mult_enables_addr_2       (getelementptr) [ 0001000000000000000000000]
subrow_vals_addr_2        (getelementptr) [ 0001000000000000000000000]
subrow_col_indices_addr_2 (getelementptr) [ 0001000000000000000000000]
mult_enables_addr_3       (getelementptr) [ 0001000000000000000000000]
subrow_vals_addr_3        (getelementptr) [ 0001000000000000000000000]
subrow_col_indices_addr_3 (getelementptr) [ 0001000000000000000000000]
init_vector_load_2        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_3        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_4        (getelementptr) [ 0000100000000000000000000]
init_vector_addr_5        (getelementptr) [ 0000100000000000000000000]
mult_enables_load_2       (load         ) [ 0111111111111111111111000]
subrow_vals_load_2        (load         ) [ 0111111111111111111100000]
subrow_col_indices_load_2 (load         ) [ 0100111111111111000000000]
mult_enables_load_3       (load         ) [ 0111111111111111111111000]
subrow_vals_load_3        (load         ) [ 0111111111111111111110000]
subrow_col_indices_load_3 (load         ) [ 0100111111111111000000000]
init_vector_load_4        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_5        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_6        (getelementptr) [ 0000010000000000000000000]
init_vector_addr_7        (getelementptr) [ 0000010000000000000000000]
init_vector_load_6        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_7        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_8        (getelementptr) [ 0000001000000000000000000]
init_vector_addr_9        (getelementptr) [ 0000001000000000000000000]
init_vector_load_8        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_9        (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_10       (getelementptr) [ 0000000100000000000000000]
init_vector_addr_11       (getelementptr) [ 0000000100000000000000000]
init_vector_load_10       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_11       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_12       (getelementptr) [ 0000000010000000000000000]
init_vector_addr_13       (getelementptr) [ 0000000010000000000000000]
init_vector_load_12       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_13       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_14       (getelementptr) [ 0000000001000000000000000]
init_vector_addr_15       (getelementptr) [ 0000000001000000000000000]
init_vector_load_14       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_15       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_16       (getelementptr) [ 0000000000100000000000000]
init_vector_addr_17       (getelementptr) [ 0000000000100000000000000]
init_vector_load_16       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_17       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_18       (getelementptr) [ 0000000000010000000000000]
init_vector_addr_19       (getelementptr) [ 0000000000010000000000000]
init_vector_load_18       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_19       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_20       (getelementptr) [ 0000000000001000000000000]
init_vector_addr_21       (getelementptr) [ 0000000000001000000000000]
init_vector_load_20       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_load_21       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
init_vector_addr_22       (getelementptr) [ 0000000000000100000000000]
init_vector_load_22       (load         ) [ 0000000000000000000000000]
store_ln12                (store        ) [ 0000000000000000000000000]
br_ln14                   (br           ) [ 0000000000000000000000000]
specpipeline_ln0          (specpipeline ) [ 0000000000000000000000000]
spectopmodule_ln0         (spectopmodule) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000000]
label_r_read              (read         ) [ 0111111110000001111111100]
zext_ln28                 (zext         ) [ 0000000000000000000000000]
storage_addr              (getelementptr) [ 0100000000000001000000000]
zext_ln28_1               (zext         ) [ 0000000000000000000000000]
storage_addr_1            (getelementptr) [ 0100000000000001000000000]
storage_load              (load         ) [ 0011000000000000110000000]
storage_load_1            (load         ) [ 0011100000000000111000000]
zext_ln28_2               (zext         ) [ 0000000000000000000000000]
storage_addr_2            (getelementptr) [ 0010000000000000100000000]
zext_ln28_3               (zext         ) [ 0000000000000000000000000]
storage_addr_3            (getelementptr) [ 0010000000000000100000000]
storage_load_2            (load         ) [ 0001110000000000011100000]
storage_load_3            (load         ) [ 0001111000000000011110000]
mul_ln28                  (mul          ) [ 0000100000000000001000000]
x                         (select       ) [ 0000011100000000000111000]
mul_ln28_1                (mul          ) [ 0000010000000000000100000]
select_ln27_1             (select       ) [ 0000001100000000000011000]
mul_ln28_2                (mul          ) [ 0000001100000000000011000]
mul_ln28_3                (mul          ) [ 0000000100000000000001000]
select_ln27_2             (select       ) [ 0000000000000000000000000]
select_ln27_3             (select       ) [ 0000000000000000000000000]
add_ln42                  (add          ) [ 0000000000000000000000000]
add_ln42_1                (add          ) [ 0000000000000000000000000]
x_1                       (add          ) [ 0000000010000000000000100]
call_ln68                 (call         ) [ 0000000000000000000000000]
ret_ln69                  (ret          ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="subrow_vals">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_vals"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="subrow_col_indices">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_col_indices"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mult_enables">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_enables"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="label_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="init_vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="init">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="storage">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="storage"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reducer_circuit_adder_levels_num_items_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reducer_circuit_adder_levels_buffer_value_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reducer_circuit_adder_levels_buffer_label_0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_0_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reducer_circuit_adder_levels_num_items_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reducer_circuit_adder_levels_buffer_value_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="reducer_circuit_adder_levels_valid_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reducer_circuit_adder_levels_buffer_value_0_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="reducer_circuit_adder_levels_valid_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reducer_circuit_adder_levels_buffer_value_1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reducer_circuit_adder_levels_buffer_label_1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_1_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="init_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="label_r_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_r_read/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="init_vector_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
<pin id="182" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_vector_load/1 init_vector_load_1/1 init_vector_load_2/2 init_vector_load_3/2 init_vector_load_4/3 init_vector_load_5/3 init_vector_load_6/4 init_vector_load_7/4 init_vector_load_8/5 init_vector_load_9/5 init_vector_load_10/6 init_vector_load_11/6 init_vector_load_12/7 init_vector_load_13/7 init_vector_load_14/8 init_vector_load_15/8 init_vector_load_16/9 init_vector_load_17/9 init_vector_load_18/10 init_vector_load_19/10 init_vector_load_20/11 init_vector_load_21/11 init_vector_load_22/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="init_vector_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mult_enables_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="1" slack="12"/>
<pin id="209" dir="1" index="7" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mult_enables_load/1 mult_enables_load_1/1 mult_enables_load_2/2 mult_enables_load_3/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="subrow_vals_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="224" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="225" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="15"/>
<pin id="227" dir="1" index="7" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subrow_vals_load/1 subrow_vals_load_1/1 subrow_vals_load_2/2 subrow_vals_load_3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="subrow_col_indices_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="0"/>
<pin id="242" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="243" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="12"/>
<pin id="245" dir="1" index="7" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subrow_col_indices_load/1 subrow_col_indices_load_1/1 subrow_col_indices_load_2/2 subrow_col_indices_load_3/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="mult_enables_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="subrow_vals_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="subrow_col_indices_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="1"/>
<pin id="282" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/2 store_ln12/2 store_ln12/3 store_ln12/3 store_ln12/4 store_ln12/4 store_ln12/5 store_ln12/5 store_ln12/6 store_ln12/6 store_ln12/7 store_ln12/7 store_ln12/8 store_ln12/8 store_ln12/9 store_ln12/9 store_ln12/10 store_ln12/10 store_ln12/11 store_ln12/11 store_ln12/12 store_ln12/12 store_ln12/13 storage_load/14 storage_load_1/14 storage_load_2/15 storage_load_3/15 "/>
</bind>
</comp>

<comp id="287" class="1004" name="init_vector_addr_2_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="init_vector_addr_3_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_3/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mult_enables_addr_2_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="subrow_vals_addr_2_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="subrow_col_indices_addr_2_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mult_enables_addr_3_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="subrow_vals_addr_3_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr_3/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="subrow_col_indices_addr_3_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="3" slack="0"/>
<pin id="354" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr_3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="init_vector_addr_4_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_4/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="init_vector_addr_5_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_5/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="init_vector_addr_6_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_6/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="init_vector_addr_7_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_7/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="init_vector_addr_8_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_8/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="init_vector_addr_9_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_9/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="init_vector_addr_10_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_10/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="init_vector_addr_11_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_11/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="init_vector_addr_12_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_12/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="init_vector_addr_13_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_13/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="init_vector_addr_14_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_14/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="init_vector_addr_15_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_15/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="init_vector_addr_16_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_16/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="init_vector_addr_17_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_17/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="init_vector_addr_18_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_18/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="init_vector_addr_19_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_19/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="init_vector_addr_20_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="0"/>
<pin id="525" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_20/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="init_vector_addr_21_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_21/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="init_vector_addr_22_gep_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_22/12 "/>
</bind>
</comp>

<comp id="551" class="1004" name="storage_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="32" slack="0"/>
<pin id="555" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr/14 "/>
</bind>
</comp>

<comp id="559" class="1004" name="storage_addr_1_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr_1/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="storage_addr_2_gep_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr_2/15 "/>
</bind>
</comp>

<comp id="575" class="1004" name="storage_addr_3_gep_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr_3/15 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_reduce_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="0" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="0" index="3" bw="32" slack="8"/>
<pin id="588" dir="0" index="4" bw="32" slack="0"/>
<pin id="589" dir="0" index="5" bw="32" slack="0"/>
<pin id="590" dir="0" index="6" bw="32" slack="0"/>
<pin id="591" dir="0" index="7" bw="32" slack="0"/>
<pin id="592" dir="0" index="8" bw="32" slack="0"/>
<pin id="593" dir="0" index="9" bw="1" slack="0"/>
<pin id="594" dir="0" index="10" bw="32" slack="0"/>
<pin id="595" dir="0" index="11" bw="1" slack="0"/>
<pin id="596" dir="0" index="12" bw="32" slack="0"/>
<pin id="597" dir="0" index="13" bw="32" slack="0"/>
<pin id="598" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/22 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln28_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="12"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln28_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="12"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/14 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln28_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="12"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/15 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln28_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="12"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/15 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="0" index="1" bw="32" slack="14"/>
<pin id="630" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="0" index="1" bw="32" slack="15"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/17 "/>
</bind>
</comp>

<comp id="635" class="1004" name="x_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="16"/>
<pin id="637" dir="0" index="1" bw="32" slack="1"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="2"/>
<pin id="643" dir="0" index="1" bw="32" slack="15"/>
<pin id="644" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/18 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln27_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="17"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/19 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="3"/>
<pin id="653" dir="0" index="1" bw="32" slack="16"/>
<pin id="654" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/19 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln27_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="18"/>
<pin id="657" dir="0" index="1" bw="32" slack="2"/>
<pin id="658" dir="0" index="2" bw="32" slack="0"/>
<pin id="659" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/21 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln27_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="18"/>
<pin id="663" dir="0" index="1" bw="32" slack="1"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/21 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln42_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2"/>
<pin id="669" dir="0" index="1" bw="32" slack="3"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/21 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln42_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/21 "/>
</bind>
</comp>

<comp id="677" class="1004" name="x_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/21 "/>
</bind>
</comp>

<comp id="683" class="1005" name="init_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="init_vector_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="1"/>
<pin id="689" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="init_vector_addr_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="mult_enables_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="1"/>
<pin id="699" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="subrow_vals_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="1"/>
<pin id="704" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="subrow_col_indices_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="1"/>
<pin id="709" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="mult_enables_addr_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="1"/>
<pin id="714" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="subrow_vals_addr_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="1"/>
<pin id="719" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="subrow_col_indices_addr_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="1"/>
<pin id="724" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="init_vector_addr_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="1"/>
<pin id="729" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="init_vector_addr_3_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_3 "/>
</bind>
</comp>

<comp id="737" class="1005" name="mult_enables_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="12"/>
<pin id="739" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="mult_enables_load "/>
</bind>
</comp>

<comp id="742" class="1005" name="subrow_vals_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="14"/>
<pin id="744" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="subrow_vals_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="subrow_col_indices_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="12"/>
<pin id="749" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load "/>
</bind>
</comp>

<comp id="752" class="1005" name="mult_enables_load_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="12"/>
<pin id="754" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="mult_enables_load_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="subrow_vals_load_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="15"/>
<pin id="759" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="subrow_vals_load_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="subrow_col_indices_load_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="12"/>
<pin id="764" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="mult_enables_addr_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="1"/>
<pin id="769" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="subrow_vals_addr_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="1"/>
<pin id="774" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="subrow_col_indices_addr_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="1"/>
<pin id="779" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="mult_enables_addr_3_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="1"/>
<pin id="784" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="subrow_vals_addr_3_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="1"/>
<pin id="789" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr_3 "/>
</bind>
</comp>

<comp id="792" class="1005" name="subrow_col_indices_addr_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="1"/>
<pin id="794" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr_3 "/>
</bind>
</comp>

<comp id="797" class="1005" name="init_vector_addr_4_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_4 "/>
</bind>
</comp>

<comp id="802" class="1005" name="init_vector_addr_5_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_5 "/>
</bind>
</comp>

<comp id="807" class="1005" name="mult_enables_load_2_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="12"/>
<pin id="809" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="mult_enables_load_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="subrow_vals_load_2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="15"/>
<pin id="814" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="subrow_vals_load_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="subrow_col_indices_load_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="12"/>
<pin id="819" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="mult_enables_load_3_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="12"/>
<pin id="824" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="mult_enables_load_3 "/>
</bind>
</comp>

<comp id="827" class="1005" name="subrow_vals_load_3_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="16"/>
<pin id="829" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="subrow_vals_load_3 "/>
</bind>
</comp>

<comp id="832" class="1005" name="subrow_col_indices_load_3_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="12"/>
<pin id="834" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load_3 "/>
</bind>
</comp>

<comp id="837" class="1005" name="init_vector_addr_6_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="1"/>
<pin id="839" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_6 "/>
</bind>
</comp>

<comp id="842" class="1005" name="init_vector_addr_7_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_7 "/>
</bind>
</comp>

<comp id="847" class="1005" name="init_vector_addr_8_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="1"/>
<pin id="849" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_8 "/>
</bind>
</comp>

<comp id="852" class="1005" name="init_vector_addr_9_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="1"/>
<pin id="854" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_9 "/>
</bind>
</comp>

<comp id="857" class="1005" name="init_vector_addr_10_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="1"/>
<pin id="859" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_10 "/>
</bind>
</comp>

<comp id="862" class="1005" name="init_vector_addr_11_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="1"/>
<pin id="864" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_11 "/>
</bind>
</comp>

<comp id="867" class="1005" name="init_vector_addr_12_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="1"/>
<pin id="869" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_12 "/>
</bind>
</comp>

<comp id="872" class="1005" name="init_vector_addr_13_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_13 "/>
</bind>
</comp>

<comp id="877" class="1005" name="init_vector_addr_14_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="1"/>
<pin id="879" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_14 "/>
</bind>
</comp>

<comp id="882" class="1005" name="init_vector_addr_15_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_15 "/>
</bind>
</comp>

<comp id="887" class="1005" name="init_vector_addr_16_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="1"/>
<pin id="889" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_16 "/>
</bind>
</comp>

<comp id="892" class="1005" name="init_vector_addr_17_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="5" slack="1"/>
<pin id="894" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_17 "/>
</bind>
</comp>

<comp id="897" class="1005" name="init_vector_addr_18_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_18 "/>
</bind>
</comp>

<comp id="902" class="1005" name="init_vector_addr_19_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="1"/>
<pin id="904" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_19 "/>
</bind>
</comp>

<comp id="907" class="1005" name="init_vector_addr_20_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="1"/>
<pin id="909" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_20 "/>
</bind>
</comp>

<comp id="912" class="1005" name="init_vector_addr_21_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="1"/>
<pin id="914" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_21 "/>
</bind>
</comp>

<comp id="917" class="1005" name="init_vector_addr_22_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="1"/>
<pin id="919" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_22 "/>
</bind>
</comp>

<comp id="922" class="1005" name="label_r_read_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="8"/>
<pin id="924" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="label_r_read "/>
</bind>
</comp>

<comp id="927" class="1005" name="storage_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="1"/>
<pin id="929" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="storage_addr_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="1"/>
<pin id="934" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="storage_load_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storage_load "/>
</bind>
</comp>

<comp id="942" class="1005" name="storage_load_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="2"/>
<pin id="944" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storage_load_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="storage_addr_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="1"/>
<pin id="949" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="storage_addr_3_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="1"/>
<pin id="954" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr_3 "/>
</bind>
</comp>

<comp id="957" class="1005" name="storage_load_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="2"/>
<pin id="959" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storage_load_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="storage_load_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="3"/>
<pin id="964" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="storage_load_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="mul_ln28_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="972" class="1005" name="x_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="3"/>
<pin id="974" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="977" class="1005" name="mul_ln28_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="select_ln27_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="2"/>
<pin id="984" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln27_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="mul_ln28_2_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="992" class="1005" name="mul_ln28_3_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="997" class="1005" name="x_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="150" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="183"><net_src comp="166" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="210"><net_src comp="193" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="228"><net_src comp="211" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="246"><net_src comp="229" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="283"><net_src comp="174" pin="7"/><net_sink comp="274" pin=4"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="174" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="310"><net_src comp="6" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="328"><net_src comp="4" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="346"><net_src comp="2" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="366"><net_src comp="10" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="361" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="370" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="386"><net_src comp="10" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="395"><net_src comp="10" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="409"><net_src comp="401" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="415"><net_src comp="10" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="421" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="430" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="86" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="441" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="458"><net_src comp="450" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="459"><net_src comp="90" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="460"><net_src comp="92" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="466"><net_src comp="10" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="469"><net_src comp="461" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="475"><net_src comp="10" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="96" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="470" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="479"><net_src comp="98" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="480"><net_src comp="100" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="486"><net_src comp="10" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="495"><net_src comp="10" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="104" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="499"><net_src comp="106" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="500"><net_src comp="108" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="506"><net_src comp="10" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="110" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="501" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="515"><net_src comp="10" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="38" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="112" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="510" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="519"><net_src comp="114" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="520"><net_src comp="116" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="526"><net_src comp="10" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="118" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="529"><net_src comp="521" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="535"><net_src comp="10" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="120" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="538"><net_src comp="530" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="539"><net_src comp="122" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="540"><net_src comp="124" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="546"><net_src comp="10" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="38" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="126" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="550"><net_src comp="128" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="556"><net_src comp="14" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="38" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="551" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="564"><net_src comp="14" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="38" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="559" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="572"><net_src comp="14" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="38" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="567" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="580"><net_src comp="14" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="38" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="575" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="599"><net_src comp="152" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="600"><net_src comp="0" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="601"><net_src comp="16" pin="0"/><net_sink comp="583" pin=4"/></net>

<net id="602"><net_src comp="18" pin="0"/><net_sink comp="583" pin=5"/></net>

<net id="603"><net_src comp="20" pin="0"/><net_sink comp="583" pin=6"/></net>

<net id="604"><net_src comp="22" pin="0"/><net_sink comp="583" pin=7"/></net>

<net id="605"><net_src comp="24" pin="0"/><net_sink comp="583" pin=8"/></net>

<net id="606"><net_src comp="26" pin="0"/><net_sink comp="583" pin=9"/></net>

<net id="607"><net_src comp="28" pin="0"/><net_sink comp="583" pin=10"/></net>

<net id="608"><net_src comp="30" pin="0"/><net_sink comp="583" pin=11"/></net>

<net id="609"><net_src comp="32" pin="0"/><net_sink comp="583" pin=12"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="583" pin=13"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="618"><net_src comp="615" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="622"><net_src comp="619" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="626"><net_src comp="623" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="640"><net_src comp="134" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="650"><net_src comp="134" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="660"><net_src comp="134" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="134" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="675"><net_src comp="655" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="661" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="667" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="154" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="166" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="695"><net_src comp="184" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="700"><net_src comp="193" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="705"><net_src comp="211" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="710"><net_src comp="229" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="715"><net_src comp="247" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="720"><net_src comp="256" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="725"><net_src comp="265" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="730"><net_src comp="287" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="735"><net_src comp="296" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="740"><net_src comp="201" pin="7"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="745"><net_src comp="219" pin="7"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="750"><net_src comp="237" pin="7"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="755"><net_src comp="201" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="760"><net_src comp="219" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="765"><net_src comp="237" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="770"><net_src comp="305" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="775"><net_src comp="314" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="780"><net_src comp="323" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="785"><net_src comp="332" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="790"><net_src comp="341" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="795"><net_src comp="350" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="800"><net_src comp="361" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="805"><net_src comp="370" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="810"><net_src comp="201" pin="7"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="815"><net_src comp="219" pin="7"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="820"><net_src comp="237" pin="7"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="825"><net_src comp="201" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="830"><net_src comp="219" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="835"><net_src comp="237" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="840"><net_src comp="381" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="845"><net_src comp="390" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="850"><net_src comp="401" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="855"><net_src comp="410" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="860"><net_src comp="421" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="865"><net_src comp="430" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="870"><net_src comp="441" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="875"><net_src comp="450" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="880"><net_src comp="461" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="885"><net_src comp="470" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="890"><net_src comp="481" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="895"><net_src comp="490" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="900"><net_src comp="501" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="905"><net_src comp="510" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="910"><net_src comp="521" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="915"><net_src comp="530" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="920"><net_src comp="541" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="925"><net_src comp="160" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="583" pin=3"/></net>

<net id="930"><net_src comp="551" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="935"><net_src comp="559" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="940"><net_src comp="274" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="945"><net_src comp="274" pin="7"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="950"><net_src comp="567" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="955"><net_src comp="575" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="960"><net_src comp="274" pin="7"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="965"><net_src comp="274" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="970"><net_src comp="627" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="975"><net_src comp="635" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="980"><net_src comp="631" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="985"><net_src comp="645" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="990"><net_src comp="641" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="995"><net_src comp="651" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1000"><net_src comp="677" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="583" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {24 }
	Port: storage | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: reducer_circuit_adder_levels_num_items_0 | {23 }
	Port: reducer_circuit_adder_levels_buffer_value_0_0 | {22 }
	Port: reducer_circuit_adder_levels_buffer_label_0_0 | {22 }
	Port: reducer_circuit_adder_levels_num_items_1 | {24 }
	Port: reducer_circuit_adder_levels_buffer_value_1_0 | {23 }
	Port: reducer_circuit_adder_levels_valid_0 | {22 23 }
	Port: reducer_circuit_adder_levels_buffer_value_0_1 | {22 }
	Port: reducer_circuit_adder_levels_valid_1 | {24 }
	Port: reducer_circuit_adder_levels_buffer_value_1_1 | {23 }
	Port: reducer_circuit_adder_levels_buffer_label_1_0 | {24 }
 - Input state : 
	Port: accelerate : subrow_vals | {1 2 3 }
	Port: accelerate : subrow_col_indices | {1 2 3 }
	Port: accelerate : mult_enables | {1 2 3 }
	Port: accelerate : label_r | {14 }
	Port: accelerate : init_vector | {1 2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: accelerate : init | {1 }
	Port: accelerate : storage | {14 15 16 }
	Port: accelerate : reducer_circuit_adder_levels_num_items_0 | {22 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_0_0 | {22 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_label_0_0 | {22 }
	Port: accelerate : reducer_circuit_adder_levels_num_items_1 | {23 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_1_0 | {23 }
	Port: accelerate : reducer_circuit_adder_levels_valid_0 | {23 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_0_1 | {22 }
	Port: accelerate : reducer_circuit_adder_levels_valid_1 | {24 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_1_1 | {24 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_label_1_0 | {24 }
  - Chain level:
	State 1
		init_vector_load : 1
		init_vector_load_1 : 1
		mult_enables_load : 1
		subrow_vals_load : 1
		subrow_col_indices_load : 1
		mult_enables_load_1 : 1
		subrow_vals_load_1 : 1
		subrow_col_indices_load_1 : 1
	State 2
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_2 : 1
		init_vector_load_3 : 1
		mult_enables_load_2 : 1
		subrow_vals_load_2 : 1
		subrow_col_indices_load_2 : 1
		mult_enables_load_3 : 1
		subrow_vals_load_3 : 1
		subrow_col_indices_load_3 : 1
	State 3
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_4 : 1
		init_vector_load_5 : 1
	State 4
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_6 : 1
		init_vector_load_7 : 1
	State 5
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_8 : 1
		init_vector_load_9 : 1
	State 6
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_10 : 1
		init_vector_load_11 : 1
	State 7
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_12 : 1
		init_vector_load_13 : 1
	State 8
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_14 : 1
		init_vector_load_15 : 1
	State 9
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_16 : 1
		init_vector_load_17 : 1
	State 10
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_18 : 1
		init_vector_load_19 : 1
	State 11
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_20 : 1
		init_vector_load_21 : 1
	State 12
		store_ln12 : 1
		store_ln12 : 1
		init_vector_load_22 : 1
	State 13
		store_ln12 : 1
	State 14
		storage_addr : 1
		storage_load : 2
		storage_addr_1 : 1
		storage_load_1 : 2
	State 15
		storage_addr_2 : 1
		storage_load_2 : 2
		storage_addr_3 : 1
		storage_load_3 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		add_ln42_1 : 1
		x_1 : 2
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_627        |    3    |    0    |   165   |    50   |
|    mul   |        grp_fu_631        |    3    |    0    |   165   |    50   |
|          |        grp_fu_641        |    3    |    0    |   165   |    50   |
|          |        grp_fu_651        |    3    |    0    |   165   |    50   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |     grp_reduce_fu_583    |    0    |  1.588  |   646   |   191   |
|----------|--------------------------|---------|---------|---------|---------|
|          |         x_fu_635         |    0    |    0    |    0    |    32   |
|  select  |   select_ln27_1_fu_645   |    0    |    0    |    0    |    32   |
|          |   select_ln27_2_fu_655   |    0    |    0    |    0    |    32   |
|          |   select_ln27_3_fu_661   |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      add_ln42_fu_667     |    0    |    0    |    0    |    32   |
|    add   |     add_ln42_1_fu_671    |    0    |    0    |    0    |    39   |
|          |        x_1_fu_677        |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |   init_read_read_fu_154  |    0    |    0    |    0    |    0    |
|          | label_r_read_read_fu_160 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     zext_ln28_fu_611     |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln28_1_fu_615    |    0    |    0    |    0    |    0    |
|          |    zext_ln28_2_fu_619    |    0    |    0    |    0    |    0    |
|          |    zext_ln28_3_fu_623    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    12   |  1.588  |   1306  |   622   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|storage|    0   |   64   |   12   |    0   |
+-------+--------+--------+--------+--------+
| Total |    0   |   64   |   12   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        init_read_reg_683        |    1   |
|   init_vector_addr_10_reg_857   |    5   |
|   init_vector_addr_11_reg_862   |    5   |
|   init_vector_addr_12_reg_867   |    5   |
|   init_vector_addr_13_reg_872   |    5   |
|   init_vector_addr_14_reg_877   |    5   |
|   init_vector_addr_15_reg_882   |    5   |
|   init_vector_addr_16_reg_887   |    5   |
|   init_vector_addr_17_reg_892   |    5   |
|   init_vector_addr_18_reg_897   |    5   |
|   init_vector_addr_19_reg_902   |    5   |
|    init_vector_addr_1_reg_692   |    5   |
|   init_vector_addr_20_reg_907   |    5   |
|   init_vector_addr_21_reg_912   |    5   |
|   init_vector_addr_22_reg_917   |    5   |
|    init_vector_addr_2_reg_727   |    5   |
|    init_vector_addr_3_reg_732   |    5   |
|    init_vector_addr_4_reg_797   |    5   |
|    init_vector_addr_5_reg_802   |    5   |
|    init_vector_addr_6_reg_837   |    5   |
|    init_vector_addr_7_reg_842   |    5   |
|    init_vector_addr_8_reg_847   |    5   |
|    init_vector_addr_9_reg_852   |    5   |
|     init_vector_addr_reg_687    |    5   |
|       label_r_read_reg_922      |   32   |
|        mul_ln28_1_reg_977       |   32   |
|        mul_ln28_2_reg_987       |   32   |
|        mul_ln28_3_reg_992       |   32   |
|         mul_ln28_reg_967        |   32   |
|   mult_enables_addr_1_reg_712   |    2   |
|   mult_enables_addr_2_reg_767   |    2   |
|   mult_enables_addr_3_reg_782   |    2   |
|    mult_enables_addr_reg_697    |    2   |
|   mult_enables_load_1_reg_752   |    1   |
|   mult_enables_load_2_reg_807   |    1   |
|   mult_enables_load_3_reg_822   |    1   |
|    mult_enables_load_reg_737    |    1   |
|      select_ln27_1_reg_982      |   32   |
|      storage_addr_1_reg_932     |    5   |
|      storage_addr_2_reg_947     |    5   |
|      storage_addr_3_reg_952     |    5   |
|       storage_addr_reg_927      |    5   |
|      storage_load_1_reg_942     |   32   |
|      storage_load_2_reg_957     |   32   |
|      storage_load_3_reg_962     |   32   |
|       storage_load_reg_937      |   32   |
|subrow_col_indices_addr_1_reg_722|    2   |
|subrow_col_indices_addr_2_reg_777|    2   |
|subrow_col_indices_addr_3_reg_792|    2   |
| subrow_col_indices_addr_reg_707 |    2   |
|subrow_col_indices_load_1_reg_762|   32   |
|subrow_col_indices_load_2_reg_817|   32   |
|subrow_col_indices_load_3_reg_832|   32   |
| subrow_col_indices_load_reg_747 |   32   |
|    subrow_vals_addr_1_reg_717   |    2   |
|    subrow_vals_addr_2_reg_772   |    2   |
|    subrow_vals_addr_3_reg_787   |    2   |
|     subrow_vals_addr_reg_702    |    2   |
|    subrow_vals_load_1_reg_757   |   32   |
|    subrow_vals_load_2_reg_812   |   32   |
|    subrow_vals_load_3_reg_827   |   32   |
|     subrow_vals_load_reg_742    |   32   |
|           x_1_reg_997           |   32   |
|            x_reg_972            |   32   |
+---------------------------------+--------+
|              Total              |   804  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_174 |  p0  |  24  |   5  |   120  ||   113   |
| grp_access_fu_174 |  p2  |  22  |   0  |    0   ||   113   |
| grp_access_fu_201 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_201 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_219 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_219 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_237 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_237 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_274 |  p0  |  16  |  32  |   512  ||    42   |
| grp_access_fu_274 |  p2  |  15  |   0  |    0   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   656  || 21.6688 ||   430   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    1   |  1306  |   622  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |   12   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   430  |    -   |
|  Register |    -   |    -   |    -   |   804  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   23   |  2174  |  1064  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
