Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Dec 22 09:58:03 2017
| Host         : Steven-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IntegralAudio_timing_summary_routed.rpt -rpx IntegralAudio_timing_summary_routed.rpx
| Design       : IntegralAudio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_48khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.805        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.805        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 n2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.966%)  route 3.319ns (80.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  n2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  n2_reg[28]/Q
                         net (fo=3, routed)           0.993     6.684    n2_reg_n_0_[28]
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.808 r  n2[31]_i_11/O
                         net (fo=1, routed)           0.282     7.090    n2[31]_i_11_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  n2[31]_i_4/O
                         net (fo=32, routed)          2.044     9.258    n2[31]_i_4_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I2_O)        0.124     9.382 r  n2[7]_i_1/O
                         net (fo=1, routed)           0.000     9.382    n2[7]
    SLICE_X64Y88         FDRE                                         r  n2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509    14.932    clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  n2_reg[7]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.031    15.186    n2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 n1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.890ns (21.455%)  route 3.258ns (78.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.228    clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  n1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  n1_reg[22]/Q
                         net (fo=2, routed)           0.996     6.742    n1_reg_n_0_[22]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.866 r  n1[31]_i_7/O
                         net (fo=1, routed)           0.590     7.456    n1[31]_i_7_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.580 r  n1[31]_i_3/O
                         net (fo=33, routed)          1.672     9.252    n1[31]_i_3_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.376 r  n1[15]_i_1/O
                         net (fo=1, routed)           0.000     9.376    n1[15]
    SLICE_X54Y91         FDRE                                         r  n1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.503    14.926    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  n1_reg[15]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.081    15.247    n1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 n2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.828ns (20.337%)  route 3.243ns (79.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  n2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  n2_reg[28]/Q
                         net (fo=3, routed)           0.993     6.684    n2_reg_n_0_[28]
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.808 r  n2[31]_i_11/O
                         net (fo=1, routed)           0.282     7.090    n2[31]_i_11_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  n2[31]_i_4/O
                         net (fo=32, routed)          1.969     9.182    n2[31]_i_4_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.306 r  n2[0]_i_1/O
                         net (fo=1, routed)           0.000     9.306    n2[0]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  n2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    14.931    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  n2_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.029    15.183    n2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 n2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  n2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  n2_reg[28]/Q
                         net (fo=3, routed)           0.993     6.684    n2_reg_n_0_[28]
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.808 r  n2[31]_i_11/O
                         net (fo=1, routed)           0.282     7.090    n2[31]_i_11_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  n2[31]_i_4/O
                         net (fo=32, routed)          1.957     9.171    n2[31]_i_4_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.295 r  n2[2]_i_1/O
                         net (fo=1, routed)           0.000     9.295    n2[2]
    SLICE_X64Y87         FDRE                                         r  n2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    14.931    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  n2_reg[2]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.031    15.185    n2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 n1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.890ns (21.937%)  route 3.167ns (78.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.228    clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  n1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  n1_reg[22]/Q
                         net (fo=2, routed)           0.996     6.742    n1_reg_n_0_[22]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.866 r  n1[31]_i_7/O
                         net (fo=1, routed)           0.590     7.456    n1[31]_i_7_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.580 r  n1[31]_i_3/O
                         net (fo=33, routed)          1.581     9.161    n1[31]_i_3_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     9.285 r  n1[8]_i_1/O
                         net (fo=1, routed)           0.000     9.285    n1[8]
    SLICE_X53Y89         FDRE                                         r  n1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.502    14.925    clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  n1_reg[8]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.031    15.196    n1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 n2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.228%)  route 3.265ns (79.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  n2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  n2_reg[6]/Q
                         net (fo=3, routed)           0.673     6.363    n2_reg_n_0_[6]
    SLICE_X64Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  n2[31]_i_12/O
                         net (fo=1, routed)           0.416     6.903    n2[31]_i_12_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.027 r  n2[31]_i_5/O
                         net (fo=32, routed)          2.176     9.203    n2[31]_i_5_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.327 r  n2[30]_i_1/O
                         net (fo=1, routed)           0.000     9.327    n2[30]
    SLICE_X66Y97         FDRE                                         r  n2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  n2_reg[30]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X66Y97         FDRE (Setup_fdre_C_D)        0.077    15.253    n2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 n2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.828ns (20.277%)  route 3.255ns (79.723%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  n2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  n2_reg[6]/Q
                         net (fo=3, routed)           0.673     6.363    n2_reg_n_0_[6]
    SLICE_X64Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  n2[31]_i_12/O
                         net (fo=1, routed)           0.416     6.903    n2[31]_i_12_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.027 r  n2[31]_i_5/O
                         net (fo=32, routed)          2.166     9.193    n2[31]_i_5_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.317 r  n2[31]_i_1/O
                         net (fo=1, routed)           0.000     9.317    n2[31]
    SLICE_X66Y97         FDRE                                         r  n2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  n2_reg[31]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X66Y97         FDRE (Setup_fdre_C_D)        0.081    15.257    n2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 n1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.890ns (22.150%)  route 3.128ns (77.850%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.228    clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  n1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  n1_reg[22]/Q
                         net (fo=2, routed)           0.996     6.742    n1_reg_n_0_[22]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.866 r  n1[31]_i_7/O
                         net (fo=1, routed)           0.590     7.456    n1[31]_i_7_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.580 r  n1[31]_i_3/O
                         net (fo=33, routed)          1.542     9.122    n1[31]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.246 r  n1[13]_i_1/O
                         net (fo=1, routed)           0.000     9.246    n1[13]
    SLICE_X53Y91         FDRE                                         r  n1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.503    14.926    clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  n1_reg[13]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029    15.195    n1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 n2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.787%)  route 3.155ns (79.213%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  n2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  n2_reg[28]/Q
                         net (fo=3, routed)           0.993     6.684    n2_reg_n_0_[28]
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.808 r  n2[31]_i_11/O
                         net (fo=1, routed)           0.282     7.090    n2[31]_i_11_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  n2[31]_i_4/O
                         net (fo=32, routed)          1.880     9.094    n2[31]_i_4_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  n2[1]_i_1/O
                         net (fo=1, routed)           0.000     9.218    n2[1]
    SLICE_X64Y88         FDRE                                         r  n2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509    14.932    clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  n2_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.029    15.184    n2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 n1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.890ns (22.024%)  route 3.151ns (77.976%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.228    clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  n1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  n1_reg[22]/Q
                         net (fo=2, routed)           0.996     6.742    n1_reg_n_0_[22]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.866 r  n1[31]_i_7/O
                         net (fo=1, routed)           0.590     7.456    n1[31]_i_7_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.580 r  n1[31]_i_3/O
                         net (fo=33, routed)          1.565     9.145    n1[31]_i_3_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  n1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.269    n1[1]
    SLICE_X54Y88         FDRE                                         r  n1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.501    14.924    clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  n1_reg[1]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.077    15.241    n1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_48khz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_48khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clk_48khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_48khz_reg/Q
                         net (fo=2, routed)           0.168     1.793    clk_48khz_reg_n_0_BUFG_inst_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  clk_48khz_i_1/O
                         net (fo=1, routed)           0.000     1.838    clk_48khz_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  clk_48khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clk_48khz_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_48khz_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.836%)  route 0.202ns (49.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  n1_reg[0]/Q
                         net (fo=34, routed)          0.202     1.849    n1_reg_n_0_[0]
    SLICE_X54Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.894 r  n1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.894    n1[27]
    SLICE_X54Y94         FDRE                                         r  n1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  n1_reg[27]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.121     1.620    n1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.891%)  route 0.227ns (52.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  n1_reg[0]/Q
                         net (fo=34, routed)          0.227     1.875    n1_reg_n_0_[0]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.920 r  n1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.920    n1[26]
    SLICE_X56Y94         FDRE                                         r  n1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  n1_reg[26]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.120     1.640    n1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.456%)  route 0.231ns (52.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  n1_reg[0]/Q
                         net (fo=34, routed)          0.231     1.879    n1_reg_n_0_[0]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.924 r  n1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.924    n1[28]
    SLICE_X56Y94         FDRE                                         r  n1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  n1_reg[28]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.121     1.641    n1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 n2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  n2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  n2_reg[0]/Q
                         net (fo=5, routed)           0.199     1.824    n2_reg_n_0_[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  n2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    n2[0]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  n2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  n2_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.091     1.575    n2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.207ns (46.603%)  route 0.237ns (53.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  n1_reg[0]/Q
                         net (fo=34, routed)          0.237     1.885    n1_reg_n_0_[0]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.043     1.928 r  n1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.928    n1[30]
    SLICE_X54Y95         FDRE                                         r  n1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[30]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.131     1.614    n1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.842%)  route 0.237ns (53.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  n1_reg[0]/Q
                         net (fo=34, routed)          0.237     1.885    n1_reg_n_0_[0]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.930 r  n1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.930    n1[29]
    SLICE_X54Y95         FDRE                                         r  n1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[29]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.121     1.604    n1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.842%)  route 0.237ns (53.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  n1_reg[0]/Q
                         net (fo=34, routed)          0.237     1.885    n1_reg_n_0_[0]
    SLICE_X54Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  n1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    n1[0]
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  n1_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.120     1.603    n1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 n1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.254ns (52.179%)  route 0.233ns (47.821%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  n1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  n1_reg[4]/Q
                         net (fo=2, routed)           0.120     1.766    n1_reg_n_0_[4]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  n1[31]_i_4/O
                         net (fo=33, routed)          0.112     1.923    n1[31]_i_4_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.968 r  n1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.968    n1[6]
    SLICE_X54Y89         FDRE                                         r  n1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  n1_reg[6]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121     1.618    n1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 n1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.254ns (51.965%)  route 0.235ns (48.035%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  n1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  n1_reg[4]/Q
                         net (fo=2, routed)           0.120     1.766    n1_reg_n_0_[4]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  n1[31]_i_4/O
                         net (fo=33, routed)          0.114     1.925    n1[31]_i_4_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.970 r  n1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.970    n1[5]
    SLICE_X54Y89         FDRE                                         r  n1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  n1_reg[5]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.120     1.617    n1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clk_48khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87    n2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y94    n2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y94    n2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92    n2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y94    n2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93    n2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93    n2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y94    n2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_48khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    n2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    n2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    n1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    n2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    n1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    n1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    n1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    n1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    n2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_48khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_48khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    n2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    n2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94    n2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94    n2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94    n2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94    n2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    n2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94    n2_reg[13]/C



