
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
º
Running: %s
333*	simulator2ê
˚C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot myip_v1_0_behav --prj U:/public/VGA_PS/edit_myip_v1_0.sim/sim_1/behav/myip_v1_0.prj work.myip_v1_0 work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
™
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1U:/public/VGA_PS/myip_1.0/hdl/myip_v1_0_S00_AXI.v2default:default2
work2default:defaultZ10-165
¢
+Analyzing Verilog file "%s" into library %s165*xsimverific2=
)U:/public/VGA_PS/myip_1.0/hdl/myip_v1_0.v2default:default2
work2default:defaultZ10-165
®
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
Ù
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
Ù
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
o
Compiling module %s405*	simulator2=
)work.myip_v1_0_S00_AXI(C_S_AXI_DATA_W...
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.myip_v1_0
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497