{"vcs1":{"timestamp_begin":1682284896.386632750, "rt":0.67, "ut":0.17, "st":0.13}}
{"vcselab":{"timestamp_begin":1682284897.121003406, "rt":1.24, "ut":0.20, "st":0.24}}
{"link":{"timestamp_begin":1682284898.416654516, "rt":1.65, "ut":0.06, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682284896.111406031}
{"VCS_COMP_START_TIME": 1682284896.111406031}
{"VCS_COMP_END_TIME": 1682284900.794868124}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338336}}
{"stitch_vcselab": {"peak_mem": 238988}}
