Decrease by 1 clock cycle the FMUL 