---------------------
-- Author: Stephan Pro√ü
--
-- Create Date: 03/08/2022 02:46:11 PM
-- Design Name:
-- Module Name: TB_UART_DTM - Behavioral
-- Project Name: UART-DTM
-- Tool Versions: Vivado 2021.2
-- Description: Simulation testing functionality of UART Debug Transport
-- Module. All Components integrated.
----------------------------------------------------------------------------------

library IEEE;
  use IEEE.STD_LOGIC_1164.all;
  use IEEE.NUMERIC_STD.all;

library WORK;
  use WORK.uart_pkg.all;

entity TB_UART_DTM is
end entity TB_UART_DTM;

architecture TB of TB_UART_DTM is

  constant CLK_RATE                : integer := 100 * 10 ** 6;  -- Hz
  constant CLK_PERIOD              : time    := 10 ns;          -- ns;
  constant BAUD_RATE               : integer := 3 * 10 ** 6;    -- Hz
  constant BAUD_PERIOD             : time    := 333 ns;         -- ns;

  -- Simulates receiving a byte from UART-Interface.

  procedure uart_transmit (
    constant word :    std_logic_vector(7 downto 0);
    signal txd_i  : out std_logic
  ) is

  begin

    -- Start bit.
    txd_i <= '0';
    wait for BAUD_PERIOD;

    -- Serialize word into txd_i.
    for i in 0 to 7 loop

      txd_i <= word(i);
      wait for BAUD_PERIOD;

    end loop;

    -- Stop bit.
    txd_i <= '1';
    wait for BAUD_PERIOD;

  end procedure uart_transmit;

  procedure uart_receive (
    signal word  : out std_logic_vector(7 downto 0);
    signal rxd_i : in  std_logic
  ) is
  begin

    -- Wait until start bit is received.
    while rxd_i = '1' loop

      wait for CLK_PERIOD;

    end loop;

    -- Skip the start bit.
    wait for BAUD_PERIOD;
    -- Deserialize data from rxd_i.
    for i in 0 to 7 loop

      word(i) <= rxd_i;
      wait for BAUD_PERIOD;

    end loop;

    -- Wait for stop bit.
    wait for BAUD_PERIOD;

  end procedure uart_receive;

  -- Simulates the behavior of the dmi_handler

  signal clk                       : std_logic;
  signal rst                       : std_logic;

  signal rxd, txd                  : std_logic;

  signal response                  : std_logic_vector(7 downto 0);


begin
  DUT: entity work.UART_DTM_TOP
    generic map (
      CLK_RATE  => CLK_RATE,
      BAUD_RATE => BAUD_RATE
      )
    port map (
      CLK       => CLK,
      RSTN      => not rst,
      RXD_DEBUG => rxd,
      TXD_DEBUG => txd);


  -- DUT_TAP : entity work.dmi_uart_tap
  --   generic map (
  --     CLK_RATE  => CLK_RATE,
  --     BAUD_RATE => BAUD_RATE
  --   )
  --   port map (
  --     CLK              => clk,
  --     RST              => rst,
  --     RE_O             => re,
  --     WE_O             => we,
  --     TX_READY_I       => tx_ready,
  --     RX_EMPTY_I       => rx_empty,
  --     DSEND_O          => dsend,
  --     DREC_I           => drec,
  --     DMI_HARD_RESET_O => dmi_reset,
  --     DMI_ERROR_I      => dmi_error,
  --     DMI_READ_O       => dmi_read,
  --     DMI_WRITE_O      => dmi_write,
  --     DMI_O            => tap_dmi,
  --     DMI_I            => handler_dmi,
  --     DMI_DONE_I       => done
  --   );

  -- UART_1 : entity work.uart
  --   generic map (
  --     CLK_RATE  => CLK_RATE,
  --     BAUD_RATE => BAUD_RATE
  --   )
  --   port map (
  --     CLK        => clk,
  --     RST        => rst,
  --     RE_I       => re,
  --     WE_I       => we,
  --     RX_I       => rxd,
  --     TX_O       => txd,
  --     TX_READY_O => tx_ready,
  --     RX_EMPTY_O => rx_empty,
  --     RX_FULL_O  => open,
  --     DSEND_I    => dsend,
  --     DREC_O     => drec
  --   );

  CLK_PROCESS : process is
  begin

    clk <= '0';
    wait for CLK_PERIOD / 2;
    clk <= '1';
    wait for CLK_PERIOD / 2;

  end process CLK_PROCESS;

  -- DMI_ECHO : process is
  -- begin

  --   wait for 1 ps;
  --   local_dmi   <= (others => '0');
  --   handler_dmi <= (others => '0');
  --   dmi_error   <= (others => '0');
  --   done        <= '0';
  --   wait for 2 * CLK_PERIOD;

  --   while (true) loop

  --     done <= '0';

  --     if (dmi_read = '1' or dmi_write = '1') then
  --       wait for CLK_PERIOD;
  --       if (dmi_read = '1' and dmi_write = '0') then
  --         handler_dmi <= local_dmi;
  --       elsif (dmi_read = '0' and dmi_write = '1') then
  --         local_dmi <= tap_dmi;
  --       elsif (dmi_read = '1' and dmi_write = '1') then
  --         handler_dmi <= local_dmi;
  --         local_dmi   <= tap_dmi;
  --       end if;

  --       done <= '1';

  --       while (dmi_read = '1' or dmi_write ='1') loop

  --         wait for CLK_PERIOD;

  --       end loop;

  --     else
  --       wait for CLK_PERIOD;
  --     end if;

  --     -- wait for CLK_PERIOD;

  --   end loop;

  --   wait;

  -- end process DMI_ECHO;

  MAIN : process is
  begin

    rst <= '1';
    wait for CLK_PERIOD;
    rst <= '0';
    rxd <= '1';
    wait for 2 * CLK_PERIOD;

    -- Testing Read from IDCODE
    uart_transmit (
        word       => HEADER,
        txd_i     => rxd);
    uart_transmit (
        word       => CMD_READ & ADDR_IDCODE,
        txd_i     => rxd);
    -- Length of IDCODE register is 4 bytes.
    uart_transmit (
        word       => std_logic_vector(to_unsigned(4,8)),
        txd_i     => rxd);

    -- Testing Read from dtmcs
    uart_transmit (
        word       => HEADER,
        txd_i     => rxd);
    uart_transmit (
        word       => CMD_READ & ADDR_DTMCS,
        txd_i     => rxd);
    -- Length of DTMCS register is 4 bytes.
    uart_transmit (
        word       => std_logic_vector(to_unsigned(4,8)),
        txd_i     => rxd);

    -- Testing write to dmi
    uart_transmit (
        word       => HEADER,
        txd_i     => rxd);
    uart_transmit (
        word       => CMD_WRITE & ADDR_DMI,
        txd_i     => rxd);
    -- Length of a dmi request is 41 bits -> 6 byte.
    uart_transmit (
        word       => std_logic_vector(to_unsigned(6,8)),
        txd_i     => rxd);

    uart_transmit (
        word       => X"12",
        txd_i     => rxd);
    uart_transmit (
        word       => X"34",
        txd_i     => rxd);
    uart_transmit (
        word       => X"56",
        txd_i     => rxd);
    uart_transmit (
        word       => X"78",
        txd_i     => rxd);
    uart_transmit (
        word       => X"9A",
        txd_i     => rxd);
    uart_transmit (
        word       => X"BC",
        txd_i     => rxd);

    -- Testing read from dmi
    uart_transmit (
        word       => HEADER,
        txd_i     => rxd);
    uart_transmit (
        word       => CMD_READ & ADDR_DMI,
        txd_i     => rxd);
    -- Length of a dmi response is 34 bits -> 5 byte.
    uart_transmit (
        word       => std_logic_vector(to_unsigned(5,8)),
        txd_i     => rxd);

    -- Testing rw to dmi
    uart_transmit (
        word       => HEADER,
        txd_i     => rxd);
    uart_transmit (
        word       => CMD_RW & ADDR_DMI,
        txd_i     => rxd);
    -- Length of a dmi request is 41 bits -> 6 byte.
    uart_transmit (
        word       => std_logic_vector(to_unsigned(6,8)),
        txd_i     => rxd);

    uart_transmit (
        word       => X"BC",
        txd_i     => rxd);
    uart_transmit (
        word       => X"9A",
        txd_i     => rxd);
    uart_transmit (
        word       => X"78",
        txd_i     => rxd);
    uart_transmit (
        word       => X"56",
        txd_i     => rxd);
    uart_transmit (
        word       => X"34",
        txd_i     => rxd);
    uart_transmit (
        word       => X"12",
        txd_i     => rxd);
    wait;

  end process MAIN;

  RECEIVE : process is
  begin

    response <= (others => '0');
    wait for CLK_PERIOD * 2;

    while true loop

      uart_receive(response, txd);

    end loop;

    wait;

  end process RECEIVE;

end architecture TB;
