static int F_1 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_3 , V_4 , V_5 , V_6 , V_7 = 0 ;\r\nconst T_1 * V_8 , * V_9 ;\r\nT_2 V_10 , V_11 ;\r\nV_2 = F_2 ( L_1 ) ;\r\nif ( ! V_2 ) {\r\nF_3 ( L_2 ) ;\r\nreturn - V_12 ;\r\n}\r\nif ( F_4 ( V_2 , L_3 , & V_4 ) ) {\r\nF_3 ( L_4 ) ;\r\nreturn - V_12 ;\r\n}\r\nif ( F_4 ( V_2 , L_5 , & V_5 ) ) {\r\nF_3 ( L_6 ) ;\r\nreturn - V_12 ;\r\n}\r\nif ( F_4 ( V_2 , L_7 ,\r\n& V_6 ) ) {\r\nF_3 ( L_8 ) ;\r\nreturn - V_12 ;\r\n}\r\nF_5 ( L_9 , V_4 ,\r\nV_6 , V_5 ) ;\r\nV_8 = F_6 ( V_2 , L_10 , & V_10 ) ;\r\nif ( ! V_8 ) {\r\nF_3 ( L_11 ) ;\r\nreturn - V_12 ;\r\n}\r\nV_9 = F_6 ( V_2 , L_12 ,\r\n& V_11 ) ;\r\nif ( ! V_9 ) {\r\nF_3 ( L_13 ) ;\r\nreturn - V_12 ;\r\n}\r\nif ( V_10 != V_11 ) {\r\nF_3 ( L_14\r\nL_15 ) ;\r\n}\r\nV_7 = F_7 ( V_10 , V_11 ) / sizeof( T_2 ) ;\r\nif ( ! V_7 ) {\r\nF_3 ( L_16 ) ;\r\nreturn - V_12 ;\r\n}\r\nF_8 ( L_17 , V_7 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_7 ; V_3 ++ ) {\r\nT_2 V_13 = F_9 ( V_8 [ V_3 ] ) ;\r\nT_2 V_14 = F_9 ( V_9 [ V_3 ] ) ;\r\nF_8 ( L_18 , V_13 , V_14 ) ;\r\nV_15 [ V_3 ] . V_16 = V_14 * 1000 ;\r\nV_15 [ V_3 ] . V_17 = V_13 ;\r\n}\r\nV_15 [ V_3 ] . V_16 = V_18 ;\r\nV_19 . F_7 = V_4 ;\r\nV_19 . V_20 = V_5 ;\r\nV_19 . V_21 = V_6 ;\r\nV_19 . V_7 = V_7 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_10 ( int V_22 )\r\n{\r\nint V_3 ;\r\nV_3 = V_19 . V_20 - V_22 ;\r\nif ( V_3 >= V_19 . V_7 || V_3 < 0 ) {\r\nF_3 ( L_19\r\nL_20 ,\r\nV_22 , V_19 . V_21 ) ;\r\nV_3 = V_19 . V_20 - V_19 . V_21 ;\r\n}\r\nreturn V_15 [ V_3 ] . V_16 ;\r\n}\r\nstatic T_3 F_11 ( struct V_23 * V_24 ,\r\nchar * V_25 )\r\n{\r\nreturn sprintf ( V_25 , L_21 ,\r\nF_10 ( V_19 . V_21 ) ) ;\r\n}\r\nstatic inline unsigned long F_12 ( unsigned long V_26 )\r\n{\r\nswitch ( V_26 ) {\r\ncase V_27 :\r\nreturn F_13 ( V_27 ) ;\r\ncase V_28 :\r\nreturn F_13 ( V_28 ) ;\r\ncase V_29 :\r\nreturn F_13 ( V_29 ) ;\r\n}\r\nF_14 () ;\r\n}\r\nstatic inline void F_15 ( unsigned long V_26 , unsigned long V_30 )\r\n{\r\nswitch ( V_26 ) {\r\ncase V_27 :\r\nF_16 ( V_27 , V_30 ) ;\r\nreturn;\r\ncase V_28 :\r\nF_16 ( V_28 , V_30 ) ;\r\nreturn;\r\n}\r\nF_14 () ;\r\n}\r\nstatic void F_17 ( void * V_31 )\r\n{\r\nunsigned long V_32 ;\r\nT_4 V_33 ;\r\nstruct V_34 * V_35 = V_31 ;\r\nV_32 = F_12 ( V_29 ) ;\r\nV_33 = ( V_32 >> 48 ) & 0xFF ;\r\nV_35 -> V_22 = V_33 ;\r\nV_35 -> V_14 = F_10 ( V_35 -> V_22 ) ;\r\nF_8 ( L_22 ,\r\nF_18 () , V_32 , V_35 -> V_22 ,\r\nV_35 -> V_14 ) ;\r\n}\r\nstatic unsigned int F_19 ( unsigned int V_36 )\r\n{\r\nstruct V_34 V_35 ;\r\nF_20 ( F_21 ( V_36 ) , F_17 ,\r\n& V_35 , 1 ) ;\r\nreturn V_35 . V_14 ;\r\n}\r\nstatic void F_22 ( void * V_35 )\r\n{\r\nunsigned long V_30 ;\r\nunsigned long V_37 =\r\n( (struct V_34 * ) V_35 ) -> V_22 ;\r\nV_30 = F_12 ( V_27 ) ;\r\nV_30 = V_30 & 0x0000FFFFFFFFFFFFULL ;\r\nV_37 = V_37 & 0xFF ;\r\nV_30 = V_30 | ( V_37 << 56 ) | ( V_37 << 48 ) ;\r\nF_8 ( L_23 ,\r\nF_18 () , V_30 ) ;\r\nF_15 ( V_27 , V_30 ) ;\r\n}\r\nstatic inline unsigned int F_23 ( void )\r\n{\r\nreturn V_19 . V_20 - V_19 . V_21 ;\r\n}\r\nstatic int F_24 ( struct V_23 * V_24 ,\r\nunsigned int V_38 )\r\n{\r\nstruct V_34 V_35 ;\r\nif ( F_25 ( V_39 ) && V_38 != F_23 () )\r\nreturn 0 ;\r\nV_35 . V_22 = V_15 [ V_38 ] . V_17 ;\r\nF_20 ( V_24 -> V_40 , F_22 , & V_35 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_23 * V_24 )\r\n{\r\nint V_41 , V_3 ;\r\nV_41 = F_27 ( V_24 -> V_36 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_42 ; V_3 ++ )\r\nF_28 ( V_41 + V_3 , V_24 -> V_40 ) ;\r\nreturn F_29 ( V_24 , V_15 ) ;\r\n}\r\nstatic int F_30 ( struct V_43 * V_44 ,\r\nunsigned long V_45 , void * V_46 )\r\n{\r\nint V_36 ;\r\nstruct V_23 V_47 ;\r\nV_39 = true ;\r\nF_31 (cpu) {\r\nF_32 ( & V_47 , V_36 ) ;\r\nF_24 ( & V_47 , F_23 () ) ;\r\n}\r\nreturn V_48 ;\r\n}\r\nstatic void F_33 ( struct V_23 * V_24 )\r\n{\r\nstruct V_34 V_35 ;\r\nV_35 . V_22 = V_19 . F_7 ;\r\nF_34 ( V_24 -> V_36 , F_22 , & V_35 , 1 ) ;\r\n}\r\nstatic int T_5 F_35 ( void )\r\n{\r\nint V_49 = 0 ;\r\nif ( ! F_36 ( V_50 ) )\r\nreturn - V_12 ;\r\nV_49 = F_1 () ;\r\nif ( V_49 ) {\r\nF_5 ( L_24 ) ;\r\nreturn V_49 ;\r\n}\r\nF_37 ( & V_51 ) ;\r\nreturn F_38 ( & V_52 ) ;\r\n}\r\nstatic void T_6 F_39 ( void )\r\n{\r\nF_40 ( & V_51 ) ;\r\nF_41 ( & V_52 ) ;\r\n}
