// Seed: 360652410
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always #1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor  id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(id_5)
  );
  not (id_0, id_8);
  module_0(
      id_7, id_6, id_6
  );
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
