
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001830                       # Number of seconds simulated
sim_ticks                                  1830044565                       # Number of ticks simulated
final_tick                                 1830044565                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60284                       # Simulator instruction rate (inst/s)
host_op_rate                                    98313                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36859237                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    49.65                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3329                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          28851756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87569452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116421209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     28851756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28851756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         28851756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87569452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116421209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1829954520                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.028249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.569422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.654559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          135     19.07%     19.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          241     34.04%     53.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          192     27.12%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      2.97%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      2.82%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.40%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.99%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.71%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      9.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          708                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        52800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 28851756.405178036541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87569452.167958542705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26451777                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     88807847                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32062.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35466.39                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     52840874                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               115259624                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15872.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34622.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       116.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     549700.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3070200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1616670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14537040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44957040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4566240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       508298640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       100296480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         88559040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              882682950                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            482.328664                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1719378360                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6679945                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    343681628                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    261151216                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      54425997                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1114705779                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9232020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25323390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1890720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       224025390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        49758720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        279559380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              646389810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            353.209874                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1769567656                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2475341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1148724355                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    129575680                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35331614                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    491317575                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1383199                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1383199                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            116997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               789463                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19363                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3494                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          789463                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             409152                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           380311                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        43788                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      565847                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397546                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            94                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      354674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2743696                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             429867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7874870                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1383199                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             428515                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2148991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  234164                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        136                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           295                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    354633                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19147                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2696429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.643416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.622637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   847309     31.42%     31.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   112974      4.19%     35.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36153      1.34%     36.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78074      2.90%     39.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112631      4.18%     44.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55012      2.04%     46.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96793      3.59%     49.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65067      2.41%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1292416     47.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2696429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.504137                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.870169                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   421234                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                647092                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1353938                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                157083                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 117082                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11327021                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 117082                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   520361                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  586035                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1368155                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                102412                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10633803                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3398                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8008                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    462                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  44913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13477157                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25352969                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15544322                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59462                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7369748                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    417561                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               706276                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              574453                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             64549                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44504                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9222553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7741030                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            237493                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4341460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5332088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2696429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.870845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.882098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164466     43.19%     43.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               71179      2.64%     45.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120558      4.47%     50.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              145951      5.41%     55.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              247989      9.20%     64.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136682      5.07%     69.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              487190     18.07%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              186936      6.93%     94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              135478      5.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2696429                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  474441     99.70%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    688      0.14%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   434      0.09%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               147      0.03%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              130      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48794      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6663870     86.09%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1156      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 197      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  402      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  865      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  995      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 606      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                245      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               543729      7.02%     93.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392905      5.08%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45432      0.59%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41804      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7741030                       # Type of FU issued
system.cpu.iq.rate                           2.821388                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475871                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061474                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18710220                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13453796                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7381177                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181633                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110384                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87193                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8077182                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90925                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28832                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       286873                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       265915                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 117082                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  538980                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5957                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9222630                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6528                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                706276                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               574453                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    608                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5100                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46299                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86743                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               133042                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7553847                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                565819                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            187183                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       963363                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   779274                       # Number of branches executed
system.cpu.iew.exec_stores                     397544                       # Number of stores executed
system.cpu.iew.exec_rate                     2.753165                       # Inst execution rate
system.cpu.iew.wb_sent                        7519493                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7468370                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5444857                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7989685                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.722011                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681486                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4341535                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            117014                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2081663                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.344841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.939346                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       930500     44.70%     44.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       255500     12.27%     56.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182684      8.78%     65.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148939      7.15%     72.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84661      4.07%     76.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57735      2.77%     79.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62786      3.02%     82.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61415      2.95%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297443     14.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2081663                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297443                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11006924                       # The number of ROB reads
system.cpu.rob.rob_writes                    19068318                       # The number of ROB writes
system.cpu.timesIdled                             505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.916685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.916685                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.090887                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.090887                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10274533                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6252720                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48520                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46174                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3566100                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3245746                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2662632                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.785062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              837473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            228.318702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186093                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.785062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13521988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13521988                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       526714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          526714                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307091                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       833805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           833805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       833805                       # number of overall hits
system.cpu.dcache.overall_hits::total          833805                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9643                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1447                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        11090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11090                       # number of overall misses
system.cpu.dcache.overall_misses::total         11090                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    519182128                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    519182128                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     97993639                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     97993639                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    617175767                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    617175767                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    617175767                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    617175767                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       536357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       536357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       844895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       844895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       844895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       844895                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017979                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004690                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013126                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53840.311936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53840.311936                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67721.934347                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67721.934347                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55651.556988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55651.556988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55651.556988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55651.556988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9913                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.097938                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1679                       # number of writebacks
system.cpu.dcache.writebacks::total              1679                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7416                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         7422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7422                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2227                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1441                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3668                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    153275933                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    153275933                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     95724505                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     95724505                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    249000438                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    249000438                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    249000438                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    249000438                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68826.193534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68826.193534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66429.219292                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66429.219292                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67884.525082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67884.525082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67884.525082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67884.525082                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2644                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           693.601571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              354321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               838                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            422.817422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   693.601571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            710104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           710104                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       353483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          353483                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       353483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           353483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       353483                       # number of overall hits
system.cpu.icache.overall_hits::total          353483                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1150                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1150                       # number of overall misses
system.cpu.icache.overall_misses::total          1150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94139045                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94139045                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     94139045                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94139045                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94139045                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94139045                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       354633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       354633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       354633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       354633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       354633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       354633                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003243                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003243                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003243                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003243                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003243                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81860.039130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81860.039130                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81860.039130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81860.039130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81860.039130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81860.039130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          104                       # number of writebacks
system.cpu.icache.writebacks::total               104                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          312                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          838                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          838                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          838                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73302632                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73302632                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73302632                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73302632                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73302632                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73302632                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002363                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87473.307876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87473.307876                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87473.307876                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87473.307876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87473.307876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87473.307876                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2703.338999                       # Cycle average of tags in use
system.l2.tags.total_refs                        7246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.176630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       755.290841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1948.048157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082499                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2750                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101593                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61297                       # Number of tag accesses
system.l2.tags.data_accesses                    61297                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1679                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1679                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              103                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               514                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   514                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               650                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1164                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1177                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                1164                       # number of overall hits
system.l2.overall_hits::total                    1177                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 927                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              825                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1577                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                825                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2504                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3329                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               825                       # number of overall misses
system.l2.overall_misses::.cpu.data              2504                       # number of overall misses
system.l2.overall_misses::total                  3329                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     85606115                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      85606115                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71430364                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71430364                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    139659795                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    139659795                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     71430364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    225265910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        296696274                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71430364                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    225265910                       # number of overall miss cycles
system.l2.overall_miss_latency::total       296696274                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          103                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3668                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4506                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3668                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4506                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.643303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.643303                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984487                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.708128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708128                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.682661                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738793                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.682661                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738793                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92347.481122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92347.481122                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86582.259394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86582.259394                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88560.428028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88560.428028                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86582.259394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89962.424121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89124.744368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86582.259394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89962.424121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89124.744368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            927                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          825                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1577                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3329                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     73239935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73239935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60424864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60424864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118622615                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118622615                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     60424864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    191862550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    252287414                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60424864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    191862550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    252287414                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.643303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.643303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.708128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.708128                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.682661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.738793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.682661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.738793                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79007.481122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79007.481122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73242.259394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73242.259394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75220.428028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75220.428028                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73242.259394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76622.424121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75784.744368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73242.259394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76622.424121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75784.744368                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2402                       # Transaction distribution
system.membus.trans_dist::ReadExReq               927                       # Transaction distribution
system.membus.trans_dist::ReadExResp              927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3329                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2220443                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12716272                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1830044565                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          104                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             965                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           838                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       342208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 402496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4506                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001997                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4497     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4506                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7216940                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1676838                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7339668                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
