# ERROR: No extended dataflow license exists
# do Lab_1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ERROR: ld.so: object '/home/tim/Rowan/DigitalSystems/freetype/freetype-2.4.12/objs/.libs/libfreetype.so.6.10.1' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
# vlib rtl_work
# vmap work rtl_work
# Copying /home/tim/Rowan/DigitalSystems/Altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/tim/Rowan/DigitalSystems/Altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/tim/Rowan/DigitalSystems/Projects/Lab_1 {/home/tim/Rowan/DigitalSystems/Projects/Lab_1/Lab_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Lab_1
# 
# Top level modules:
# 	Lab_1
# ERROR: ld.so: object '/home/tim/Rowan/DigitalSystems/freetype/freetype-2.4.12/objs/.libs/libfreetype.so.6.10.1' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
# 
# vlog -vlog01compat -work work +incdir+/home/tim/Rowan/DigitalSystems/Projects/Lab_1 {/home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab_1_testbench
# 
# Top level modules:
# 	lab_1_testbench
# ERROR: ld.so: object '/home/tim/Rowan/DigitalSystems/freetype/freetype-2.4.12/objs/.libs/libfreetype.so.6.10.1' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  lab_1_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps lab_1_testbench 
# Loading work.lab_1_testbench
# Loading work.Lab_1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module lab_1_testbench at /home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v line 31
# Simulation Breakpoint: Break in Module lab_1_testbench at /home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v line 31
# MACRO ./Lab_1_run_msim_rtl_verilog.do PAUSED at line 17
