commit 3d46da9fee6539dc117c4812ce230623db9c1df8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:04:14 2017 -0700

    512526:[NO HSD] Update BIOS ID to V95.01 and FSP/RC IDs to 7.0.6.11
    
    ---
    

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.asm
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.nasm
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h

commit 9fb7a1bcf56bfcdc85f7f65fea231080043444ac
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 06:57:26 2017 -0700

    512525: Fix system CS / SLP-S0 cannot working issue.
    
    ---
    

Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

commit ca7da9593a051eacd9444c14adca2c4b3bb7717f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 05:49:17 2017 -0700

    512511:[1504509777] Setup menu : Above 4GB MMIO BIOS assignment broken for ICL
    [description]
    Enablle above 4g and use IGD device will assert.
    [solution]
    1. WORKAROUND for MTRR above 4G issue
    2. Rename SIZE_128GB -> BASE_128GB
    3. Set above 4G MMIO Base = BASE_256GB, Legnth = SIZE_256GB.
    code review:
    https://fm-codecollab.intel.com/ui#review:id=198217
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c

commit 1b07729ba98004df2fe4820d016bc30884eb6081
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 04:17:41 2017 -0700

    512505:[NO HSD] Add CFL S42 CPUID support
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 9a25e9936cfffde89520f35405b7248213b3bf3c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 12:02:19 2017 -0700

    512385:

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

commit c4e3b5ba79c29f525f71b956c9fc709aed1f5b0c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 12:01:44 2017 -0700

    512383:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 8d089187c48431d921279c32d57707d087205213
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 08:30:38 2017 -0700

    512380:[NO HSD] Update FSP/RC IDs to 7.0.6.10
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit dd6dfd833a0011097653e4e7869967984dd568f5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 04:08:27 2017 -0700

    512369:[1504532609] [CNVi] Move BT interface selection to Internal Only due to  BT over UART is not platform POR
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchCnvi.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c

commit 70e5a55391c24e3e497fca9b2df53c5d78f0d893
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 8 02:35:15 2017 -0700

    512333:[1504531776] [CFL] Add CFL-S SODIMM platform support
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 5011fbb7fe219b5d81059b7789a6ca208560e62e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 17:50:52 2017 -0700

    512317:[CNL][MRC] memory scrubbing fails on latest MRC where ECC is not supported
    https://hsdes.intel.com/appstore/article/#/1305196817
    
    Issue:
      When memory scrub request comes in, MRC ECC scrubber fails.
    
    Root Cause:
      CKE Override is getting set for the scrubbing which causes the failure.
    
    Change:
      Change the RankFeatureEnable of SelectReutRanks() call to 0.
    
    Other Changes:
      Removed row hammer code as the feature is not POR.
      Fixed the function comment to the memory scrubber.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit aa022b378b7df1c07a1e1980073858b70fd6e94f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 17:02:51 2017 -0700

    512306:[CNL] Latest BIOS (093/094) sends MEMORY_NOT_PRESERVED (0x3) in DID after warm reset (pressing Reset button shortly)
    https://hsdes.intel.com/appstore/article/#/1305209403
    
    Issue:
      MEMORY_NOT_PRSERVED was deprecated from CNL but BIOS still sends it after warm reset done by pressing Reset button shortly.
      No requirement or RCR filed to request this removed from MRC.
    
    Change:
      Remove the code that sent MEMORY_NOT_PRESERVED on Warm with memory being scrubbed.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 61af7f490e8f8d1c74765cd0908aacac11f77edd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 08:22:32 2017 -0700

    512118:[1406181331] CNP xHCI: USB2_Link_Mgr_Ctrl_Reg1 bit22 not set in BIOS
    [Description] Due to bug found in PCH LP A0 BIOS should set bit 22 under offset 0x80F0 in xHCI MMIO space as a workaround
    ---
    

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 71434fefaf8b28f9889ca452d4dd369686ca6814
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 08:01:32 2017 -0700

    512115:[1406203384] [CFL-H-A1] dis_trm_prf_sync_cpl_fix is not set to 0 in BIOS
    [Description] BIOS doesn't clear bit 25 under xHCI MMIO 0xB1D0 offset when it should. Additionally PCH H value wasn't clear for this bit and was updated.
    
    ---
    

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 76666b8ff84ae3909e37a06b642daccdb1a8b227
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 06:52:49 2017 -0700

    512102:[1805281475] GbE Init refactor
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchGbeLib/PchGbeLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit 66c02a9eea09a228ef221d8159072d3f72b0791d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 04:47:42 2017 -0700

    512089:[1504509777] Setup menu : Above 4GB MMIO BIOS assignment broken
    Enablle above 4g and use IGD device will assert.
    [solution]
    WORKAROUND for MTRR above 4G issue
    code review:
    https://fm-codecollab.intel.com/ui#review:id=198123
    ---
    

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c
Intel/CannonLakeSiliconPkg/SiInit/Dxe/SiInitDxe.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c

commit 781cc3be70d0a9941aa22b4e944505da12de8816
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 03:08:02 2017 -0700

    512077:[1604337148][CNL_U1][BIOS to program audio pin buf control bit 31 in Gfx mmio register (GttMmAdr) as per B-spec]
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

commit 2c0d5cac6fcf8f1a8152c592d8036e59521a9b30
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 02:50:28 2017 -0700

    512071:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 1ed5d8363baf7f3aa5168a749126140c0851b6de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 01:57:23 2017 -0700

    512057:Update BIOS ID to V94.2 and FSP/RC IDs to 7.0.5.51
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit befbabaff1a3981daa618e45bd05fe18947f70b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 01:48:28 2017 -0700

    Support a response BIOS to ISH Heci message from CSE. 
    
    ---
    

Intel/CannonLakeSiliconPkg/Me/Include/IshMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 613df9912c75f190d223543c9af8e282080c6c04
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 6 16:52:03 2017 -0700

    511916:[Title] ? [1209690495] Clean up CPU S3 resume code.
    [Issue/Feature Description]  CPU S3 resume code is left over MTRR sync. This code is not needed.
    [Resolution]  Remove unneeded CPU MTRR Sync. Note: Later in code, MTRRs are still restored to MTRRs before boot.
    [Impacted Platform] CNL ALL and ICL ALL
    [Customer visible] (YES/NO) ? YES
    
    ---
    

Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.h
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.inf

commit e31c4ce4fd33cb4bebf5cf7bd25b1424ea12f600
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 6 16:17:44 2017 -0700

    511902:[NO_HSD] Merging latest KBL MRC to CFL MRC
    
    Merged Changelists:
    CL#511337
    CL#511386
    CL#511390
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit a4e7b9bdf1bc9802eb937e22cd7db4ea9d046e3c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 6 09:51:36 2017 -0700

    511722:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit a84f12b63790161fa7c9bcdb3a7db1137d7b4f1e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 6 09:26:19 2017 -0700

    511707:Update FSP/RC IDs to 7.0.5.50
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit cc502de781df04c06a4bf90bdbd588f5b9e6d086
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 22:26:44 2017 -0700

    Resolve CI builds error issue.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 6aed66fd0d4fdda53c7da11f8bb8548fd9e0ea79
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 21:44:51 2017 -0700

    Resolve CI builds error issue.

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit a2cfa69805b1198b5e070829f82fc74a2d576530
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 19:26:21 2017 -0700

    511541:Update BIOS ID to 94.01 and  FSP/RC IDs
    
    FSP / RC Version = 7.0.5.40
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 422246a75b3686f712c2e1445683f12cac91d89a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 19:07:04 2017 -0700

    511533:[MRC] Limit DDR4 to 2133MHz for ES1
    https://hsdes.intel.com/appstore/article/#/220419609
    
    Change:
      If FreqMax == 0 and DDR4, limit the frequency to 2133.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 41c7e1700696a7aacfe31e49f4ba30fc70b8433a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 18:52:24 2017 -0700

    511525:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 8da7aea50142aa92227d3d995bc81bba186b29f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 17:51:07 2017 -0700

    511516:[HSD-ES][client_platf][1305209364][cannon_lake]MRC WA for DDR4 RxBias related problems
    https://hsdes.intel.com/resource/1305209364
    
      Use Vdd termination for all products using DDR4 memory.
      Enable Force RxBias for functional traffic.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit dfceae20495051c3e0cd8e8db467376ca7672910
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 15:51:50 2017 -0700

    511470:[220324306] Correct the CpuStepping check in PCH RC
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit ce0d94bbfdfe4424d919aeaac7186d61f560d670
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 14:38:21 2017 -0700

    511424:[HSD-ES][client_platf][1406221609][coffee_lake.u_ddr4_rvp][CFLU-43e] - FVT tool reporting SGX Unlocked for Debug Mode
    
    Issue:
    The SGX functionality is failing due to BIOS programming lower SE_SVN number than what CFL BIOS Buard binary module supports.
    
    Solution:
    Update the SE_SVN number for CFL to recommended value of 0x80 by the BIOS Guard Module team (Contact: Dagan, Aviv).
    
    Code collab review: https://fm-codecollab.intel.com/ui#review:id=197920
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c

commit 0527286c6285b1dd94d8b6d19b398a5c1caf17a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 13:53:28 2017 -0700

    511405:[ICL][220287393] Simics Flags Cleanup for PeiVtdInitLic.c
    
    [Issue/Feature Description]  Remove this PcdSimicsEnable w/a for ICL only (CNL Simics package can still reproduce the issue), issue connot be reproduced anymore.
    [Impacted Platform] All
    [Customer visible] No
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

commit d36758cc084331441ed4643a2d74b1fd6ad98224
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 08:54:37 2017 -0700

    511275:Update year
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h

commit 1de812a400cbe429392b0e5d74fb1e04341314a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 03:20:37 2017 -0700

    511219:Merging CL511215 from KBL to CNL, [220380739][BIOS] No Runtime D3 (RTD3) support for PCH SDCard controller (no ACPI _S0W method)
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

commit 669e8eed40022e2b48c3671718cb2cb4bd46e9a8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 01:17:07 2017 -0700

    Redundancy bit setting after performing ICC request command.

   
    

Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c

commit 45e6167f81b3726491a0e6ccc246b6ea468744dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 00:02:42 2017 -0700

    511148:[1805178586][Usage of PchLimits.h needs changes for easier handling of multiple projects in one source]
    
    Description:
    Cleanup of PchLimits.h and how defines from this source are used in BIOS code.
    
    ---
    

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/FlashProtectionConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/SataLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchLimits.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPcie.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchEspiLib/PchEspiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibClient.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibCdf.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit 32790f322394a091050f9375e6f518eda7ab68d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 23:30:34 2017 -0700

    511138:[2006651612] WS CFL-S CPUs are classified as Halo in SA - Take2
    
    Change the WorkStation and Server from Halo to Desktop SKU.
    ---
    
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

commit 6bf7d4fb2a725bc43d74b57589535e4c8f8e690d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 22:24:18 2017 -0700

    511122:[1604398619] : [CFL - Integrate latest CFL GOP 1068]
    
    ---
    

Intel/CannonLakeSiliconPkg/SampleCode/IntelGraphicsVbt/VbtCfl.bin
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi

commit 1bc090f43bb8116a7636075064721dd8ad175c22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 19:03:45 2017 -0700

    511094:[1504527158] Integrate BP1410 (official release) into 2017_CannonLake stream Patch 7:
    
    1. Clean up overrides from ClientCommonPkg, ClientSiliconPkg
    
    ---
    

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc

commit 2d63023944f0025917cb631b846214603db711bf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 15:54:34 2017 -0700

    511076:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 5545577e517bc07084265029b7993fd9e45382b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 09:29:17 2017 -0700

    511049:[NO HSD] Update FSP/RC IDs
    
    FSP / RC Version = 7.0.5.30
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1f57c7fe9f0c617a9d3f74ade743d4a09811dba8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 01:35:23 2017 -0700

    511016:[1604399397][Add GT DID for CFL POR SKUs]
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h

commit 7ccf3cf61fbcab0d83f911d29088e3540a520da9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 3 23:24:32 2017 -0700

    510994:[1604361993][PROCHOT is coming when we are putting system into SLPS0]
    
    Description:
    Set PWRM PM_CFG3[2] also for PCH-H.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 17a786be2efa689f72238d9581774320316654dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 3 23:00:08 2017 -0700

    510987:[NO HSD] Dirty bit setting after performing ICC request command.
    
    ---
    

Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c

commit 48519f69ff185101395adea0d85db6c41569ad57
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 3 20:03:57 2017 -0700

    510953:[2006651612] WS CFL-S CPUs are classified as Halo in SA
    
    Change the WorkStation and Server from Halo to Desktop SKU.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

commit 3005b5f50958e1ef7267401cf1e49011688fd285
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 3 03:18:00 2017 -0700

    510850:[NO HSD] Add CFL U43e CPUID check in memory init code
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit 8afab0dab476023419e3ec6d58947a849b939fa7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 3 02:29:48 2017 -0700

    510836:[1805253304][In PCH PMC lib create separate function for ModPhy SUS PG check]
    
    Description:
    Replace checks on ModPHY SUS PG support with a dedicated static helper function. This will enable easier integration of future projects which may have different requirements.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

commit 69ba92d41bce8496eadcf25474187f1fe62c6017
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 21:27:20 2017 -0700

    510789:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit d546e5aefc3aee58253af829025d88209cd53ec7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 20:37:01 2017 -0700

    510780:Fix reported FreeMemory size -- [1604350401][FSP]: Dump the EfiMemoryTop & Bottom of the TempRam Usage
    [Description] Correcting the size of FreeMemory dismatched the heap used of core reported.
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit 0e4b1862c936f6b3a7c85506e1bc63a631bf3d05
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 19:55:49 2017 -0700

    510763:[1504520480] Update IpClean to support .ACT files and macro processing for .s files.
    
    1. Added support for .act files.
    2. Added macro processing support for .s files, and define "#" to be macro prepend in .s files.
    3. Fixed .md files being decoded in wrong codec and ouput false characters.
    4. Replace all .ifdef directives into #ifdef macro preprocessor in .s files so they can be processed by GCC preprocessor and IpClean.
    5. Replace all one-line comment mark "#" in .s files into C-style "//" to unify coding style so IpClean can handle .s files easier.
    6. Added -DFSP_FLAG build option for GCC preprocessor to get FSP_FLAG definition to handle the macro.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibGcc.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLibGcc.S
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.S
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.nasm

commit 2ed58d01a86975cdb798a59f39674f8aad259952
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 19:53:31 2017 -0700

    510761:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    FSP / RC Version = 7.0.5.10
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 5b6a8bd0f59b945b144e911d20d24207e449b80b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 12:02:53 2017 -0700

    510740:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 60048dfd7e1e2159d5d8d381ebd9d608c376c57a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 12:01:58 2017 -0700

    510738:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 4394dbe94f09fd0db4625b2a1722dc31f713282c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 10:05:20 2017 -0700

    510735:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
Intel/CannonLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XdciInit.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit c5a072c2db7f2617e7a002b6986da39c829c2a9a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 1 18:19:08 2017 -0700

    510717:[HSD-ES][client_platf][220404701][cannon_lake][MRC] Power-on Updates for 2DPC DDR4 2667
    https://hsdes.intel.com/appstore/article/#/220404701
    
    Changes:
      Updated the "no PCH found" define name in MiniBIOS to DEAD_BEEF to match the value written to the register.
      Need to set RxAmpOn to get better margin from the receiver in DT. EV to investigate further.
      Updated the default termination for 2xR/2xR case to [240,120,60].
      Fixed unknown parameter for Ddr4GetDimmOptParamValues(), Ddr4GetOptDimmParamMrIndex(), and Ddr4SetDimmParamValue().  Missing OptDimmOdtNomNT and OpDimmOdtParkNT.
      Converge Complex and Side Effect check to one function.
      Re-enable WriteSlewRate and ReadOdtTraining.
      SetDimmParamValue uses MrcWriteMRSAll which expects a per-DIMM aray while SetDimmParamValue uses a Rank array.
        Switch to calling MrcWriteMRS in a rank loop inside of SetDimmParamValue.
    
    [HSD-ES][client_platf][1305194632][cannon_lake][CNL][DDR4] warm reset fails on memtest when SAGV is enabled
    https://hsdes.intel.com/appstore/article/#/1305194632
    Issue:
      Memory traffic fails on warm resets with SAGV enabled.
    Root Cause:
      Missed the second half of MRS_FSM_COMMAND register in the save/restore list.
    Change:
      Added the second DWORD for both Channel 0 and Channel 1.
    
    [HSD-ES][client_platf][1405751748][cannon_lake]CLONE FROM cnl-s62-p0: AUTO_CLONE_FROM_CNL-U22-C0: MC - tOSCO is not kept after DQS_START command
    https://hsdes.intel.com/appstore/article/#/1405751748
    Issue:
      tOSCO timing contraint should be counted from DQS oscillator end to MR18/19 read. currently MC only count tMRRi (which is tRP).
    Change:
      If the system is LPDDR4 and DQS Oscillator is enabled on B0 or P0, set tRP to max.
    
    [HSD-ES][client_platf][1405751737][cannon_lake]CLONE FROM cnl-s62-p0: AUTO_CLONE_FROM_CNL-U22-C0: MC not keeping CKE high during DQOsc count
    https://hsdes.intel.com/appstore/article/#/1405751737
    
      Issue:
        MC is allowing entry into power down during DQS Oscillator command which violates JEDEC Spec.
      Change:
        For P0 and B0, force Inputs->PowerDownMode = 0 (no power down).
    
    [HSD-ES][client_platf][1209175749][cannon_lake][CNL][MRC] Wrong roundtrip is used when MR4 is sent just as we transition to normal mode
    https://hsdes.intel.com/appstore/article/#/1209175749
    
    Issue:
      MRR is sent just as we move to normal mode, which in turn causes a change to roundtrip due to enabling of ECC non bypass mode.  Command is issued with wrong roundtrip and doesn't get right data back.
    Change:
      In ECC Scrubber, if we scrubbed because ECC is enabled
        1. Set MR4_PERIOD=0
        2. Wait tREF
        3. Move to normal mode
        4. Restore MR4_PERIOD.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcoem.inc
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcstart.asm

commit 1f049e73cfc31e04909a8b60bdf4a72506dc8172
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 14:53:58 2017 -0700

    [CNL][Overclocking] CSE doesn't get the BUP_MKHI_ICC_CMD_REQ message from BIOS. Overclocking flow is broken.
    

Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c

commit 1b89abb70ad9ed88fc213753533b1a8fca23a1e5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 13:51:59 2017 -0700

    510604:[HSD-ES][client_platf][220380712][cannon_lake][MRC] Implement HAL interface to handle register fields that derive their settings from other register fields
    https://hsdes.intel.com/appstore/article/#/220380712
    
    In CNL, some DDRIO fields are required to be set based on a formula from another register field.  For example:
    
      TxRankMuxDelay = DIVIDECIEL (MIN (TxDqsDelayRank0,TxDqsDelayRank1,TxDqsDelayRank2,TxDqsDelayRank3), 64)
      RxRankMuxDelay = DIVIDECIEL (MIN (RecEnDelayRank0,RecEnDelayRank1,RecEnDelayRank2,RecEnDelayRank3), 64)
    
    To handle this, GetSet interface should be extended by implementing a SideEffect() check upon writing to Cache or Register.  This function should only act on fields that cause updates in other fields.  It will then execute the specific function for that side effect.
    
    This will be doing for Receive Enable (RxRankMuxDelay) and TxDqsDelay (TxRankMuxDelay).
    
    Other Fixes:
      Added new uCode for H0 which allows for PLL lock outside of Self Refresh
      Removed SPT code in MiniBIOS.
      Removal of some LPDDR3 code.
      Remove MrcHalMiddleLevel from VS2015.
      Wrap Frequency Limit with #ifndef CTE_FLAG.
      Disable MrcSafeConfig in MiniBIOS (Leave comment for reference).
      Fixes for function defintion of Data Control 1-5.
      Fixed LocalStub Feedback for Read Leveling on Channel 1.
      Add manual definition for BiasRcomp MSb in header.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit a41ce292aea7d818e3114a483f8444098a7b589f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 13:21:25 2017 -0700

    [CNL][Overclocking] CSE doesn't get the BUP_MKHI_ICC_CMD_REQ message from BIOS. Overclocking flow is broken.
    
    

Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c

commit d3e0bc797be7f9f3bd6b2f3ee4fbcc0e606cb0d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 07:31:26 2017 -0700

    510500:[NO-HSD][REFACTOR] LPSS initialization and configuration
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchAccess.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIo.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoIcl.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit 9c1217c4c033a7f2335c55dbb0973c43ce07912f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 01:42:44 2017 -0700

    Fix HECI Interrupt Delivery Mode (HIDM) Lock check test Fail.
    

Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

commit 16d696bb0c9bdbc7126ac571f019d6840ffe8132
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 00:39:17 2017 -0700

    510427:[NO HSD] Add CFL U43e CPUID (KBL Y0) support
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 19f6f6922dbc3d5b735ac415fd3d1b9146ef4f95
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 29 18:10:43 2017 -0700

    510329:[HSD-ES][client_platf][220380712][cannon_lake][MRC] Implement HAL interface to handle register fields that derive their settings from other register fields
    https://hsdes.intel.com/appstore/article/#/220380712
    
    In CNL, some DDRIO fields are required to be set based on a formula from another register field.  For example:
    
      TxRankMuxDelay = DIVIDECIEL (MIN (TxDqsDelayRank0,TxDqsDelayRank1,TxDqsDelayRank2,TxDqsDelayRank3), 64)
      RxRankMuxDelay = DIVIDECIEL (MIN (RecEnDelayRank0,RecEnDelayRank1,RecEnDelayRank2,RecEnDelayRank3), 64)
    
    To handle this, GetSet interface should be extended by implementing a SideEffect() check upon writing to Cache or Register.  This function should only act on fields that cause updates in other fields.  It will then execute the specific function for that side effect.
    
    This will be doing for Receive Enable (RxRankMuxDelay) and TxDqsDelay (TxRankMuxDelay).
    
    Other Fixes:
      Added new uCode for H0 which allows for PLL lock outside of Self Refresh
      Removed SPT code in MiniBIOS.
      Removal of some LPDDR3 code.
      Remove MrcHalMiddleLevel from VS2015.
      Wrap Frequency Limit with #ifndef CTE_FLAG.
      Disable MrcSafeConfig in MiniBIOS (Leave comment for reference).
      Fixes for function defintion of Data Control 1-5.
      Fixed LocalStub Feedback for Read Leveling on Channel 1.
      Add manual definition for BiasRcomp MSb in header.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/MrcMcRegisterCnl0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcstart.asm
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit c25a82827a42f9ca568fe5ebef71e5465c88eb36
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 29 01:45:28 2017 -0700

    510080:[1604350401][FSP]: Dump the EfiMemoryTop & Bottom of the TempRam Usage
    https://hsdes.intel.com/appstore/article/#/1604350401
    [Description] Build a Hob for FSP Hob memory usage info and dump it in Wrapper.
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

commit b1870e285434e48aa7ec0a1d4f52316b062c875c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 28 23:46:09 2017 -0700

    510063:[1405837326] Cavs : Bios work around to be removed
    [Description]
    Remove CNP-LP Ax Si W/A for 'Distorted Audio in SLP_S0' (HSD#1405385651):
    Set PMC_PWRM_EN_CW_SA (PwrmBase, offset 1888h), BIT12 = 0b
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit fa7007e4b0b93d183f83d2de9606c3626c9b72b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 28 15:28:14 2017 -0700

    509883:[NO_HSD]
    Remove the space in MrcVersion.h
    Update the TeamCity batch file to support a whitespace between the MRC version and the comment line.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 8a1c152dca40543b988d68e45ad212747151e5f0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 28 13:30:27 2017 -0700

    509829:1406297174 CNP-H A1 Integrate Chipsetinit Version 5
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit ce5bc04d642e2478eb4c39804581fd8305a6b621
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 28 04:31:47 2017 -0700

    509661:[1504525877] Flat and restructure PCH PrePolicy function
    [Description] Too many layers in PchInitPrePolicy.
    This the request to flat it and make it modularity.
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiP2sbPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInterruptAssign.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRtc.c

commit a898fc3835e501a15477a17c72b62a58e1f87ccd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 28 00:46:15 2017 -0700

    509624:[1504493660] Chrome Req ICL/CNL RCR: Removed unused PPI install and locate APIs
    
    ---
    

Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 19ef6ae51496580b3db690433742575b420f7bfb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 22:24:22 2017 -0700

    [CNL/CFL] Remove HMRFPO DISABLE support to align CSME 12 specific.
    
    

Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
Intel/CannonLakeSiliconPkg/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
Intel/CannonLakeSiliconPkg/SiPkgDxe.dsc

commit 3faffe15971157c8299466c3b0cd7d81ba8d881c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 17:54:47 2017 -0700

    509555:[MRC] Check Margin for Retrain fix & disable PPD in auto PDM for LPDDR4
    ---
    
    
    cover the following HSD:
    [MRC] boot stuck at post code 00d5 on Y4 systems with MRC version 3.0.5
    https://hsdes.intel.com/appstore/article/#/1305193659
    
    Change:
    MrcRetrainMarginCheck calls MrcGetBERMarginCh while does not care LPDDR4, added LPDDR4
    Disable PPD in auto PDM for ignore LPDDR4 boot failuer, add TODO for debug it

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit b09b8c12b2fc7136bc76fdc5db465795086db623
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 15:26:56 2017 -0700

    509506:[NO_HSD] Fix Ascii Encoding for CL#509377
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryHbmConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryHbmConfig.h

commit 86a0a68931e2ad11afd6e11beedda3e760716b47
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 11:26:07 2017 -0700

    509377:[1209156941][CNL][MRC] Update SSA to use GetSet and align to the new CPGC 1.5 BIOS-SSA specification
    
    Initial Checkin:
    Updated BSSA API Headers
    Updated BSSA MRC Implementation based on new API Headers
    Updated Memory Config API usage of GetSet and added new LPDDR4 checks
    Implemented initial Parameter Check and Debug Messages for Memory Client Config API
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvLoaderString.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/PeLoader.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/PeLoader.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryDdrtConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryHbmConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryServerConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaResultsConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaServices.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak

commit 10bffb82a891c34ad31ef5c34c4ba9b50b13d117
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 05:18:17 2017 -0700

    509287:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit d551244ec6d67e4b5a8a94f5bb6a35fd943aa09e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 04:52:53 2017 -0700

    509279:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    BIOS ID = V93.0
    FSP / RC Version = 7.0.4.22
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit cd580689fb69490382f2cd0a9e0cf9372289f9aa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 04:47:03 2017 -0700

    509277:[MRC] RCR request to limit DDR4 frequency to 1333.
    
    ---
    
    
    Here is the RCR request link?
    https://hsdes.intel.com/appstore/article/#/1604394663

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit ce9a1603a1ec25237382adb7ff220c4cdc1be23f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 03:35:42 2017 -0700

    509256:[1504485028] After USB device enumeration, just provide library function "UsbPdoProgramming" for customer to callback as their feature requirement
    [Description] Take 2 on the change. Updated the documentation as it was invalid also made the functionality naming more clear
    
    ---
    

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 00cb07eb59b3de1c29639bd8670a7c89838f417d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 03:01:06 2017 -0700

    509246:[1805150049][CNL/ICl] PchFia library rework
            part 2 moved CLKREQ# assignment to PchFiaLib
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchFiaLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPchPcieClocksLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia14.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEndOfPei.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.inf

commit 1bb90990ded61f0485e4bc511aa3432762ea5a77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 23:38:02 2017 -0700

    509208:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 015bcf1a8bf22e634135d0c37ec254b05d1afc9f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 23:08:18 2017 -0700

    509203:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    BIOS ID = V92.2
    FSP / RC Version = 7.0.4.21
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit e8a77754a6e9727771402d152573cca4078c2895
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 22:48:03 2017 -0700

    509197:[HSD-ES][client_platf][1406265369][cannon_lake][CNL MRC][Sync with ICL MRC 0.0.1.57]
    https://hsdes.intel.com/resource/1406265369
    
    1. Mostly cosmetic changes to enable easy merges between CNL and ICL MRC.
    2. LP4 ECT: switch to initial CS/CA PI settings when sending MRW commands (enter/exit CBT, enable CA ODT on terminating rank).
       This is to avoid sending an invalid command when CKE is high.
    3. Use GetSet multiple access feature instead of loops in SOT and JWL.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 4164ccd0bc83db27701a8f4cdfe135a0059e62f8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 14:56:25 2017 -0700

    509067:[MRC] Sync to PCH UART changes from CFL to support MiniBIOS on CNL-H
    
    Pulled in the LPSS UART implementation from CFL.
    Updated headers to sync to PCH changes.
    Remove SPT from MiniBIOS.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/MiniBios.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcoem.inc
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/GpioLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/GpioLibrary.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/GpioNativeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/GpioNativeLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/GpioPinsCnlH.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/GpioPinsCnlLp.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchLimits.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPcrLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPcrLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsDmi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsGpio.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsGpioCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPsf.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPsfCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsSerialIo.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsSmbus.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchSerialIoUartLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 028dc1baad88df271a96e6bd29dcc6e04ab5f09b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 09:29:20 2017 -0700

    508938:[1804927292] Create common USB initialization library for sharing between CPU and PCH
    
    ---
    

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
Intel/CannonLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/PeiDxeSmmUsbLib/UsbLib.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/PeiDxeUsbInitLib.inf
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XdciInit.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Include/PchAccess.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchPolicyCommon.h
Intel/CannonLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PchInitCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchXhciLib/PchXhciLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsbHcInitCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchXdci.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitFsp.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchXhciSxSmm.c
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit b6f4ec1865ca40b7101dce9ba81d55f2ec9cbc06
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 05:48:46 2017 -0700

    508918:[MRC] Limit DDR4 frequency to 1333 for U7
    
    ---
    
    
    Change:
    Limit DDR4 frequency to 1333 for U7 in General.c under MrcSAfeConfig by checking PCH steeping value 0x11 / B1

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 20670de9994ce14e8e85898f928c42e3481b1af0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 05:16:00 2017 -0700

    508915:[HSD-ES][client_platf][220366144][cannon_lake][MRC] CNL-H Power-on updates and EV adjustments (ReCheck-In)
    https://hsdes.intel.com/resource/220366144
    
    Update EarlyReadMpr2D Vref range to 2/3*VDDq -> VDDq for DDR4 in VDDq IO ODT Mode.
    Disable Power Training for DT/Halo.
    Add code to program TxTrainRankMux during Write Leveling Flyby.
    Bug fix for IoReset: Read/Modify/Write the field and ignore the cache for Clock Gating.
    Update RxStaggering to have a non-zero value for byte 0.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 77cc74d3a09c5903c2262b2abf6b3f588884eb9f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 04:59:49 2017 -0700

    508908:[MRC] set MrcSafeConfig = 0 as default (ReCheckin)
    
    ---
    
    
    Covering the following HSD:
    1305094947-  Need BIOS with safe-mode disabled by default
    https://hsdes.intel.com/resource/1305062051
    
    Changes:
    For set MrcSafeConfig  = 0 as default, Need to Turn off RoundTripLatency (RTL) and TurnAround (TAT) for both DDR and LPDDR
    In addition Need to keep LpFrequency @ 1867 as clsoed befre till have all High frequency fixes, includes:
    For high frequency we need the following
    - cpu.fuses.punit.sa_boot_voltage = 0x11a (with cpu.fuses.flush_fuse_ram())
    - pm_tools.svid.setvid_slow("SA","1.1V")

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 6691721de9d6dfbf2e52098454cb2e8940c184da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 04:01:16 2017 -0700

    508902:[1604392408] CNL_PCH RC review: Config block & UPD
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 147167c682cb57323218d763f210240b75ce1c4a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 02:48:04 2017 -0700

    508887:[1805140226] P2SB to propagate IOSF-SB completion status from IP as RAVDM STS to CPU
    [Description] BIOS must set RCSPE in P2SB configuration space for CNP-LP and CNP-H when paired with CNL CPU (or newer). Not applicable to CFL.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchPolicyLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchInitLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiP2sbPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibHelper.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibHelper.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibHelperCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit b023ad038886f247d87bad40fb36a10c62d93da7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 02:24:48 2017 -0700

    508873:Rechecking 491302 - [1405852587][CNP-H: BIOS missed out DMI UEM.Poisoned TLP Mask setting] - as some of changes were overwritten by mistake
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h

commit c8cc702f229bf814ff09dd351a870df2d28c7a61
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 02:16:18 2017 -0700

    508869:[1406269496] LPSS_HSUART as debug port stop working after PCI enumeration on ICL
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c

commit c7541010e80c4714b7d164ccd37bdc80d25d704c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 23:14:02 2017 -0700

    508834:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    BIOS ID = V92.1
    FSP / RC Version = 7.0.4.11
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 2194fd269b1e67d33f5b398b4acbf23a22d097eb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 23:08:11 2017 -0700

    508831:Back out changelist 508716 - it causes another PC_00D5 hang issue on CNL Y4
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 9ab5b87de43c65cb04281b753e9114131d65b001
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 22:18:41 2017 -0700

    508819:Back out changelist 508756 - It causes hang at PC_DD80h on CNL Y4
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 7edfd581fededc468ff42c092beacf1867c645dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 19:54:28 2017 -0700

    [CNL] Usage of SmmVariable in PttHciSmm_c, in runtime we should use gSmst to locate mSmmVariable, but not gBS.
    
    

Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttHciSmm.c

commit dfbfe5a07c2323676fde081d898f0c6aeab7cf8d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 19:02:10 2017 -0700

    508800:Back out changelist 507807
    
    1604390550 : SUT hangs at PC 00d5 and doesn't boot to OS
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 9fd91fd8704849752f9b06aa591f99afe2175c5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 12:03:10 2017 -0700

    508782:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit b382d67399682d77b548e05ad485477753131579
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 12:02:14 2017 -0700

    508780:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 6eb457955ccb28858f8895f334f7a4ee02fe1956
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 10:06:09 2017 -0700

    508774:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c

commit b18aba35680e4645723d448d6da0cfc71e2432e8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 05:44:37 2017 -0700

    508768:[1305029177] Add Iommu Drhd Wa for CNL bios (taken from KBL)
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 36d785a6f0da8bfccb6f7bb0517af4194fd5d046
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 02:31:44 2017 -0700

    508756:[HSD-ES][client_platf][220366144][cannon_lake][MRC] CNL-H Power-on updates and EV adjustments
    https://hsdes.intel.com/resource/220366144
    
    Update EarlyReadMpr2D Vref range to 2/3*VDDq -> VDDq for DDR4 in VDDq IO ODT Mode.
    Disable Power Training for DT/Halo.
    Add code to program TxTrainRankMux during Write Leveling Flyby.
    Bug fix for IoReset: Read/Modify/Write the field and ignore the cache for Clock Gating.
    Update RxStaggering to have a non-zero value for byte 0.
    Safe Mode fixes.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit fbe4cf81f56ebb27cd206b9daeba454979aec3dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 02:11:54 2017 -0700

    508754:[NO HSD] Weekly update RC/FSP version to 7.0.4.10
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fb475221409a8e7099598b1d5e28b8fffae6d939
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jun 24 03:34:47 2017 -0700

    508716:[MRC] set MrcSafeConfig = 0 as default
    
    ---
    
    
    Covering the following HSD:
    1305094947-  Need BIOS with safe-mode disabled by default
    https://hsdes.intel.com/resource/1305062051
    
    Changes:
    For set MrcSafeConfig  = 0 as default, Need to Turn off RoundTripLatency (RTL) and TurnAround (TAT) for both DDR and LPDDR
    In addition Need to keep LpFrequency @ 1867 as clsoed befre till have all High frequency fixes, includes:
    For high frequency we need the following
    - cpu.fuses.punit.sa_boot_voltage = 0x11a (with cpu.fuses.flush_fuse_ram())
    - pm_tools.svid.setvid_slow("SA","1.1V")

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit dc3dc473288de1e7567e8d3f71635397e91a5031
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 16:17:03 2017 -0700

    508665:1209263101 : [CNL][MRC] Add debug information when PLL lock fails.
    
    Description:
    When MRC fails to lock the PLL (Timeout), or the Ratio locked doesn't match the ratio requested, MRC should check the CPU_MAILBOX to determine why the PLL wasn't locked.  It should then print the appropriate debug statement for the failure.
    
    Change:
    Read and displaying the addtiopnal error details of the ratio lock failure from the command  MAILBOX_BIOS_CMD_READ_BIOS_MC_REQ_ERROR.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 6b8b2aa49bbd0a8b2de3e7b08b2e83cf6da2dbcd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 15:35:57 2017 -0700

    508649:220298058 [ICL BIOS CCB REQUEST] Remove CannonLakeFspBinPkg/CannonLakeFspPkg dependency from IceLakeFspBinPkg/IceLakeFspPkg for customer Delivery
    
    

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/FspMPlatformSecLibIcl.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/FspSPlatformSecLibIcl.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/FspTPlatformSecLibIcl.inf

commit 9c41ac6ea2e8e91a4ebc79d9044f2c3ee7fdacf0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 10:21:59 2017 -0700

    508555:[1406258822][Disable GbE by default on USFF CNP-H A1]
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 4b6b0ec4204f09f8e47cc875ccd30e0aa984dbe9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 03:25:52 2017 -0700

    508493:[1604302048] CFL-S ECless USBC support: S0ix workaround
    [Description] BIOS needs to accordingly control the PS_ON signal driving through PCH register.
    [Solution] Implementing DSM method for USBC S0ix workaround
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 3520cb1f6b96b28192192e2af0923d88d3908f34
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 00:42:50 2017 -0700

    508459:[220179882] Set PcdDeprecatedFunctionRemove back to True
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType17.c

commit e5f76ec8a87fad6a001882f644da52e4de0fb06d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 23:15:46 2017 -0700

    508440:[1504525056] [CNL] Update redefined PCH Lpc registers in ResetSystemLib.
    [Description]
    Some redefined PCH Lpc registers in ResetSystemLib are not updated.
    Please help to fix those.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.c

commit 37b18b6b18d37c14736898843e0c4ac1f5e0ae73
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 16:43:07 2017 -0700

    508345:[MRC] CNL-H Updates from Pre-SI
    https://hsdes.intel.com/appstore/article/#/220328507
    
    Updates from pre-si debug of CNL-H
      Addition of the Memory Scrubber.
      Bug fix for DIMM 1 only for RcvEn.
      W/A for IO Reset.
    
    [HSD-ES][client_platf][1406219414][cannon_lake]Need to add wrapper code around DDRTrainReset
    https://hsdes.intel.com/resource/1406219414
    
    IoReset is updated to enable InternalClocksOn to ensure signal propagation during training.  The gating is turned off at the end of the function.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc15/Cpgc15TestCtl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 99992789ef2d34624bde82f783c4bad90b6e08ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 16:40:26 2017 -0700

    508344:[1805150049][CNL/ICl] PchFia library rework
    - Fix assert seen when booting ICP-N Simics
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c

commit 20a9ef3501aacce8c4b8a5caa665207e7f35070a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 07:21:36 2017 -0700

    508079:[NoHSD][Fix CL 508027] Hang during debug BIOS boot
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c

commit 0e8b37eda0c118b9393627e3429512155d63ad74
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 03:28:28 2017 -0700

    508027:[1406206617][RCR] LPSS ACPI mode support was removed from Cannonlake code. Apple requires this support
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesCnl.h
Intel/CannonLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 003b0675eaf03a0f0775f86aa393ac6f5ccfb796
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 22:25:45 2017 -0700

    507921:[1504523198] Add SA DID for CFL POR SKUs
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

commit a925f0e161ec0f869771765a24855f16eab53b78
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 17:13:46 2017 -0700

    507807:1304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed.
    
    Changes:
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 4e4219191276dc68dd8c21197382d6ed8cbf5922
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 07:27:04 2017 -0700

    507634:[1805150049][CNL/ICl] PchFia library rework
            Separated FIA lib into generation specific and ip specific files. Added support for ICP-H.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchFiaLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchFiaLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia14.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia15.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchFiaLib/PchFiaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PeiDxeSmmPchFiaLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PeiDxeSmmPchFiaLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioLaneLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioLaneLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit c70a97f7b22116d5cdd0239f197779e5efe92473
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 06:58:19 2017 -0700

    507630:Back out changelist 507616
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 0892debab451d810ac952bf95dc3f264b5a43500
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 06:02:51 2017 -0700

    507622:[1604376704] : [Add support for PEG3(0_6_0) controller in ACPI code]
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegRtd3.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SwitchableGraphicsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaConfigHob.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSwitchableGraphicsInitLib/PeiSwitchableGraphicsInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.c

commit f255845faec29a154b4700d950ef75761438da67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 05:23:53 2017 -0700

    507616:[1305029177] - Add Iommu Drhd Wa for CNL bios (taken from KBL)
    
    ---
    
    yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 775abfa2ce2abb1ed3151fdbe799ae3f6c4ac431
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 02:46:14 2017 -0700

    507576:[1504448366] [CNL] Add support for PCI segments in Cannonlake code using pcisegmentlib. - Part3
    [Description]
    Purpose: Support PCI segment for Cannonlake.
    We did use PciSegmentLib for SilionPkg and PlatformPkg.
    MmPciLib still be used in a lot of folders.
    Please check we can use PciSegmentLib to replace it or not. (Part3)
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibSample.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.inf

commit 764a188ea3acc77102d6b7ca5b550d124b404f22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 20 14:52:06 2017 -0700

    507374:IOM FW version display in setup menu
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h

commit ddfaa5a2ffb46d335c17f78aa6e5538ab2b11d74
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 20 10:15:08 2017 -0700

    507233:[CNL][MRC] Implement S3/Warm/Fast flows
    https://hsdes.intel.com/appstore/article/#/1209175307
    
    Change Definition:
    MRC must update the Save/Restore list for the new CNL IP's.  This is required for all non-training flows.
    
    Changes:
    Most of the CR's were covered in various check-ins.  This check-in resolves the new host structure items that were added for LPDDR4 and need to be saved/restored across Sx states.
    Removal of the SPD processing W/A for LPDDR4.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit c98bee39627e965689f3e8f64dcb993f1eef0047
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 20 06:09:08 2017 -0700

    507190:1604342525.7: [CNL][PEG/DMI]Recipe programming for PEG/DMI - updated
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit 2c34d153c383f7d8e5100fd4faa483ab742e43ca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 20 05:52:39 2017 -0700

    507189:[1504515533][CNP-H: BIOS missed out DMI MPC.SRL register programming]
    
    Description:
    Update how SV Test Menu option for DMI Lock is propagated to PCH policy. Remove additional lock for OPDMI LCFG and combine two locks under one - DMI Secure Register Lock.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h

commit c7c693a962fea9645f614e0e36c9e7e6b2921080
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 20 03:01:09 2017 -0700

    507158:[1504515296][Require S3BootScript for EDK BIOS in function PMC functions]
    
    Description:
    2 PCH PMC library functions did not cover S3BootScript programming even though they were used in EDK build in DXE phase.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcWithS3PrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchCpuLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PeiPchRcLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit a9445934870d24c6b8eb189000a0f9bfec2571c0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 20 02:44:09 2017 -0700

    507156:[1504522799] CNL PCH RC review for External package layout
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScs.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRtc.c
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit a5204ba602fdb95cf4de4228b483e20e0d4a5792
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 19:43:30 2017 -0700

    507038:[1504521746][cannon_lake]CNL PCH PCD and BuildFlag review
    [Description] Clean up redundant PCD define.
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesCnl.h
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesIcl.h
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/HsioDefine.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchRstHob.h
Intel/CannonLakeSiliconPkg/Pch/LegacyInterrupt/Dxe/LegacyInterrupt.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcWithS3PrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h

commit e364a578165639b37a18a4560adab4fea75a2638
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 14:00:00 2017 -0700

    506938:[CNL][ICL][1405891178] Remove double negative from setup questions "JTAG Power Gate Disabled" and "Three Strike Counter Disabled".
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h

commit c299eb8cb8565e426bee7908292f622b90ff937d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 10:18:53 2017 -0700

    506802:1304857738 ICL_BIOS_CCB_REQ : Adding new BIOS setup options for HWP autonomous and PCPS  support
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

commit e612913c289a23ae589f3320531d8e4e6485f46c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 08:10:27 2017 -0700

    506753:[1504521755] Correct the CpuFamily and CpuStepping check in SA RC
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit d29228686c9b9144a1f940783c5a94908d6afb9b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 01:55:17 2017 -0700

    506688:[HSD-ES][client_platf][1604384381][cannon_lake.u_ddr4_il_merged_rails]CNL BIOS: TBT CIO Plug event is not triggered when CIO Pin is programmed as 1 Tier GPIO
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsGpioCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h

commit 7af983135acf78d0f2e11b4c5f71b41e7be06de4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 00:27:49 2017 -0700

    506669:[MRC] DQ/DQS retraining memory corruption fix & Remove Self-Refresh WA from MrcFrequencySwitch.
    
    ---
    
    
    Covering the following:
    HSD: 1305165308 - [LPDDR4] DQ/DQS retraining causes memory corruption in normal mode
    https://hsdes.intel.com/resource/1305165308
    FIX:
    MrcFillMrScratchRegs should happen after MrcWriteDqDqsReTraining step
    since MC reads MR_CONTENT.mr23 register in order to know how much time to wait between MPC of DQS_OSC_START and the MR18/19,
    but MR_CONTENT.mr23 is being set before MR23 is being set in DQ/DQS retraining step
    Need to Swap betweenthem  in calltable in MrcStartMemoryConfiguration.
    
    HSD: 1305094947- LPDDR4 Command Bus Training JEDEC spec is violated because MC PLL lock requires MC being in Self-Refresh
    https://hsdes.intel.com/appstore/article/#/1305094947
    FIX:
    Remove Self-Refresh WA from MrcFrequencySwitch, thats after add new Patched which iclude real fix, patch 0x1E for B0 and Patch 0x6 for C0.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 91e9f9d062a2d0747f6f60454279e0d084252e5d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 18 12:02:16 2017 -0700

    506612:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit ce0ee083fc6ce4e96b5cdfaa499dc4506e7531ee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 18 12:01:13 2017 -0700

    506609:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 4e41d31ab01178ab20e3c721c29e750ac73b1358
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 18 10:07:23 2017 -0700

    506604:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioNativeLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchLimits.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/uart16550.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

commit 02e945181dae773229f1e98412bf480ed98d6294
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 10:55:54 2017 -0700

    506315:[220198708][CFL][MRC]Memory Address Decoder UEFI Driver accessible from UEFI shell
    
    Separated the Memory Address Encode/Decode Logic from MRC into Public Base Library
    Added definition of Memory Address Encode Decode Protocol
    Added publishing of Memory Address Encode Decode Protocol in SaInitDxe
    Added Null Library for CNL MRC Address Encode Decode Library
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemoryAddressEncode.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Library/MemoryAddressEncodeLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLibNull/MemAddrEncodeLibNull.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLibNull/PeiDxeSmmMemAddrEncodeLibNull.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/Library/MemoryAddressEncodeLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/BUILD/MiniBios.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

commit c98dc11df1588ce0d621d73bdb08de0f22a89356
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 09:11:26 2017 -0700

    506280:[1406247440][[CFL-H-A1] SATA drives not detected with NVME drive in PCIe Slot 1 or Slot 2]
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c

commit 5b19fcea49d9809e4df264673b886bcc49ef84b2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 09:07:37 2017 -0700

    506278:[1406244605][Assert when booting with ICP-N configuration on Simics]
    
    ---
    

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLibFsp.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioLaneLib.c

commit bff8cbf10376f507b829511291c12a8af06b9231
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 08:56:33 2017 -0700

    506277:[1406244100][[CFL-S-A1-PO]  Caterr observed when SUT triggered to CS with CNVi module connected]
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsbHcInitCnl.c

commit 1ccc5a15fecd76821f7f6c46125d5043ab3c41c9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 02:42:14 2017 -0700

    506241:[1406216169] Wakes from S3/S4 fails using BT KB/Mouse
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl

commit 44b0f6848f58da63f76114b89b56a01d1b8a21ad
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 01:30:25 2017 -0700

    506221:[1805160582] [CNL] Port new UFS driver behavior during controller initialization to platform override.
            UFS driver will not reset host controller during init sequence, reference code programs UIC layer attributes.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScs.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit e084b9d0a562b04149908358f529810642da2268
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 00:05:56 2017 -0700

    506192:[1504520542][cannon_lake]CNL PCH RC review, clean up SKL/KBL/ICL wording and clean up deprecation.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesCnl.h
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsSkl.asl
Intel/CannonLakeSiliconPkg/Pch/Include/GpioPinsSklH.h
Intel/CannonLakeSiliconPkg/Pch/Include/GpioPinsSklLp.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibSample.c

commit 19b4a4a198ef2ae09fa029f142951190fa89aade
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 20:34:05 2017 -0700

    506147:[NO HSD] Update for CPU/Security in Si/FSP base on API review feedback.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit 4516ef4a4bfc890cc09bc7d1d7c8b58b159b096e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 20:28:52 2017 -0700

    506146:[1504520592] Update latest CNL SA DID based
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

commit 32e6f6e1a07dd4aa2df2d124bcd36a76d735088c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 17:01:05 2017 -0700

    506096:[NO HSD] Review update for ME part.
    1. Remove non CNL/CFL product name.
    2. Remove deprecated items.
    
    ---
    

Intel/CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeTouchHeciMsgsLib.h
Intel/CannonLakeSiliconPkg/Me/Include/TouchHeciMsgs.h
Intel/CannonLakeSiliconPkg/Me/IntegratedTouch/IntegratedTouch.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/MePeiLibInternals.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/MePolicyPeiLib.c

commit 743a7cc395fb7ef26c1cd4745a4dabe0afbf013d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 13:16:08 2017 -0700

    505978:[HSD-ES][client_platf][1305006540][cannon_lake]Not able to compile in unix headless MRC
    https://hsdes.intel.com/appstore/article/#/1305006540
    
    Unix stub build is hitting warnings being escalated to failures: Function defined but not used, Variable set but not used.  This resolves those issues and is now compiling.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit f715e17b76abea0d95e48733400f9a732e7fbcb1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 10:57:32 2017 -0700

    505897:2006613959 CNP USB2 hssqrefen Change into BIOS for Device Rx Sensitivity Squelch
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

commit 5f255131e921524ecaf06c866aeb64b62e00b50f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 09:15:47 2017 -0700

    505855:[1604384335]: Correct the SA PEG/DMI RC code for CNL Silicon release.
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PciExpressInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PcieComplex.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 31b207c66011fc2410fc9de6f674c512800e6d7f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 02:56:29 2017 -0700

    505822:[1504520320] Correct the SA RC code for CNL Silicon release.
    1. Reset OC ConfigBlock revision to 1.
    2. Delete the unnecessary files for CNL RC.
    3. Update Doxygen for CNL.
    4. Use NASM for GCC build
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/OverClockingConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLibGcc.S
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLibGcc.inc
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/SecSaLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 2de5c6ab77a2bb1fd4d1547a0e8e0a08a38e75dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 00:11:32 2017 -0700

    505772:[1209793136] Build BaseTools from source code
    
    Run Intel/PrepareBaseTools.cmd to re-generate .exe from C source code.
    
    ---
    

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 00cae0e50e514a72f815e8fa497a402192cccca8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 23:27:08 2017 -0700

    505758:[220263159]CFL-S failing Preset 10 in SigTest
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit c68a9cc81a9050cd6a2995a84b91d069c7908c17
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 23:26:14 2017 -0700

    505757:[1208425432]Move SmmCpuFeaturesLib to CannonLakeSiliconPkg from CannonLakePlatSamplePkg Ia32FamilyCpuPkg Override.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.asm
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgDxeLib.dsc

commit 33a4a18f6ba387fc0cedb8ea0a2e603dbd1cd16e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 19:32:28 2017 -0700

    505704:Back out revision 5 from //ClientBIOS/2017_CannonLake/Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLibGcc.S
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLibGcc.S

commit e5663113a0bf4ba9444a6a34a4398d59adcb99d3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 19:00:39 2017 -0700

    505697:[22087354] Update SEC code to match BWG clearing machine checks.
    
    ---
    

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.c

commit a88c7d3f1642268ed64b5b33a05ca35536188345
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 16:20:43 2017 -0700

    505645:[HSD-ES][client_platf][1305167753][cannon_lake][CNL][MRC] DDRCRCompVssHi is not being restored in warm reset
    https://hsdes.intel.com/appstore/article/#/1305167753
    
    DdrCrCompVssHi_0_0_0_MCHBAR is not being saved/restored during warm reset.
    
    To avoid register access ordering for DDRIO, DDRIO Init is now called on all flows which covers initializes DdrCrCompVssHi_0_0_0_MCHBAR.
    
    Bug fix in GetMarginCh() for DDR4 not scaling down twice.
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit dd953aa3866766b28c00f1fb7da0b84ce4af5609
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 14:44:08 2017 -0700

    505601:220173639 - CFL BIOS needs to sync to the latest CFL VR POR overrides
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h

commit 855cc932f45cdae2ffacf6b96a8166efd3da4be9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 11:34:01 2017 -0700

    505518:[NO_HSD] Fix error in calculation for ShiftPI in special case in Pi Reserves changes
    
    Calculation should use '-' instead of '+' for proper functionality
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 3e9f446ecbb7d3db546f579e51326bdd19e7844a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 08:01:51 2017 -0700

    505419:[NO_HSD] Merging latest from KBL to CFL MRC
    
    Additional Change:
    For MiniBIOS, disabling CNP_PCH_UART flag by default
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/BUILD/MiniBios.mak

commit 40435a5fef2ca5940db0a667ffd05f26ed27be81
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 02:28:06 2017 -0700

    505376:[1604382999][Make sure CPU_ICL flags should get removed in CNL SA RC Release]
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLibGcc.S

commit eb7cd4347da656f689d72d112ffb5d6be9e65bd4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 14 00:23:36 2017 -0700

    505354:[1604382858][Update latest CNL GT DID based on Bspec]
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h

commit 0adc1e5a753e27d9de0c0d47efb909384812eb75
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 13 19:31:21 2017 -0700

    505289:[HSD-ES][client_platf][220290640][cannon_lake][MRC] Enable 4 Channel Margining for RMT with LPDDR4
    https://hsdes.intel.com/appstore/article/#/220290640
    
    Request:
      RMT should report out rank margins at the LPDDR4 x32 system channel width.
    
    Changes:
      RMT function is divided into two sections: Data and Command.
      For Data margins, RMT uses GetBERMarginByte.  To get the worst margins in the channel GetMarginCh is called which searches through the channel saving the lowest margin in Byte 0 of that Channel of the MarginArray. This requires changes in GetMarginCh to understand how SubChannels for LPDDR4 are organized at the byte level in the DDRIO.  Byte 0-3 is SubChannel 0 and Byte 4-7 is SubChannel1.  GetMarginCh will save SubChannel1 margins at byte 4 in the MarginArray.
      For Command, we use CmdLinearFindEdgesLpddr for CmdT and GetBERMarginCh for CmdV.  For this block, we use the feature in the REUT engine to target each SubChannel independently by disabling Command Mirroring and selecting physical Ranks 0/1 for SubChannel0 or Ranks 2/3 for SubChannel1.  Between each SubChannel iteration, we save the channel's margin from MarginArray into a temporary array on the stack since it will be overwritten on the next iteration.  After margining is completed, we place the command margins in the expected location as GetMarginCh will do for EnhancedChannelMode.
      Finally the printing loop now selects between Byte 0 or Byte 4 depending on which SubChannel we are printing.
      DDR4 RMT should not be impacted.
    
      To enable this, we needed to make changes to underlying functions called.  GetBERMarginX now is aware of LPDDR4 technology and that CMD/TX Vref is RankMask based for ChangeMargin.
      MrcSetVrefLpddr4() Now sends out the Vref Update to both SubChannel 0 and SubChannel 1.  Independent centering is @todo.
    
    Other Changes:
      New uCode patches integrated for B0 and C0.
      Command Vref is enabled for LPDDR4.
      Removal of some LPDDR3/DDR3 specific code.
      Fix for new Frequency limit so it is only applied when the request frequency exceeds the internal limit.
      Updated MrcDisplayMarginResultsArray() to be able to print all margin parameters in one call.
      Updated EyeMargin to be functional.  Final changes are still @todo.  Now the function will handle printing out Channel Eye based on Ranks requested.  Expanded to handle +/-64 Eye Width.
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

commit c40551a8d047b9231094e4871737615b64777960
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 13 18:06:40 2017 -0700

    505274:[ICL][220286075] Remove Simics Flag for [5272845] PCIe EQCFG1.HPCMQE do not get cleared after BIOS set it to '1'
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 4d8efff957d076d7d508c049393741411f31ec35
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 13 14:34:15 2017 -0700

    505188:[1604358622] [CFL-S [PM] BIOS configuration needed for PS_ON (https://hsdes.intel.com/appstore/article/#/1604358622)
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 3c226bb89df53996b8fe9191a45b8d6ca79e4787
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 23:18:07 2017 -0700

    504963:[1604380427][cannon_lake]Clean up IPU FW GPIO allocation implementation due to it is non-POR feature.
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/IpuConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/IpuInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaPolicyCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLibNull/PeiIpuInitLibNull.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 77a1df58de422103d15724a97c6ecb6faeea99a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 11:04:59 2017 -0700

    504737:[1305124898][CFL][MRC] Enabling mini bios USB logging for CFL boards
    
    Added MiniBIOS Build flag "CNP_PCH_UART" which should be set to 1 for boards which use CNP PCH UART, instead of Legacy Serial UART. Otherwise, it should be set to 0
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/BUILD/MiniBios.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioLibrary.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioNativeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioNativeLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioPinsCnlH.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/GpioPinsCnlLp.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchLimits.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPcrLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPcrLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsGpio.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsGpioCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPsf.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPsfCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsSerialIo.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchSerialIoUartLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/uart16550.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/uart16550.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit a914d0bf5310ec3c15770ce59a87b65a79afe84c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 10:38:05 2017 -0700

    504703:[1405630488][CNL U][CNP-LP][PCIe] PSF1 configuration of RS3 is required when PCIe function swap enabled - PCIe IMR feature.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 99df48e257b1a3697ac9eac52580719fd4a815cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 10:33:16 2017 -0700

    504698:[NO_HSD] MiniBIOS Support for CFL-H/S boards
    
    Adding MRC MiniBIOS Platform support for the following CFL-H/S Boards
    
    BoardIdCoffeeLakeSUdimm  : 0x18
    BoardIdCoffeeLakeHDdr4    : 0x16
    BoardIdCoffeeLakeHmDVP   : 0x17
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 8742c2552e232f43d45a07be9850a60421b6a1be
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 07:48:59 2017 -0700

    504643:Merging //ClientBIOS/2016_Kabylake to 2017_CannonLake (//ClientBIOS/2017_CannonLake)
    [1805148910] BIOS to avoid FCERR when setting FLOCKDN and WRSDIS in SPI
    [Description] BIOS during setting FLOCKDN bit in SPI could clear error status bits and potentialy mask issues and 32bit write might as well generate error. As a solution write only required lock bits to the register with 2 byte write access.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit dc78932a3a6c0a2a20cfb66fc184bc5c15f470d9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 05:28:53 2017 -0700

    504626:[NO HSD] Fixed ICL External build fail caused by CL@504562 [MRC] Support both 200b and 400b for MiniDVP at runtime.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit 87d3ebfbce1f236b580e31460a4fd1caf139d7c3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 00:36:22 2017 -0700

    504562:[MRC] Support both 200b and 400b for MiniDVP at runtime.
    
    ---
    
    
    Covering:
    https://hsdes.intel.com/appstore/article/#/1305138928
    Support both 200b and 400b for MiniDVP at runtime.
    
    Fix:
    distinguish between 200b n& 432b mapping (DqsMapConnector2DramCnlLpddr4) at run time
    Read SPD byte 325, value 0x55 (deafult) or 0x20 for 200b, 0x43 for 432b

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit b4a7679d3b34f1576a7e1dd032ace9a45e884c60
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 00:13:04 2017 -0700

    504558:[1805134580][Remove generic debounce API from PCH RC GPIO lib]
    
    Description:
    Remove GPIO debounce capability in PCH RC GPIO lib for every pad and allow to make such configuration only for PWRBTN pin (GPD3) through PMC policy
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/GpioConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/GpioLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 1f43697f6e1cda29535f9bc2ca9ed216e1568b51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 23:04:06 2017 -0700

    504548:Back out changelist 504148 and 504322 which break IceLake Teamcity builds
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit ad2c934cc000ca81653a5680221519a08f53507f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 20:30:12 2017 -0700

    504529:[1504515302] Implement feedbacks for CFL/CNL/ICL PCH TMA review
    [Description]
    Feedbacks from TMA review:
    1. NVS field ExitBootServicesFlag is no longer used. Remove it.
    2. AllocateReservedMmio () should not allocate gPchNvsAreaProtocolGuid again.
    3. PchGpioSxIsolationCallback () can be removed since it?s no longer needed.
    4. No need PWRM virtual address in runtime ResetSystemLib since CF9GR is already locked in runtime.
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/DxeRuntimeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchGpioSxIsolationSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

commit 9cf7d30f4d8e71d6069ad9ae962b4d8e3b4460c0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 12:02:23 2017 -0700

    504508:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 73bde7424c03a60250badb8c16cc7f4073475806
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 12:01:56 2017 -0700

    504506:

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit dd655d0ec64709a208072f40d3a553cf2845d178
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 10:07:43 2017 -0700

    504503:

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/PchHda.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsUsb.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioNames.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInterruptAssign.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PcieComplex.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit d2547799148023f4ad0c41e0c41fb548e30e77c2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 03:56:16 2017 -0700

    504500:[NO HSD] Fixed GCC RC Pkg (EDKII) CI got error caused by CL#504294
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c

commit bbf57680afad4eb194caea2c7906166e774179f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 20:15:16 2017 -0700

    504451:[1209911070][CNL][ICL] Removed TXT AP init during PEI. Eliminated use of StaFixup.exe tool.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/Txt.inc
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBsp.asm
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/SiPkgPei.dsc

commit 51ef6474d6a143bffc5cfdc5b408950eb87042ff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 16:54:42 2017 -0700

    504424:[HSD-ES][client_platf][220235422][cannon_lake][CNL][MRC] Rcven Complex Knob turning issue
    https://hsdes.intel.com/appstore/article/#/220235422
    
    Issue:
    Receive Enable has 3 different knobs to adjust inside the MrcReadLevelingTraining function.  Issue is the only time that Status is updated to CurStatus is if Status is mrcSuccess.  Once the first knob fails, Status is no longer mrcSuccess and subsequent knob turns (even if successful) will not update Status.
    
    Fix:
    Set Status = mrcSuccess at the beginning of the KnobIdx loop
    
    Other Fixes:
    Command, Clock, and Control enables for LowSupplyEn in the COMP engine are in CompCtl2, not CompCtl3.
    DT_HALO should be consider a DT BoardType and not a MB BoardType so we don't assert on invalid ODT table.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 22f03f7d9fe86c9a877bc239f2b6a854e3c48663
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 13:58:05 2017 -0700

    504322:[1604358622] [CFL-S [PM] BIOS configuration needed for PS_ON (https://hsdes.intel.com/appstore/article/#/1604358622)
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 94ed0bf6779163341c8ff58fae48f993086156ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 12:58:49 2017 -0700

    504294:1604349901:[ICL]: GEN11lp Display Workarounds
    
    ICL Gen11LP Display Silicon Workaround for A0 stepping
    https://fm-codecollab.intel.com/ui#review:id=195129
    https://hsdes.intel.com/appstore/article/#/1604349901
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit f2829ca1711e62bbe64ec64d6e53dc7fac3f4de0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 08:12:45 2017 -0700

    504198:2006613959 CNP USB2 hssqrefen Change into BIOS for Device Rx Sensitivity Squelch
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

commit aef543284626b11889fe054fa5e55a386a87e7b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 06:14:33 2017 -0700

    504187:[1805127577][[lakefield.vp]PSF initialization and configuration] - generic part
    
    Description:
    - Update PCH PSF library update to accomodate LKF specifc changes
    - Refactor GntCnt programming
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsf.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h

commit 96e7159d146da956adf6983a93fecdf64b5fc701
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 00:28:49 2017 -0700

    504129:USB PDO register values are incorrect after resume from DeepS3
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

commit d0dcb617e1726c9b3c7eebbd8af78a4fdc94b45f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 22:31:01 2017 -0700

    504105:[1504509777] Setup menu : Above 4GB MMIO BIOS assignment broken
    [description]
    Above 4GB MMIO BIOS assignment  had no function
    [solution]
    Add gSaPolicyProtocolGuid dependency.
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=195593
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf

commit 79c7d1e8371b738043f643c82e280745b9fce5c6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 19:50:08 2017 -0700

    504060:[1604377072][CFL]Back out changelist 502168 for S3 lid switch issue
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 2fbb9c116babc0d41ec3665d55b940399347cbb3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 13:01:59 2017 -0700

    503862:Revert version check and go back to CRC check. There are scenarios which caused the sync not to happen
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

commit e1d26faad52807d3d04be1d7c56d06a91c42fe5a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 11:52:19 2017 -0700

    503835:[1405912416][Remove XTAL 38.4MHz support and enhancements][Phase2]
    - Currently, MPHY sync is decided by CRC. This will be changed to checking the chipsetinit version instead so that we only udpate if BIOS has a newer version.
    - Get ME Reported CRC even if MPHY sync is disable (Should put this in restricted tag)
    
    ---
    

Intel/CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c

commit b0733a4205e56afbebe52cf2df676d22abc09078
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 10:54:14 2017 -0700

    503797:[CNL][1405600412]Remove all HSTI code from Si pkg to platform pkg
    
    ---
    

Intel/CannonLakeSiliconPkg/Hsti/Dxe/BootFirmwareMediaProtection.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/DebugModeDisabled.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/HardwareRootedBootIntegrity.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/HstiSiliconDxe.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/HstiSiliconDxe.h
Intel/CannonLakeSiliconPkg/Hsti/Dxe/HstiSiliconDxe.inf
Intel/CannonLakeSiliconPkg/Hsti/Dxe/IntegratedDeviceDmaProtection.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/MeasuredBootEnforcement.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/MpServiceHelp.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/SecureCpuConfiguration.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/SecureIntegratedGraphicsConfiguration.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/SecureMemoryMapConfiguration.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/SecurePCHConfiguration.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/SecureSystemAgentConfiguration.c
Intel/CannonLakeSiliconPkg/Hsti/Dxe/SignedFirmwareUpdate.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Include/Library/Tpm2DeviceLib.h
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Capability.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2CommandLib.uni
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Context.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2DictionaryAttack.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2EnhancedAuthorization.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Help.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Hierarchy.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Integrity.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Miscellaneous.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2NVStorage.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Sequences.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Session.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Startup.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2Test.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.c
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.uni
Intel/CannonLakeSiliconPkg/SiPkgDxe.dsc

commit dd7496532c5c89b2583e41b6d517501b3293bc3f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 09:43:41 2017 -0700

    503748:1406206144 CNP-LP B1 Integrate Chipsetinit Version 2
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit b52213c16d3b323c46845b609dce975d210f9d14
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 03:29:31 2017 -0700

    503654:[NO HSD] Update FSP header. CFL->0, CNL->1
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f9d4bc221379baff7b152e5724ecfa18febf876d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 8 00:20:57 2017 -0700

    503584:[1604377406] : [CFL - Integrate CFL GOP 1066]
    
    ---
    

Intel/CannonLakeSiliconPkg/SampleCode/IntelGraphicsVbt/VbtCfl.bin
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi

commit a5e6314c4c31f2caab753bc1623a8029041e4942
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 23:48:58 2017 -0700

    503567:[1604376071][set pch.pmc.mmr.cppmvric3.pmcclkdis]
    
    Description:
    Temporary set PMCCLKDIS to allow SLP-S0 entry
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 5b680cbe0f87c1cb8bf2f66536ec9ff4cef5985a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 15:41:58 2017 -0700

    503407:1406195487 CNP-H A1 Integrate Chipsetinit Version 4
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit 090815051c1089bc103e5a8cf693cee36b19b2a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 05:50:53 2017 -0700

    503142:[1305113027] - [CNL Svbios] add MSR's that hold ACM_CPU_KEY_HASH to PlatformConfig.xml
    
    ---
    
    yes

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h

commit 693f2d8607ebbdeced91ca5ffdfe9b0db9bfef57
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 02:56:46 2017 -0700

    503126:[ICL][NO HSD] Fix ICL clang fsp wrapper debug simics boot hang after CL#487830. Add 0x120000 to FspReserved memory.
    
    ---
    

Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c

commit af9da88791d86bfd68ae800492b42a7cb6fd9ca0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 21:18:23 2017 -0700

    503055:[1604369008][CNL]Address gaps in PciExpress code to support PEG3 (BDF:060)
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPcieLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 73bcfc1a89082e9a520d55430aecbfee0635ed9a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 18:22:33 2017 -0700

    503018:[1604365060][coffee_lake.u_ddr4_rvp]CFL _U23e-Security: CFL-Security :Global reset lock  PWRM 0x1048 bit 31 is not enumerating.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

commit 7a192da9cc30909b3497368176efb34563d56098
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 16:22:38 2017 -0700

    502966:Fix build error [1208702775]Use UefiCpuPkg for CPU S3 resume, CPU MP Services protocol, Cpu MP Architectural Protocol. (Part 3 of 3)
    This update allow control of AP Wait Loop (hlt, monitor/mwait, run).
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h

commit 5cfad9140867de4f74f680ab40e9ea5ddb200dd9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 11:42:24 2017 -0700

    502828:[1406190315][Add Pch Generation check for workarounds added for HSDs 1405199045 and 1405309167]
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit 95ede75f95cf6cb0fe55ce008d9af56fc7d5d622
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 10:58:32 2017 -0700

    502801:[HSD-ES][client_platf][1209175453][cannon_lake][MRC] Enable H/S Support
    https://hsdes.intel.com/appstore/article/#/1209175453
    
      MRC must update the headers for the IP drop of H/S.
      MRC must update DDRIO and MC Init for new register changes for H/S.
      MRC CPUID checks must be added for H/S
      Addition of 4 Rank hooks in the Hardware Abstraction Layer.
      Addition of ECC enabling
    
    [HSD-ES][client_platf][220132014][cannon_lake][MRC] Wrong variable used to program register
    https://hsdes.intel.com/appstore/article/#/220132014
    
      CR Write to DDRCRCOMPCTL3 writes DDRCRCOMPCTL2 data.
    
    [HSD-ES][client_platf][1208187401][cannon_lake]CNL-S/H Increase MC Freq Field from 4 to 5 bits
    https://hsdes.intel.com/appstore/article/#/1208187401
    
      There is an Overclocking request to support up to 5866 Mhz Qclk Frequency.
         Current BIOS interface only supports up to 4133Mhz.
    
      Need to expand ratio field from 4 to 5 bits in the following register fields:
         MC_BIOS_REQ_0_0_0_MCHBAR_PCU.REQ_DATA
         MC_BIOS_DATA_0_0_0_MCHBAR_PCU.MC_FREQ
    
      Keep the QCLK_ODD_RATIO field as is.
    
      This update will be made only for CNL-S/H (not U/Y).
      Basin Falls will also use CNL-S die, so will need to comprehend this field expansion.
    
    [HSD-ES][client_platf][1405744926][cannon_lake][MRC] MRC is changing MR5 while in JWL mode
    https://hsdes.intel.com/appstore/article/#/1405744926
    
      MRC is restoring RttPark value in MR5 while still in JEDEC Write Leveling mode.
      This bug was introduced in changelist 425484.
      Need to disable JWL mode in MR1 first, and then program MR5.
    
    General:
      Cleanup of X0 boards and LP3.
      Removed DqByteMapping requirement as LP4 does not use this and LP3 is not POR.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/MrcMcRegisterStructCnl5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 0b5d67823a532247b75b7d0268c144dad8e5fd3b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 09:10:07 2017 -0700

    502732:[Part1] [BC-RQTBC-13451] Add support HW P-States
    ICL changes for HwP + Intel Turbo Boost Max Technology 3.0
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit b9f16eb1eab0d7d276d6d6c6545ba452d1a18def
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 6 03:18:27 2017 -0700

    502675:[CFL] - [1604296764][REV 03] USBC Support: Mux agent control
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsUsb.h
