static T_1 T_2 F_1 ( struct V_1 * V_2 )\r\n{\r\n#ifdef F_2\r\nreturn V_3 + ( F_3 () << V_4 ) ;\r\n#else\r\nreturn F_3 () ;\r\n#endif\r\n}\r\nstatic inline unsigned long long F_4 ( void )\r\n{\r\nreturn F_5 ( F_1 ( & V_5 ) ,\r\nV_5 . V_6 , V_5 . V_7 ) ;\r\n}\r\nstatic int T_3 F_6 ( void )\r\n{\r\nif ( F_7 ( & V_5 , F_8 () ) )\r\nF_9 ( L_1 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_3 F_10 ( void )\r\n{\r\nF_11 ( V_8 ) ;\r\nF_12 ( V_9 , \\r\nV_10 | V_11 | V_12 ) ;\r\nF_13 ( V_9 , - 1 ) ;\r\nF_14 ( V_9 , - 2 ) ;\r\nF_15 () ;\r\nF_16 ( V_8 ) ;\r\n}\r\nstatic T_2 F_17 ( struct V_1 * V_2 )\r\n{\r\nreturn F_18 () ;\r\n}\r\nstatic inline unsigned long long F_19 ( void )\r\n{\r\nreturn F_5 ( F_18 () ,\r\nV_13 . V_6 , V_13 . V_7 ) ;\r\n}\r\nstatic int T_3 F_20 ( void )\r\n{\r\nF_10 () ;\r\nif ( F_7 ( & V_13 , F_21 () ) )\r\nF_9 ( L_1 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 unsigned long long F_22 ( void )\r\n{\r\n#if F_23 ( V_14 )\r\nreturn F_4 () ;\r\n#else\r\nreturn F_19 () ;\r\n#endif\r\n}\r\nstatic int F_24 ( unsigned long V_15 ,\r\nstruct V_16 * V_17 )\r\n{\r\nF_11 ( V_8 ) ;\r\nF_14 ( V_9 , V_15 - 3 ) ;\r\nF_16 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_25 ( enum V_18 V_19 ,\r\nstruct V_16 * V_17 )\r\n{\r\nswitch ( V_19 ) {\r\ncase V_20 : {\r\nF_12 ( V_9 , \\r\nV_10 | V_21 | \\r\nV_11 | V_12 ) ;\r\nF_13 ( V_9 , F_21 () / V_22 ) ;\r\nF_14 ( V_9 , F_21 () / V_22 - 1 ) ;\r\nF_16 ( V_8 ) ;\r\nbreak;\r\n}\r\ncase V_23 :\r\nF_11 ( V_8 ) ;\r\nF_12 ( V_9 , \\r\nV_10 | V_21 | V_12 ) ;\r\nF_13 ( V_9 , 0 ) ;\r\nbreak;\r\ncase V_24 :\r\ncase V_25 :\r\nF_11 ( V_8 ) ;\r\nbreak;\r\ncase V_26 :\r\nbreak;\r\n}\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nF_27 ( V_27 , V_28 ) ;\r\n}\r\nstatic void T_3 F_28 ( void )\r\n{\r\nF_11 ( V_8 ) ;\r\n}\r\nT_4 F_29 ( int V_29 , void * V_30 )\r\n{\r\nstruct V_16 * V_17 = V_30 ;\r\nF_30 () ;\r\nF_26 () ;\r\nV_17 -> V_31 ( V_17 ) ;\r\nreturn V_32 ;\r\n}\r\nstatic void T_3 F_31 ( struct V_16 * V_17 )\r\n{\r\nunsigned long V_33 ;\r\nV_33 = F_21 () ;\r\nV_17 -> V_6 = F_32 ( V_33 , V_34 , V_17 -> V_7 ) ;\r\nV_17 -> V_35 = F_33 ( - 1 , V_17 ) ;\r\nV_17 -> V_36 = F_33 ( 100 , V_17 ) ;\r\nV_17 -> V_37 = F_34 ( 0 ) ;\r\nF_35 ( V_17 ) ;\r\n}\r\nstatic int F_36 ( unsigned long V_15 ,\r\nstruct V_16 * V_17 )\r\n{\r\nF_37 ( V_38 ) ;\r\nF_38 () ;\r\nF_39 ( V_15 ) ;\r\nF_38 () ;\r\nF_37 ( V_38 | V_39 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( enum V_18 V_19 ,\r\nstruct V_16 * V_17 )\r\n{\r\nswitch ( V_19 ) {\r\ncase V_20 : {\r\nunsigned long V_40 = ( ( F_8 () / ( V_22 * V_41 ) ) - 1 ) ;\r\nF_37 ( V_38 ) ;\r\nF_38 () ;\r\nF_41 ( V_41 - 1 ) ;\r\nF_42 ( V_40 ) ;\r\nF_39 ( V_40 ) ;\r\nF_38 () ;\r\nF_37 ( V_38 | V_39 | V_42 ) ;\r\nbreak;\r\n}\r\ncase V_23 :\r\nF_37 ( V_38 ) ;\r\nF_38 () ;\r\nF_41 ( V_41 - 1 ) ;\r\nF_42 ( 0 ) ;\r\nF_39 ( 0 ) ;\r\nbreak;\r\ncase V_24 :\r\ncase V_25 :\r\nF_37 ( 0 ) ;\r\nF_38 () ;\r\nbreak;\r\ncase V_26 :\r\nbreak;\r\n}\r\n}\r\nvoid F_43 ( void )\r\n{\r\nF_37 ( V_38 ) ;\r\nF_38 () ;\r\nF_41 ( V_41 - 1 ) ;\r\nF_42 ( 0 ) ;\r\nF_39 ( 0 ) ;\r\nF_38 () ;\r\n}\r\nT_4 F_44 ( int V_29 , void * V_30 )\r\n{\r\nint V_43 = F_45 () ;\r\nstruct V_16 * V_17 = & F_46 ( V_44 , V_43 ) ;\r\nF_30 () ;\r\nV_17 -> V_31 ( V_17 ) ;\r\nF_47 () ;\r\nreturn V_32 ;\r\n}\r\nvoid F_48 ( void )\r\n{\r\nunsigned long V_33 ;\r\nunsigned int V_43 = F_45 () ;\r\nstruct V_16 * V_17 = & F_46 ( V_44 , V_43 ) ;\r\nV_17 -> V_45 = L_2 ;\r\nV_17 -> V_46 = 350 ;\r\nV_17 -> V_29 = - 1 ;\r\nV_17 -> V_7 = 32 ;\r\nV_17 -> V_47 = V_48 | V_49 ;\r\nV_17 -> V_50 = F_36 ;\r\nV_17 -> V_51 = F_40 ;\r\nV_33 = F_8 () / V_41 ;\r\nV_17 -> V_6 = F_32 ( V_33 , V_34 , V_17 -> V_7 ) ;\r\nV_17 -> V_35 = F_33 ( - 1 , V_17 ) ;\r\nV_17 -> V_36 = F_33 ( 100 , V_17 ) ;\r\nV_17 -> V_37 = F_34 ( V_43 ) ;\r\nF_35 ( V_17 ) ;\r\n}\r\nvoid F_49 ( struct V_52 * V_53 )\r\n{\r\nT_5 V_54 = ( 365 * 37 + 9 ) * 24 * 60 * 60 ;\r\nV_53 -> V_55 = V_54 ;\r\nV_53 -> V_56 = 0 ;\r\n}\r\nvoid T_3 F_50 ( void )\r\n{\r\n#ifdef F_51\r\nif ( ( F_52 () & 0xC0000000 ) == 0xC0000000 ) {\r\nF_53 ( V_57 L_3 ) ;\r\nF_54 ( 0 ) ;\r\n}\r\n#endif\r\nF_6 () ;\r\nF_20 () ;\r\n#if F_23 ( V_58 )\r\nF_43 () ;\r\nF_55 ( V_59 , & V_60 ) ;\r\nF_48 () ;\r\n#endif\r\n#if F_23 ( V_61 )\r\nF_28 () ;\r\nF_55 ( V_62 , & V_63 ) ;\r\nV_63 . V_30 = & V_64 ;\r\nF_31 ( & V_64 ) ;\r\n#endif\r\n#if ! F_23 ( V_58 ) && ! F_23 ( V_61 )\r\n# error at least one clock event device is required\r\n#endif\r\n}
