<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<html>
<head>
<title>Xilinx SDK OS & Libraries Documentation Overview</title>
   <meta charset='utf-8'>
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <link rel="stylesheet" href="styles.css">
   <script src="jquery-1.11.3.min.js" type="text/javascript"></script>
   <script src="script.js"></script>
<link rel="StyleSheet" href="./css/web_styles.css" type="text/css" />

<style type="text/css">
<!--
BODY {
  margin: 0px;
}
DIV.top_header {
  width: 100%;
  text-align: right;
  height: 106px;
  background-image: url('./images/Xilinx_logo.png');
}
-->
DIV.main_content{
margin-left:10px;}

      .accordionItem h4 {margin-top: 5px; margin-bottom: -2px; border-bottom: 1px solid #d3d3d3; }
      .accordionItem h4:hover { cursor: pointer; }
      .accordionItem div {border-top: 1px solid #d3d3d3; border-bottom: 1px solid #d3d3d3; background-color: #F8F8F8;  }
      .accordionItem.hide h4 { color: #000;  }
      .accordionItem.hide div.prevrel { display: none; }
	  .prevrel li {margin-top:0px;}
</style>
    <script type="text/javascript">
    //<![CDATA[

    var accordionItems = new Array();

    function init() {

      // Grab the accordion items from the page
      var divs = document.getElementsByTagName( 'div' );
      for ( var i = 0; i < divs.length; i++ ) {
        if ( divs[i].className == 'accordionItem' ) accordionItems.push( divs[i] );
      }

      // Assign onclick events to the accordion item headings
      for ( var i = 0; i < accordionItems.length; i++ ) {
        var h2 = getFirstChildWithTagName( accordionItems[i], 'H4' );
        h2.onclick = toggleItem;
      }

      // Hide all accordion item bodies except the first
      for ( var i = 0; i < accordionItems.length; i++ ) {
        accordionItems[i].className = 'accordionItem hide';
      }
    }

    function toggleItem() {
      var itemClass = this.parentNode.className;

      // Hide all items
      for ( var i = 0; i < accordionItems.length; i++ ) {
        accordionItems[i].className = 'accordionItem hide';
      }

      // Show this item if it was previously hidden
      if ( itemClass == 'accordionItem hide' ) {
        this.parentNode.className = 'accordionItem';
      }
    }

    function getFirstChildWithTagName( element, tagName ) {
      for ( var i = 0; i < element.childNodes.length; i++ ) {
        if ( element.childNodes[i].nodeName == tagName ) return element.childNodes[i];
      }
    }

     //]]>
    </script>
</head>
<body marginwidth="0" marginheight="0" onload="init()">
  <div class="top_header"><nobr>
    <img src="spacer.gif" width="1" height="1" alt="Press ALT K to skip to main content" /><img src="./images/sdk_header.png" alt="sdk" title="Xilinx Software Development Kit" width="1145" height="106" /></nobr></div>
<div id="cssmenu">
			 		 <ul id="tablist">
					<!--Aman Talwar: Edit Tab details here-->
					<li><a href="xilinx_drivers.htm" target="_self"><img style="margin-bottom:-4px;padding-right:5px;"src="images/reltopics_co.gif" border="0" align="bottom" >Xilinx Library Document Collection</a></li>
			 		 <li><a href="about_libraries.htm" target="_self"> <img style="margin-bottom:-4px;padding-right:5px;"src="images/topic.gif" border="0" align="bottom">About Xilinx Libraries</a></li>
					 <li><a href="xilinx_drivers_api_toc.htm" target="_self"> <img style="margin-bottom:-4px; padding-right:5px;"src="images/xilinx_lib.png" border="0" align="bottom">Xilinx SDK Device Driver API Collection</a></li>
					<li><a href="about_sdk_drivers.htm" target="_self"> <img style="margin-bottom:-4px;padding-right:5px;"src="images/classpath.gif" border="0" align="bottom" >About Xilinx SDK Device Drivers</a></li>
					</ul>
</div>
<div class="main_content">
<h1>Changes for 2018.1</h1>

<h2>v_hdmi_common_v1_0</h2>
<pre>Initial release of HDMI Common Library</pre>

<h2>vcsi2txss_v1_2</h2>
<pre>Add Frame End Generation feature</pre>

<h2>csi2tx_v1_1</h2>
<pre>Add Frame End Generation feature</pre>

<h2>video_common_v4_3</h2>
<pre>Added EDID parsing capability with extende feature
Added new color space format XVIDC_CSF_YCBCR_420 to support UHDSDI
Tx/Rx soft IPs
Added new memory format BGR8</pre>

<h2>v_mix_v4_0</h2>
<pre>Added 8th overlay layer
Moved logo layer enable from bit 8 to bit 15</pre>


<h2>v_frmbuf_rd_v3_0</h2>
<pre>Added interlaced support
Added new memory format BGR8
Added interrupt handler for ap_ready</pre>

<h2>v_frmbuf_wr_v3_0</h2>
<pre>Added interlaced support
Added new memory format BGR8
Added interrupt handler for ap_ready</pre>

<h2>dptxss_v6_0</h2>
<pre>Updated the code to optimize the code for size.
Added support for DP1.4.
Added DP1.4 example designs.</pre>

<h2>i2stx_v1_0</h2>
<pre>Added initial version of Xilinx I2S Tx soft IP driver.</pre>

<h2>mcdma_v1_1</h2>
<pre>Added failure checks in the tcl to avoid bsp compilation errors incase
stream interface is unconnected.
Updated tcl logic to export proper values for CACHE_COHERENT properties
when h/w is configured for single axi4 data interface.
Fix unused variable warning.</pre>

<h2>v_sditxss_v2_0</h2>
<pre>Added support for YUV420 color format.
Added support for scalable options.
Added new API for core settings.</pre>

<h2>v_sditx_v1_2</h2>
<pre>Fixed payload calculation API for 3GB mode.
Added support for YUV420 color format.</pre>

<h2>sdiaud_v1_0</h2>
<pre>Added initial version of SDI Audio Embed and Extract driver.</pre>

<h2>spdif_v1_0</h2>
<pre>Added initial version of SPDIF TX and RX driver.</pre>

<h2>axicdma_v4_4</h2>
<pre>Extend AXI CDMA examples to support data buffers above 4GB.</pre>

<h2>axidma_v9_6</h2>
<pre>Use UINTPTR type for storing address.
Use virtual addr for BD access in _UpdateBdRingCDesc().
Extend AXI DMA examples to support data buffers above 4GB.</pre>

<h2>dp_v7_0</h2>
<pre>Updated the drivers to optimize for size.
Updated the drivers for DP1.4 support.</pre>

<h2>dprxss_v5_0</h2>
<pre>Updated the code to to optimize for size.
Added support for DP1.4.
Added new examples for DP1.4.</pre>

<h2>i2stx_v1_0</h2>
<pre>Added initial version of Xilinx I2S Tx soft IP driver.</pre>

<h2>i2srx_v1_0</h2>
<pre>Added initial version of Xilinx I2S Rx soft IP driver.</pre>

<h2>iicps_v3_6</h2>
<pre>Set Transfer size before slave address in MasterRecvPolled.</pre>

<h2>resetps_v1_0</h2>
<pre>-Added Initial version of the resetps driver for Ultrascale+ ZynqMPSoC
-Added xresetps_example.c: Contains a list of peripherals to reset. List has
reset ID of the peripheral, a peripheral register, a value for that
register to be modified before reset and a reset value to validate
successful reset.
-Change supported peripheral in mdd file from dummy ps7_resetps instance
to a valid psu_crf_apb and psu_crl_apb instance to allow SDK to
pull the drivers
-Remove psu_crl_apb IP instance from mdd file.
Resetps driver is using both psu_crl_ap, psu_crf_apb  IP instances.
But one instance is enough to pull  the driver into the SDK.</pre>

<h2>wdttb_v4_3</h2>
<pre>Added a function to program the width of Watchdog timer
Updated doxygen tags</pre>

<h2>axivdma_v6_5</h2>
<pre>Align default TX/RX framebuffer count with IP configuration.
Fix compilation error in selftest example.</pre>

<h2>axiethernet_v5_7</h2>
<pre>Fix compilation issues in multicast/extvlan example.
Implementing poll timeout API which replaces the loops
Set num of multicast table entries parameter based on hw design.
Use table entries count from config structure.
Used UINTPTR type for DMA BaseAddress.</pre>

<h2>cpu_cortexa9_v2_6</h2>
<pre>Added -g flag in default extra compiler flags, for linaro
toolchain. It fixes CR#995214.</pre>

<h2>emacps_v3_7</h2>
<pre>Export TSU clock frequency to xparameters.h</pre>

<h2>freertos10_xilinx_v1_0</h2>
<pre>Upgraded freertos kernel version to 10.0
Updated FreeRTOS tcl to fix bug in detecting latest standalone
version.It fixes CR#990995.
Export platform macros to xparameters.h based on processor.
Added interrupt handler API's for A9, A53, R5.
Added support for ttc in microblaze systems
Fixed compilation warnings related to interrupt handling API's</pre>

<h2>freertos_lwip_tcp_perf_client and freertos_lwip_tcp_perf_server</h2>
<pre>Add new SW apps.
Correct freertos version number.</pre>

<h2>freertos_lwip_udp_perf_client and freertos_lwip_udp_perf_server</h2>
<pre>Added new SW apps for freertos UDP performance tests.</pre>

<h2>hdcp1x_v4_2</h2>
<pre>Updated the XHdcp1x_PortDpRxEnable function to remove the
XDp_RxSetIntrHdcpAksvWriteHandler, XDp_RxSetIntrHdcpBinfoReadHandler,
and XDp_RxSetIntrHdcpRoReadHandler functions and replace them
with the new XDp_TxSetCallback function.</pre>

<h2>lwip202_v1_0</h2>
<pre>Upgrade to LWIP2.0.2 version
Remove PPC references
Add support for IGMP for emacps
Add multicast MAC update for IPv6 in xemacpsif.c and xaxiemacif.c
Add IPv6 source
Fix jumbo frame checks to work on R5
Add examples for raw and socker mode IGMP, webserver and
tftp client and server apps.
Update xInsideISR flag in emacps_error_handler.
In init_axi_dma() use UINTPTR for axidma base address.
Add support for Realtek RTL8211 phy.
Update header names in raw and socket examples.</pre>

<h2>lwip_udp_perf_client and lwip_udp_perf_server</h2>
<pre>Added new SW apps for raw mode UDP performance tests.</pre>

<h2>rfdc_v3_2</h2>
<pre>Add XRFdc_SetInterpolationFactor() and XRFdc_SetDecimationFactor() APIs.
Add CoarseMixMode field in mixer settings.
Add XRFdc_SetCalibrationMode() and XRFdc_GetCalibrationMode() APIs for calibration modes switch.
Add XRFdc_DynamicPLLConfig() API for PLL and external clock switch support.
Add XRFdc_GetClockSource() API to get clock source.
Add XRFdc_GetPLLLockStatus() API to get PLL lock status.
Add XRFdc_GetDriverVersion() API to get the driver version.
Add XRFdc_MultiConverter_Sync() and XRFdc_MultiConverter_Init() APIs to support Multi-Tile Sync.
Updated Set/Get Interpolation/Decimation factor APIs to consider the actual factor.
Add XRFdc_SetInvSincFIR() and XRFdc_GetInvSincFIR() APIs to support inverse-sinc.
Add XRFdc_MultiBand() and XRFdc_SetSignalFlow() APIs to configure Multiband and Singleband.
Update PLL structure in XRFdc_DynamicPLLConfig() API.
Update ADC and DAC datatypes in Mixer API and use input datatype for ADC in threshold and QMC APIs.
Removed FIFO disable check in DDC and DUC APIs.
Add support for Marker event source for DAC block.
Fixed DAC latency calculation in MTS.
Added support for reloading DTC scans.
Add option to configure sysref capture after MTS.
Update XRFdc_SetPLLConfig() API to correct PLL settings(PLL_CRS1, PLL_LPF1, PLL_CRS2).</pre>

<h2>qspipsu_v1_7</h2>
<pre>Removed unsupported 4 byte write and sector erase
commands.(CR#984966)
Added a support for MT25QL02G flash from Micron
(CR#990642)
Added a support for S25FL064L flash from Spansion
(CR#990724)
Added a support for MX66U1G45G flash from Macronix
(CR#992367)
Removed the check for writing the data to DMA MSB.
(CR#992560)
Added an API in driver to toggle the WP pin of the flash.
Added write protect example.(PR#2448)
Added support in EL1 non-secure mode. (CR#974882)</pre>

<h2>scugic_v3_9</h2>
<pre>Added new API's to unmap specific/all SPI interrupts
from the target CPU. It fixes CR#992490.</pre>

<h2>spi_v4_4</h2>
<pre>When receive fifo exists, we need to check for status
register rx fifo empty flag. If clear we can proceed for
read. Otherwise we will hit execption. (CR# 989938)</pre>

<h2>standalone_v6_6</h2>
<pre>Updated cortexa9/xil_errata.h and cortexa9/xil_cache.c
to remove errata 753970, It fixes CR#989132.
Export platform macros to bspconfig.h based on processor.
Updated sleep routines to support user configurable sleep
implementation. Now sleep routines will use TTC instance
specified by user
Added a macro to replace conditional loops
Fixed the compilation warning in A53
Made changes to ensure that for A9/Zynq, C stack information
is flushed out from L1 D cache or L2 cache only when the
respective caches are enabled.
Updated asm_vectors.S and boot.S in Cortexa53 64 bit BSP, to add isb
after writing to cpacr_el1/cptr_el3 registers.
It would ensure disabling/enabling of floating-point unit, before any
subsequent instruction.
Updated get_connected_if proc in standalone tcl to detect the HPC
port configured with smart interconnect. It fixes CR#990318.
Updated the csu_wdt interupt to the correct value. Fixes CR#992229.
Fix for heap handling in ARM platforms. Fixes CR#993932.
Updated Xil_DCacheInvalidateRange and
Xil_ICacheInvalidateRange APIs in Cortexa53 64 bit BSP, to fix  bug in 
handling upper DDR addresses.It fixes CR#995581.
Updated makefile of Cortexa53 32bit BSP to add includes_ps directory in 
the list of include paths. This change allows applications/BSP files to 
include .h files in include_ps directory.
Updated Cortex R5 BSP to add new mld parameter "lockstep_mode_debug",
to enable/disable debug logic in non-JTAG boot mode, when processor
is in lockstep configuration. By default, value of this parameter
is "false" and debug logic would be disabled. It can be enabled through
BSP setting by changing value of "lockstep_mode_debug" as "true".
It fixes CR#993896.
By default CPUACTLR_EL1 is accessible only from EL3, it
results into abort if accessed from EL1 non secure privilege
level. Updated Xil_ConfigureL1Prefetch function in Cortexa53 64 bit BSP
to avoid CPUACTLR_EL1 access from privile levels other than EL3.
Updated hypervisor enabled BSP to use PV console, based on the
XEN_USE_PV_CONSOLE flag. By deafault hypervisor enabled BSP would
use UART console, PV console can be enabled by appending
"-DXEN_USE_PV_CONSOLE" to the BSP extra compiler flags.</pre>

<h2>sysmonpsu_v2_3</h2>
<pre>Added missing closing bracket error when C++ is used
Added Conversion Support for voltages having Range of 1 Volt
Correct the AMS block channel numbers
Added example for testing AMS block voltage measurement
Added peripheral test support for sysmonpsu. CR-980362
Provided conditional checks for interrupt example in
sysmonpsu_header.h
Get Ref Clock Frequency information from design
Update Clock Divisor to the proper value
Update example code to run at higher frequency and remove sleep</pre>

<h2>sdps_v3_4</h2>
<pre>Use different commands for single and multi block transfers
Separated out SDR104 and HS200 clock defines
Move UHS macro check to SD card init routine</pre>

<h2>csudma_v1_2</h2>
<pre>Added support for peripheral test app support.
Fixed compilation issues in peripheral test creation
Add new API XCsuDma_64BitTransfer() in the driver useful
for 64-bit dma address transfers through pmu processor CR-996201.</pre>

<h2>uartps_v3_6</h2>
<pre>This patch updates the flow control mode offset value. CR-995026</pre>

<h2>zdma_v1_5</h2>
<pre>Added support for peripheral test app support.
Fixed peripheral app generation issues when running on OCM(CR-990806).
Fixed compilation issues in peripheral test creation</pre>

<h2>libmetal_v1_4</h2>
<pre>- Sync libmetal OSS project with upstream</pre>

<h2>libmetal_demo</h2>
<pre>- Update to work with updated libmetal lib</pre>

<h2>openamp_v1.5</h2>
<pre>- Sync openamp OSS project with upstream</pre>

<h2>openamp_rpc_demo</h2>
<pre>openamp_matrix_multiply_demo:
openamp_echo_test:
- Update to work with updated openamp and libmetal libs</pre>

<h2>v_hdmirxss_v5_0</h2>
<pre>Updated version from 4.0 to 5.0
Added Info frame supported
Added new reset sequence
Added support for ZCU104, ZCU106 and VCU118
Improve system flow in the example design
Added EDID parsing capability</pre>

<h2>v_hdmitxss_v5_0</h2>
<pre>Updated version from 4.0 to 5.0
Added Info frame supported
Added new reset sequence
Added support for ZCU104, ZCU106 and VCU118
Improve system flow in the example design
Added EDID parsing capability</pre>

<h2>v_hdmirx_v2_0</h2>
<pre>Updated version from 1.3 to 2.0
Added Info frame supported
Added new reset sequence</pre>

<h2>v_hdmitx_v2_0</h2>
<pre>Updated version from 1.3 to 2.0
Added Info frame supported
Added new reset sequence</pre>

<h2>usbpsu_v1_4</h2>
<pre>Modify USBPSU driver code to fit USB common example code for all USB IPs
Added support for flushing Dcache for setupdata packet for control ep's
Changed the mass storage examples to be in sync with common mode example code
Changed the dfu examples to be in sync with common example code
Added hibernation support for usb
Added changes to usbpsu driver for supporting microblaze platform
Enabled event generation for usb controller when run on microblaze plaforms</pre>

<h2>xilfpga_v4_0</h2>
<pre>Added the following Secure features to the xilfpga library.
1) Authenticated Bitstream loading using DDR.
2) Authenticated Bitstream loading Using OCM.
3) Authenticated + Encrypted Bitstream loading Using DDR with User-key.
4) Authenticated + Encrypted Bitstream Loading Using OCM with Device-key.
5) Authenticated + Encrypted + Key rolling Bitstream loading Using DDR with User-key.
6) Authenticated + Encrypted + Key rolling Bitstream loading Using DDR with Device-key.
7) Authenticated + Encrypted + Key rolling Bitstream Loading Using OCM with User-key.
8) Authenticated + Encrypted + Key rolling Bitstream Loading Using OCM with Device-ke

For this version onwards we are not stripping the Header for Both
Secure and Non-Secure Bitstream Images.So the entry point interface
will be changed as follows.
u32 XFpga_PL_BitSream_Load (UINTPTR WrAddr, UINTPTR KeyAddr, u32 flags);

Added the legacy bit file loading feature support from U-boot.
and improve the error handling support by returning the
proper ERROR value upon error conditions.</pre>

<h2>xilrsa_v1_5</h2>
<pre>Added description in mld</pre>

<h2>xilsecure_v3_0</h2>
<pre>Added support for NIST-SHA3 padding
Added API to make KECCAK/NIST(default)padding selection
Added AES and KUP key clear call after decryption
Modified XSecure_AesDecrypt() to use key in Secure header
Added APIs to load secure single partition image</pre>

<h2>xilskey_v6_4</h2>
<pre>Corrected status bits for Ultrascale plus
Added support for Virtex Ultrascale and Ultrascale plus
Cache is been re-loaded by library after programming eFUSE bits in ZynqMP</pre>

<h2>xxvethernet_v1_0</h2>
<pre>Add new driver for XXV Ethernet IP
Add support for USXGMII IP</pre>

<h2>zynqmp_fsbl</h2>
<pre>Added support for NIST-SHA3 padding
Added Boot header authentication
Forcing encryption for all partitions when ENC_ONLY eFUSE bit is set
Fixed AES KEY and IV re-use vulneribility issue
Added support to exclude partition loading Added warning prints incase 
PMU-FW is not running Added support for Macronix 1.8V flash Added 
support to make FSBL wait for PMU to detect boot type Added support to 
make FSBL indicate boot type detection to PMUFW Isolation fully enabled 
in FSBL</pre>

<h2>zynqmp_pmufw</h2>
<pre>- Using CSU WDT for PMU fail-safe mechanism instead of LPD WDT
- Implemented idle hooks for nodes USB, DP and SATA
- Added support for graceful forcepowerdown of PU to prevent any mid-flight
axi transactions from locking up the interconnect and hanging the device.
- Added wake on USB support to wakeup all masters for which USB is set as
wakeup source
- Corrected the timeout logic in node idling functions
- Seperated FPD and PLD power supply check hooks to increase FPD power up
delay to 40ms(this is the maximum rampup time for FPD power rails)
- Added GPO section to config object to get the initial state of PMU GPO's
and configure them in PMU Firmware
- Using TTC instead of IPI interrupt from PMU to interrupt APU upon WDT event
- Added all builds flags to xpfw_config.h file so that user can enable/disable
any functionality from this config file
- Added misc folder to PMU Firmware
- Added modularity of xilfpga and xilsecure features using compiler switches
- Skip FPD power down when debugger is connected
- Added Power Off Suspend to RAM feature
- Use IPI-1 for callbacks/communication initiated by PMU Firmware to
  other masters
- Updated PM version to 1.0 to match with EEMI API version
- Added support for resetting GPIO5 resets going to PL
- Keeping OCM bank3 ON during suspend if wake on LAN is set
- Added API to support secure single partition image
- Sending PL_INIT status in PmGetChipid API response to indicate PL EFUSE is
  loaded into EFUSE IPDISABLE or not
- Polling for acknowledgment from AIB after isolation is enabled when
  power domain or island is powered down
- Checking all access regions present in pmAccessTable for finding vaild
  permissions for MMIO read and write calls
- Updated PM API IDs list in PMU Firmware with the new API IDs implemented
  in EEMI
- Updated xilfpga API calls in PMU Firmware with the latest version of
  xilfpga library</pre>

</div>
</body>
</html>
