
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018094                       # Number of seconds simulated
sim_ticks                                 18094269500                       # Number of ticks simulated
final_tick                                18094269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63660                       # Simulator instruction rate (inst/s)
host_op_rate                                   123458                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60014446                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754636                       # Number of bytes of host memory used
host_seconds                                   301.50                       # Real time elapsed on the host
sim_insts                                    19193418                       # Number of instructions simulated
sim_ops                                      37222420                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          379840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2486016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2865856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       379840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        379840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2037888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2037888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         31842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           20992282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          137392449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158384731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      20992282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20992282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       112626155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112626155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       112626155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          20992282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         137392449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271010886                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    271010886                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               12578                       # Transaction distribution
system.membus.trans_dist::ReadResp              12578                       # Transaction distribution
system.membus.trans_dist::Writeback             31842                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              51                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32201                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       121502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       121502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 121502                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      4903744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total      4903744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             4903744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                4903744                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy           340301000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          403076000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     40702                       # number of replacements
system.l2.tags.tagsinuse                  3739.488762                       # Cycle average of tags in use
system.l2.tags.total_refs                      271738                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.080782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2396.560628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        699.921712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        643.006423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.585098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.170879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.156984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.912961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.973145                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2948262                       # Number of tag accesses
system.l2.tags.data_accesses                  2948262                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst               133624                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                99540                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  233164                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            70823                       # number of Writeback hits
system.l2.Writeback_hits::total                 70823                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               8976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8976                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                133624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                108516                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242140                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               133624                       # number of overall hits
system.l2.overall_hits::cpu.data               108516                       # number of overall hits
system.l2.overall_hits::total                  242140                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               5936                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6643                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12579                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data              51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            32201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32201                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                5936                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               38844                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44780                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5936                       # number of overall misses
system.l2.overall_misses::cpu.data              38844                       # number of overall misses
system.l2.overall_misses::total                 44780                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst   1290187500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   1451641500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2741829000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   7374240000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7374240000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1290187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    8825881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10116069000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1290187500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   8825881500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10116069000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           139560                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           106183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              245743                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        70823                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             70823                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          41177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41177                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            139560                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            147360                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               286920                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           139560                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           147360                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              286920                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.042534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.062562                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051188                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.910714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.910714                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.782014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.782014                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.042534                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.263599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156071                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.042534                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.263599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156071                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 217349.646226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 218521.978022                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 217968.757453                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 229006.552592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 229006.552592                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 217349.646226                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 227213.507878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 225905.962483                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 217349.646226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 227213.507878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 225905.962483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                31842                       # number of writebacks
system.l2.writebacks::total                     31842                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst               1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst          5935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12578                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        32201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32201                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44779                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   1218702000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   1371925500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2590627500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       561000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       561000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6987828000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6987828000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1218702000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   8359753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9578455500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1218702000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   8359753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9578455500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.042527                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.062562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051184                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.910714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.910714                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.782014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.782014                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.042527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.263599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.042527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.263599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156068                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 205341.533277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 206521.978022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 205964.978534                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 217006.552592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 217006.552592                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 205341.533277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 215213.507878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213905.078273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 205341.533277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 215213.507878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213905.078273                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1265549847                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             245800                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            245800                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            70823                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       279177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       365655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                644832                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8931840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13963712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           22895552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              22895552                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus            3648                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          249751000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         209468913                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         221070994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.cpu.branchPred.lookups                 6265068                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6265068                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            379644                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3299490                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2680489                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.239495                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  522626                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              27550                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                         36191394                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7454341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       27446250                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6265068                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3203115                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       8642274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1976749                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               16221540                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 1635                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2145                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          992                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   4568537                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                136657                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           33915283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.561415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.922221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 25429430     74.98%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   410866      1.21%     76.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   373980      1.10%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   501533      1.48%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   714387      2.11%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   759953      2.24%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   766512      2.26%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   632961      1.87%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4325661     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             33915283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.173109                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.758364                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8254854                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15797377                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7752627                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                518069                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1592356                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               51677399                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1592356                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8857540                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                13298990                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3006                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7597194                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2566197                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               50229858                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 42610                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 181649                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2147396                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            56261562                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             122411572                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         73086504                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11048                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              41996365                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14265171                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 53                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             50                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5416076                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              6324226                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3249926                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            250904                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           134850                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   47948575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1249                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  44954831                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             61892                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10285544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     12738119                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            972                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      33915283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.325504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.973545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19799021     58.38%     58.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3446217     10.16%     68.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2727761      8.04%     76.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2273582      6.70%     83.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1952483      5.76%     89.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1530604      4.51%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1606491      4.74%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              502544      1.48%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               76580      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        33915283                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  518624     82.52%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62295      9.91%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47549      7.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            317826      0.71%      0.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              35450354     78.86%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                93026      0.21%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                124000      0.28%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5103      0.01%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5923470     13.18%     93.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3041052      6.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               44954831                       # Type of FU issued
system.cpu.iq.rate                           1.242141                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      628468                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013980                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          124503043                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          58226359                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     43823105                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12257                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10319                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5959                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               45259356                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6117                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           874670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1506798                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        10146                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1359                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       682547                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          555                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1592356                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10667501                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 65936                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            47949824                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             72563                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               6324226                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3249926                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  18750                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4077                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1359                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         198268                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       220013                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               418281                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              44144304                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5788631                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            810522                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      8782309                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4990094                       # Number of branches executed
system.cpu.iew.exec_stores                    2993678                       # Number of stores executed
system.cpu.iew.exec_rate                     1.219746                       # Inst execution rate
system.cpu.iew.wb_sent                       43956101                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      43829064                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  30403119                       # num instructions producing a value
system.cpu.iew.wb_consumers                  47184821                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.211036                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.644341                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10729791                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            379962                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     32322927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.151579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.225433                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21623656     66.90%     66.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3554418     11.00%     77.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1616598      5.00%     82.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1668804      5.16%     88.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       747466      2.31%     90.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       495699      1.53%     91.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       332557      1.03%     92.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       305139      0.94%     93.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1978590      6.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     32322927                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19193418                       # Number of instructions committed
system.cpu.commit.committedOps               37222420                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7384801                       # Number of memory references committed
system.cpu.commit.loads                       4817422                       # Number of loads committed
system.cpu.commit.membars                         240                       # Number of memory barriers committed
system.cpu.commit.branches                    4416121                       # Number of branches committed
system.cpu.commit.fp_insts                       3065                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  37042385                       # Number of committed integer instructions.
system.cpu.commit.function_calls               399984                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       164563      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         29459442     79.14%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           87100      0.23%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           123890      0.33%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2624      0.01%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4817422     12.94%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2567379      6.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37222420                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1978590                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     78296548                       # The number of ROB reads
system.cpu.rob.rob_writes                    97503641                       # The number of ROB writes
system.cpu.timesIdled                          107891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2276111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    19193418                       # Number of Instructions Simulated
system.cpu.committedOps                      37222420                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.885615                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.885615                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.530331                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.530331                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 62816511                       # number of integer regfile reads
system.cpu.int_regfile_writes                36065523                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9240                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5096                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  22652458                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12921406                       # number of cc regfile writes
system.cpu.misc_regfile_reads                19256696                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            139050                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.093056                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4418590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            139561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.660636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        4332203000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.093056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.990416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9276675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9276675                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      4418590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4418590                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       4418590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4418590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      4418590                       # number of overall hits
system.cpu.icache.overall_hits::total         4418590                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       149939                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        149939                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       149939                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         149939                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       149939                       # number of overall misses
system.cpu.icache.overall_misses::total        149939                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3445893396                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3445893396                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3445893396                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3445893396                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3445893396                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3445893396                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4568529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4568529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4568529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4568529                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4568529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4568529                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032820                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032820                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22981.968641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22981.968641                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22981.968641                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22981.968641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22981.968641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22981.968641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13386                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1652                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               206                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.980583                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   330.400000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        10322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10322                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        10322                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10322                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        10322                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10322                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       139617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       139617                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       139617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       139617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       139617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       139617                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2767372075                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2767372075                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2767372075                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2767372075                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2767372075                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2767372075                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.030561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.030561                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030561                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.030561                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030561                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19821.168447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19821.168447                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19821.168447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19821.168447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19821.168447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19821.168447                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            146848                       # number of replacements
system.cpu.dcache.tags.tagsinuse           508.535283                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7265858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            147360                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.306854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1939218000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.535283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15043194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15043194                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4740268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4740268                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2525531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2525531                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7265799                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7265799                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7265799                       # number of overall hits
system.cpu.dcache.overall_hits::total         7265799                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       140020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        140020                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        42098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        42098                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       182118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         182118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       182118                       # number of overall misses
system.cpu.dcache.overall_misses::total        182118                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4164993993                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4164993993                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7755380997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7755380997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11920374990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11920374990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11920374990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11920374990                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4880288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4880288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2567629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2567629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7447917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7447917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7447917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7447917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.028691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028691                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016396                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.024452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.024452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024452                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29745.707706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29745.707706                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 184222.076987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 184222.076987                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65454.128587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65454.128587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65454.128587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65454.128587                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               924                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   103.202381                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        70823                       # number of writebacks
system.cpu.dcache.writebacks::total             70823                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        33705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33705                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          997                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          997                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        34702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        34702                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34702                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       106315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106315                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41101                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       147416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       147416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       147416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       147416                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2585158506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2585158506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   7480620998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7480620998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10065779504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10065779504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10065779504                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10065779504                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.021785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019793                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24316.027898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24316.027898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 182005.814895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 182005.814895                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68281.458621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68281.458621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68281.458621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68281.458621                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
