<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>master_fix</TopModelName>
        <TargetClockPeriod>10.50</TargetClockPeriod>
        <ClockUncertainty>2.84</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.574</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>55237</Best-caseLatency>
            <Average-caseLatency>98917</Average-caseLatency>
            <Worst-caseLatency>135365</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.580 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.039 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.421 ms</Worst-caseRealTimeLatency>
            <Interval-min>55238</Interval-min>
            <Interval-max>135366</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_369_1>
                <TripCount>8</TripCount>
                <Latency>
                    <range>
                        <min>176</min>
                        <max>20496</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1848</min>
                        <max>215208</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>22</min>
                        <max>2562</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_371_2>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>128</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>20</min>
                            <max>2560</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>210</min>
                            <max>26880</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>20</IterationLatency>
                    <VITIS_LOOP_377_3>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>63</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                    </VITIS_LOOP_377_3>
                </VITIS_LOOP_371_2>
            </VITIS_LOOP_369_1>
            <VITIS_LOOP_390_1>
                <TripCount>16</TripCount>
                <Latency>2720</Latency>
                <AbsoluteTimeLatency>28560</AbsoluteTimeLatency>
                <IterationLatency>170</IterationLatency>
                <VITIS_LOOP_392_2>
                    <TripCount>42</TripCount>
                    <Latency>168</Latency>
                    <AbsoluteTimeLatency>1764</AbsoluteTimeLatency>
                    <IterationLatency>4</IterationLatency>
                </VITIS_LOOP_392_2>
            </VITIS_LOOP_390_1>
            <VITIS_LOOP_411_1>
                <TripCount>16</TripCount>
                <Latency>18416</Latency>
                <AbsoluteTimeLatency>193368</AbsoluteTimeLatency>
                <IterationLatency>1151</IterationLatency>
                <VITIS_LOOP_414_2>
                    <TripCount>14</TripCount>
                    <Latency>1148</Latency>
                    <AbsoluteTimeLatency>12054</AbsoluteTimeLatency>
                    <IterationLatency>82</IterationLatency>
                    <VITIS_LOOP_418_4>
                        <TripCount>16</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>840</AbsoluteTimeLatency>
                        <IterationLatency>5</IterationLatency>
                    </VITIS_LOOP_418_4>
                </VITIS_LOOP_414_2>
            </VITIS_LOOP_411_1>
            <VITIS_LOOP_432_1>
                <TripCount>4</TripCount>
                <Latency>328</Latency>
                <AbsoluteTimeLatency>3444</AbsoluteTimeLatency>
                <IterationLatency>82</IterationLatency>
                <VITIS_LOOP_435_2>
                    <TripCount>16</TripCount>
                    <Latency>80</Latency>
                    <AbsoluteTimeLatency>840</AbsoluteTimeLatency>
                    <IterationLatency>5</IterationLatency>
                </VITIS_LOOP_435_2>
            </VITIS_LOOP_432_1>
            <VITIS_LOOP_451_2>
                <TripCount>4</TripCount>
                <Latency>108</Latency>
                <AbsoluteTimeLatency>1134</AbsoluteTimeLatency>
                <IterationLatency>27</IterationLatency>
            </VITIS_LOOP_451_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>65</DSP>
            <FF>12542</FF>
            <LUT>14149</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>master_fix</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convolution1_fix_fu_564</InstName>
                    <ModuleName>convolution1_fix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>564</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_convolution1_fix_Pipeline_VITIS_LOOP_221_1_fu_152</InstName>
                            <ModuleName>convolution1_fix_Pipeline_VITIS_LOOP_221_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <BindInstances>add_ln221_fu_402_p2 add_ln222_fu_414_p2 add_ln223_fu_445_p2 sub_ln223_fu_477_p2 sub_ln226_fu_1044_p2 add_ln226_fu_1053_p2 sub_ln228_fu_731_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution1_fix_Pipeline_Conv_loop_fu_180</InstName>
                            <ModuleName>convolution1_fix_Pipeline_Conv_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>id_2_fu_843_p2 add_ln239_fu_873_p2 sub_ln239_fu_905_p2 add_ln247_fu_1289_p2 sub_ln247_fu_1321_p2 add_ln260_fu_950_p2 add_ln266_fu_987_p2 add_ln267_fu_1019_p2 newFirst74_fu_1067_p2 newSecond75_fu_1073_p2 add_ln268_fu_1079_p2 newFirst76_fu_1117_p2 newSecond77_fu_1123_p2 add_ln269_fu_1129_p2 newFirst_fu_1147_p2 newSecond_fu_1153_p2 add_ln298_fu_1165_p2 mul_36s_12s_36_2_1_U37 mul_36s_12s_36_2_1_U38 mul_36s_12s_36_2_1_U39 mul_36s_12s_36_2_1_U40 mul_36s_12s_36_2_1_U41 mul_36s_12s_36_2_1_U42 mul_36s_12s_36_2_1_U43 mul_36s_12s_36_2_1_U44 mul_36s_12s_36_2_1_U45 mul_36s_12s_36_2_1_U46 mul_36s_12s_36_2_1_U47 mul_36s_12s_36_2_1_U48 add_ln712_fu_2807_p2 add_ln712_1_fu_2811_p2 add_ln712_2_fu_2816_p2 add_ln712_3_fu_2820_p2 add_ln712_4_fu_2871_p2 add_ln712_5_fu_2793_p2 add_ln712_6_fu_2798_p2 add_ln712_7_fu_2833_p2 add_ln712_8_fu_2837_p2 add_ln712_9_fu_2849_p2 add_ln712_10_fu_2855_p2 add_ln712_12_fu_2861_p2 add_ln712_13_fu_2875_p2 add_ln712_14_fu_2866_p2 add_ln712_11_fu_2879_p2 add_ln1548_fu_2884_p2 sub_ln323_fu_1203_p2 add_ln323_fu_1209_p2 add_ln323_1_fu_2467_p2 firstKernel_f_V_0_0_U firstKernel_f_V_0_1_U firstKernel_f_V_0_2_U firstKernel_f_V_1_0_U firstKernel_f_V_1_1_U firstKernel_f_V_1_2_U firstKernel_f_V_2_0_U firstKernel_f_V_2_1_U firstKernel_f_V_2_2_U firstKernel_f_V_3_0_U firstKernel_f_V_3_1_U firstKernel_f_V_3_2_U firstBias_f_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_convolution2_fix_fu_598</InstName>
                    <ModuleName>convolution2_fix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>598</ID>
                    <BindInstances>add_ln332_fu_404_p2 add_ln339_fu_430_p2 indvars_iv_next20_fu_446_p2 add_ln1171_fu_464_p2 add_ln1169_1_fu_474_p2 add_ln340_fu_490_p2 mul_20s_36s_55_2_1_U91 ret_V_fu_573_p2 add_ln415_fu_625_p2 empty_59_fu_496_p2 add_ln1169_fu_534_p2 add_ln1171_3_fu_639_p2 add_ln1169_2_fu_649_p2 add_ln345_fu_665_p2 mul_20s_36s_55_2_1_U92 ret_V_3_fu_696_p2 add_ln415_2_fu_748_p2 add_ln1171_5_fu_762_p2 add_ln1169_5_fu_772_p2 add_ln354_fu_788_p2 ret_V_6_fu_820_p2 add_ln415_4_fu_872_p2 add_ln1171_4_fu_886_p2 add_ln1169_3_fu_897_p2 add_ln1169_4_fu_907_p2 add_ln350_fu_923_p2 mul_21s_36s_55_2_1_U94 mul_21s_36s_55_2_1_U95 ret_V_4_fu_963_p2 ret_V_5_fu_985_p2 sub_ln727_fu_967_p2 add_ln415_3_fu_1030_p2 secondBias_f_V_U secondKernel_f_V_1_U secondKernel_f_V_0_U secondKernel_f_V_2_U secondKernel_f_V_3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614</InstName>
                    <ModuleName>master_fix_Pipeline_VITIS_LOOP_445_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>614</ID>
                    <BindInstances>add_ln445_fu_194_p2 tmp_V_fu_232_p2 sub_ln947_fu_280_p2 lsb_index_fu_286_p2 sub_ln950_fu_312_p2 add_ln961_fu_380_p2 sub_ln962_fu_395_p2 m_3_fu_428_p2 sub_ln968_fu_462_p2 add_ln968_fu_467_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626</InstName>
                    <ModuleName>master_fix_Pipeline_VITIS_LOOP_456_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>626</ID>
                    <BindInstances>add_ln456_fu_123_p2 ddiv_64ns_64ns_64_59_no_dsp_1_U116</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_U max1_V_0_U conv2_0_U max2_V_0_U den1_V_0_U add_ln369_fu_679_p2 sub_ln379_fu_706_p2 add_ln371_fu_722_p2 mul_7ns_9ns_15_1_1_U131 add_ln373_fu_746_p2 add_ln375_fu_782_p2 add_ln379_fu_809_p2 add_ln379_1_fu_820_p2 add_ln377_fu_836_p2 add_ln390_fu_885_p2 add_ln400_fu_904_p2 add_ln392_fu_920_p2 next_mul_fu_926_p2 add_ln396_fu_960_p2 add_ln400_1_fu_970_p2 sub_ln1171_fu_1041_p2 add_ln411_fu_1053_p2 add_ln1171_fu_1072_p2 add_ln414_fu_1099_p2 add_ln1171_2_fu_1138_p2 add_ln1169_fu_1148_p2 add_ln418_fu_1164_p2 mul_21s_36s_55_2_1_U133 ret_V_fu_1194_p2 add_ln415_1_fu_1246_p2 add_ln432_fu_1273_p2 add_ln1171_1_fu_1328_p2 add_ln435_fu_1344_p2 mul_19s_35ns_54_2_1_U135 ret_V_2_fu_1401_p2 add_ln415_fu_1453_p2 add_ln451_fu_1480_p2 dexp_64ns_64ns_64_18_full_dsp_1_U130 dadd_64ns_64ns_64_7_full_dsp_1_U129 thirdBias_f_V_U firstDense_f_V_U secondDense_f_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Name>
            <Loops>
                <VITIS_LOOP_221_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>6.952</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>94.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>94.500 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>94.500 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_221_1>
                        <Name>VITIS_LOOP_221_1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>73.500 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_221_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1244</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_402_p2" SOURCE="model_functions.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_414_p2" SOURCE="model_functions.cpp:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_445_p2" SOURCE="model_functions.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_fu_477_p2" SOURCE="model_functions.cpp:223" URAM="0" VARIABLE="sub_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln226_fu_1044_p2" SOURCE="model_functions.cpp:226" URAM="0" VARIABLE="sub_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_1053_p2" SOURCE="model_functions.cpp:226" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln228_fu_731_p2" SOURCE="model_functions.cpp:228" URAM="0" VARIABLE="sub_ln228"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution1_fix_Pipeline_Conv_loop</Name>
            <Loops>
                <Conv_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>7.561</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3083</Best-caseLatency>
                    <Average-caseLatency>3083</Average-caseLatency>
                    <Worst-caseLatency>3083</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.371 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.371 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.371 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3083</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv_loop>
                        <Name>Conv_loop</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3081</Latency>
                        <AbsoluteTimeLatency>32.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Conv_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>5217</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>3639</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="id_2_fu_843_p2" SOURCE="model_functions.cpp:235" URAM="0" VARIABLE="id_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_873_p2" SOURCE="model_functions.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln239_fu_905_p2" SOURCE="model_functions.cpp:239" URAM="0" VARIABLE="sub_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_1289_p2" SOURCE="model_functions.cpp:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln247_fu_1321_p2" SOURCE="model_functions.cpp:247" URAM="0" VARIABLE="sub_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_950_p2" SOURCE="model_functions.cpp:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln266_fu_987_p2" SOURCE="model_functions.cpp:266" URAM="0" VARIABLE="add_ln266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_1019_p2" SOURCE="model_functions.cpp:267" URAM="0" VARIABLE="add_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newFirst74_fu_1067_p2" SOURCE="model_functions.cpp:270" URAM="0" VARIABLE="newFirst74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newSecond75_fu_1073_p2" SOURCE="model_functions.cpp:267" URAM="0" VARIABLE="newSecond75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_1079_p2" SOURCE="model_functions.cpp:268" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newFirst76_fu_1117_p2" SOURCE="model_functions.cpp:270" URAM="0" VARIABLE="newFirst76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newSecond77_fu_1123_p2" SOURCE="model_functions.cpp:268" URAM="0" VARIABLE="newSecond77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_1129_p2" SOURCE="model_functions.cpp:269" URAM="0" VARIABLE="add_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newFirst_fu_1147_p2" SOURCE="model_functions.cpp:269" URAM="0" VARIABLE="newFirst"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newSecond_fu_1153_p2" SOURCE="model_functions.cpp:269" URAM="0" VARIABLE="newSecond"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_fu_1165_p2" SOURCE="model_functions.cpp:298" URAM="0" VARIABLE="add_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U37" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U38" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U39" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U40" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U41" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U42" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U43" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U44" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U45" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U46" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U47" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U48" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_2807_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_2811_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_2816_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_2820_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_4_fu_2871_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_5_fu_2793_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_6_fu_2798_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_7_fu_2833_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_8_fu_2837_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_2849_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_2855_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_2861_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_2875_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_14_fu_2866_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_11_fu_2879_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_2884_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln323_fu_1203_p2" SOURCE="model_functions.cpp:323" URAM="0" VARIABLE="sub_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_1209_p2" SOURCE="model_functions.cpp:323" URAM="0" VARIABLE="add_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_1_fu_2467_p2" SOURCE="model_functions.cpp:323" URAM="0" VARIABLE="add_ln323_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstBias_f_V_U" SOURCE="" URAM="0" VARIABLE="firstBias_f_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution1_fix</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>7.561</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3097</Best-caseLatency>
                    <Average-caseLatency>3097</Average-caseLatency>
                    <Worst-caseLatency>3097</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.519 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.519 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.519 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3097</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>5534</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>4960</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution2_fix</Name>
            <Loops>
                <VITIS_LOOP_332_1>
                    <VITIS_LOOP_334_2>
                        <VITIS_LOOP_340_4/>
                        <VITIS_LOOP_345_5/>
                        <VITIS_LOOP_350_6/>
                        <VITIS_LOOP_354_7/>
                    </VITIS_LOOP_334_2>
                </VITIS_LOOP_332_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30289</Best-caseLatency>
                    <Average-caseLatency>63889</Average-caseLatency>
                    <Worst-caseLatency>90097</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.318 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.671 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.946 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30289 ~ 90097</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_332_1>
                        <Name>VITIS_LOOP_332_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>30288 ~ 90096</Latency>
                        <AbsoluteTimeLatency>0.318 ms ~ 0.946 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1893</min>
                                <max>5631</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1893 ~ 5631</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_334_2>
                            <Name>VITIS_LOOP_334_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>1890 ~ 5628</Latency>
                            <AbsoluteTimeLatency>19.845 us ~ 59.094 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>45</min>
                                    <max>134</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>45 ~ 134</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_340_4>
                                <Name>VITIS_LOOP_340_4</Name>
                                <TripCount>8</TripCount>
                                <Latency>40</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_340_4>
                            <VITIS_LOOP_345_5>
                                <Name>VITIS_LOOP_345_5</Name>
                                <TripCount>8</TripCount>
                                <Latency>40</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_345_5>
                            <VITIS_LOOP_350_6>
                                <Name>VITIS_LOOP_350_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>48</Latency>
                                <AbsoluteTimeLatency>0.504 us</AbsoluteTimeLatency>
                                <IterationLatency>6</IterationLatency>
                                <PipelineDepth>6</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_350_6>
                            <VITIS_LOOP_354_7>
                                <Name>VITIS_LOOP_354_7</Name>
                                <TripCount>8</TripCount>
                                <Latency>40</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_354_7>
                        </VITIS_LOOP_334_2>
                    </VITIS_LOOP_332_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>1784</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>1579</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_404_p2" SOURCE="model_functions.cpp:332" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_430_p2" SOURCE="model_functions.cpp:339" URAM="0" VARIABLE="add_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next20_fu_446_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_464_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_1_fu_474_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_490_p2" SOURCE="model_functions.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_332_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_36s_55_2_1_U91" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_573_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_625_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_496_p2" SOURCE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_534_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_3_fu_639_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_2_fu_649_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_665_p2" SOURCE="model_functions.cpp:345" URAM="0" VARIABLE="add_ln345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_332_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_36s_55_2_1_U92" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_696_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_2_fu_748_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_5_fu_762_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_5_fu_772_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_788_p2" SOURCE="model_functions.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_820_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_4_fu_872_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_4_fu_886_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_3_fu_897_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_4_fu_907_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_fu_923_p2" SOURCE="model_functions.cpp:350" URAM="0" VARIABLE="add_ln350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_332_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_36s_55_2_1_U94" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_332_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_36s_55_2_1_U95" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_963_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_985_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_fu_967_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_3_fu_1030_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondBias_f_V_U" SOURCE="" URAM="0" VARIABLE="secondBias_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix_Pipeline_VITIS_LOOP_445_1</Name>
            <Loops>
                <VITIS_LOOP_445_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>7.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>94.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>94.500 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>94.500 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_445_1>
                        <Name>VITIS_LOOP_445_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>73.500 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_445_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>853</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1883</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_194_p2" SOURCE="model_functions.cpp:445" URAM="0" VARIABLE="add_ln445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_280_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_286_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_312_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_380_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_395_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="add" PRAGMA="" RTLNAME="m_3_fu_428_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_fu_462_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_445_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_467_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix_Pipeline_VITIS_LOOP_456_3</Name>
            <Loops>
                <VITIS_LOOP_456_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>7.524</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>84</Best-caseLatency>
                    <Average-caseLatency>84</Average-caseLatency>
                    <Worst-caseLatency>84</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.882 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.882 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.882 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>84</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_456_3>
                        <Name>VITIS_LOOP_456_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>82</Latency>
                        <AbsoluteTimeLatency>0.861 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>80</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_456_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_456_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln456_fu_123_p2" SOURCE="model_functions.cpp:456" URAM="0" VARIABLE="add_ln456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="VITIS_LOOP_456_3" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U116" SOURCE="model_functions.cpp:457" URAM="0" VARIABLE="div_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix</Name>
            <Loops>
                <VITIS_LOOP_369_1>
                    <VITIS_LOOP_371_2>
                        <VITIS_LOOP_377_3/>
                    </VITIS_LOOP_371_2>
                </VITIS_LOOP_369_1>
                <VITIS_LOOP_390_1>
                    <VITIS_LOOP_392_2/>
                </VITIS_LOOP_390_1>
                <VITIS_LOOP_411_1>
                    <VITIS_LOOP_414_2>
                        <VITIS_LOOP_418_4/>
                    </VITIS_LOOP_414_2>
                </VITIS_LOOP_411_1>
                <VITIS_LOOP_432_1>
                    <VITIS_LOOP_435_2/>
                </VITIS_LOOP_432_1>
                <VITIS_LOOP_451_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.50</TargetClockPeriod>
                    <ClockUncertainty>2.84</ClockUncertainty>
                    <EstimatedClockPeriod>7.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55237</Best-caseLatency>
                    <Average-caseLatency>98917</Average-caseLatency>
                    <Worst-caseLatency>135365</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.580 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.039 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.421 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55238 ~ 135366</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_369_1>
                        <Name>VITIS_LOOP_369_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>176 ~ 20496</Latency>
                        <AbsoluteTimeLatency>1.848 us ~ 0.215 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22</min>
                                <max>2562</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22 ~ 2562</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_371_2>
                            <Name>VITIS_LOOP_371_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>128</max>
                                </range>
                            </TripCount>
                            <Latency>20 ~ 2560</Latency>
                            <AbsoluteTimeLatency>0.210 us ~ 26.880 us</AbsoluteTimeLatency>
                            <IterationLatency>20</IterationLatency>
                            <PipelineDepth>20</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_377_3>
                                <Name>VITIS_LOOP_377_3</Name>
                                <TripCount>3</TripCount>
                                <Latency>6</Latency>
                                <AbsoluteTimeLatency>63.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_377_3>
                        </VITIS_LOOP_371_2>
                    </VITIS_LOOP_369_1>
                    <VITIS_LOOP_390_1>
                        <Name>VITIS_LOOP_390_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>2720</Latency>
                        <AbsoluteTimeLatency>28.560 us</AbsoluteTimeLatency>
                        <IterationLatency>170</IterationLatency>
                        <PipelineDepth>170</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_392_2>
                            <Name>VITIS_LOOP_392_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>168</Latency>
                            <AbsoluteTimeLatency>1.764 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_392_2>
                    </VITIS_LOOP_390_1>
                    <VITIS_LOOP_411_1>
                        <Name>VITIS_LOOP_411_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>18416</Latency>
                        <AbsoluteTimeLatency>0.193 ms</AbsoluteTimeLatency>
                        <IterationLatency>1151</IterationLatency>
                        <PipelineDepth>1151</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_414_2>
                            <Name>VITIS_LOOP_414_2</Name>
                            <TripCount>14</TripCount>
                            <Latency>1148</Latency>
                            <AbsoluteTimeLatency>12.054 us</AbsoluteTimeLatency>
                            <IterationLatency>82</IterationLatency>
                            <PipelineDepth>82</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_418_4>
                                <Name>VITIS_LOOP_418_4</Name>
                                <TripCount>16</TripCount>
                                <Latency>80</Latency>
                                <AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_418_4>
                        </VITIS_LOOP_414_2>
                    </VITIS_LOOP_411_1>
                    <VITIS_LOOP_432_1>
                        <Name>VITIS_LOOP_432_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>328</Latency>
                        <AbsoluteTimeLatency>3.444 us</AbsoluteTimeLatency>
                        <IterationLatency>82</IterationLatency>
                        <PipelineDepth>82</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_435_2>
                            <Name>VITIS_LOOP_435_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>80</Latency>
                            <AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
                            <IterationLatency>5</IterationLatency>
                            <PipelineDepth>5</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_435_2>
                    </VITIS_LOOP_432_1>
                    <VITIS_LOOP_451_2>
                        <Name>VITIS_LOOP_451_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>108</Latency>
                        <AbsoluteTimeLatency>1.134 us</AbsoluteTimeLatency>
                        <IterationLatency>27</IterationLatency>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_451_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>65</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>81</UTIL_DSP>
                    <FF>12542</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>35</UTIL_FF>
                    <LUT>14149</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>80</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_U" SOURCE="" URAM="0" VARIABLE="conv1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="max1_V_0_U" SOURCE="" URAM="0" VARIABLE="max1_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_0_U" SOURCE="" URAM="0" VARIABLE="conv2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max2_V_0_U" SOURCE="" URAM="0" VARIABLE="max2_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="den1_V_0_U" SOURCE="master.cpp:31" URAM="0" VARIABLE="den1_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_679_p2" SOURCE="model_functions.cpp:369" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln379_fu_706_p2" SOURCE="model_functions.cpp:379" URAM="0" VARIABLE="sub_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_722_p2" SOURCE="model_functions.cpp:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_369_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U131" SOURCE="model_functions.cpp:371" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_746_p2" SOURCE="model_functions.cpp:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_782_p2" SOURCE="model_functions.cpp:375" URAM="0" VARIABLE="add_ln375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_809_p2" SOURCE="model_functions.cpp:379" URAM="0" VARIABLE="add_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_1_fu_820_p2" SOURCE="model_functions.cpp:379" URAM="0" VARIABLE="add_ln379_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_836_p2" SOURCE="model_functions.cpp:377" URAM="0" VARIABLE="add_ln377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_885_p2" SOURCE="model_functions.cpp:390" URAM="0" VARIABLE="add_ln390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_904_p2" SOURCE="model_functions.cpp:400" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln392_fu_920_p2" SOURCE="model_functions.cpp:392" URAM="0" VARIABLE="add_ln392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_926_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_fu_960_p2" SOURCE="model_functions.cpp:396" URAM="0" VARIABLE="add_ln396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_1_fu_970_p2" SOURCE="model_functions.cpp:400" URAM="0" VARIABLE="add_ln400_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_fu_1041_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln411_fu_1053_p2" SOURCE="model_functions.cpp:411" URAM="0" VARIABLE="add_ln411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_1072_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln414_fu_1099_p2" SOURCE="model_functions.cpp:414" URAM="0" VARIABLE="add_ln414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_2_fu_1138_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_1148_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_1164_p2" SOURCE="model_functions.cpp:418" URAM="0" VARIABLE="add_ln418"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_36s_55_2_1_U133" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1194_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_1_fu_1246_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_1273_p2" SOURCE="model_functions.cpp:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_1_fu_1328_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln435_fu_1344_p2" SOURCE="model_functions.cpp:435" URAM="0" VARIABLE="add_ln435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_432_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_35ns_54_2_1_U135" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_1401_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_1453_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_1480_p2" SOURCE="model_functions.cpp:451" URAM="0" VARIABLE="add_ln451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_451_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U130" SOURCE="model_functions.cpp:453" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_451_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_U129" SOURCE="model_functions.cpp:453" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="thirdBias_f_V_U" SOURCE="" URAM="0" VARIABLE="thirdBias_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstDense_f_V_U" SOURCE="" URAM="0" VARIABLE="firstDense_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondDense_f_V_U" SOURCE="" URAM="0" VARIABLE="secondDense_f_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;12, 12, AP_RND_CONV, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">9</column>
                    <column name="input_r_q0">16</column>
                    <column name="out_r_address0">2</column>
                    <column name="out_r_d0">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;12 12 AP_RND_CONV AP_WRAP 0&gt;*</column>
                    <column name="out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="out">out_r_address0, port, offset</column>
                    <column name="out">out_r_ce0, port, </column>
                    <column name="out">out_r_we0, port, </column>
                    <column name="out">out_r_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

