{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:44:39 2017 " "Info: Processing started: Thu Oct 26 19:44:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegMtc\[0\] register RegACC\[31\] 296.3 MHz 3.375 ns Internal " "Info: Clock \"clk\" has Internal fmax of 296.3 MHz between source register \"RegMtc\[0\]\" and destination register \"RegACC\[31\]\" (period= 3.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.192 ns + Longest register register " "Info: + Longest register to register delay is 3.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegMtc\[0\] 1 REG LCFF_X34_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y4_N1; Fanout = 4; REG Node = 'RegMtc\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegMtc[0] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Add0~2 2 COMB LCCOMB_X34_Y4_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { RegMtc[0] Add0~2 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns Add0~6 3 COMB LCCOMB_X34_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns Add0~10 4 COMB LCCOMB_X34_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns Add0~14 5 COMB LCCOMB_X34_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns Add0~18 6 COMB LCCOMB_X34_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X34_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns Add0~22 7 COMB LCCOMB_X34_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X34_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns Add0~26 8 COMB LCCOMB_X34_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X34_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.792 ns Add0~30 9 COMB LCCOMB_X34_Y4_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X34_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.827 ns Add0~34 10 COMB LCCOMB_X34_Y4_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X34_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns Add0~38 11 COMB LCCOMB_X34_Y4_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X34_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns Add0~42 12 COMB LCCOMB_X34_Y4_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X34_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.932 ns Add0~46 13 COMB LCCOMB_X34_Y4_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 0.932 ns; Loc. = LCCOMB_X34_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.967 ns Add0~50 14 COMB LCCOMB_X34_Y4_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 0.967 ns; Loc. = LCCOMB_X34_Y4_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.002 ns Add0~54 15 COMB LCCOMB_X34_Y4_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.002 ns; Loc. = LCCOMB_X34_Y4_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.037 ns Add0~58 16 COMB LCCOMB_X34_Y4_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.037 ns; Loc. = LCCOMB_X34_Y4_N28; Fanout = 1; COMB Node = 'Add0~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.162 ns Add0~61 17 COMB LCCOMB_X34_Y4_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 1.162 ns; Loc. = LCCOMB_X34_Y4_N30; Fanout = 2; COMB Node = 'Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~58 Add0~61 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.384 ns) 2.344 ns Add1~62 18 COMB LCCOMB_X33_Y3_N14 1 " "Info: 18: + IC(0.798 ns) + CELL(0.384 ns) = 2.344 ns; Loc. = LCCOMB_X33_Y3_N14; Fanout = 1; COMB Node = 'Add1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { Add0~61 Add1~62 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.469 ns Add1~65 19 COMB LCCOMB_X33_Y3_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 2.469 ns; Loc. = LCCOMB_X33_Y3_N16; Fanout = 1; COMB Node = 'Add1~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~62 Add1~65 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.272 ns) 3.037 ns Selector0~1 20 COMB LCCOMB_X33_Y3_N28 1 " "Info: 20: + IC(0.296 ns) + CELL(0.272 ns) = 3.037 ns; Loc. = LCCOMB_X33_Y3_N28; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Add1~65 Selector0~1 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.192 ns RegACC\[31\] 21 REG LCFF_X33_Y3_N29 6 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 3.192 ns; Loc. = LCFF_X33_Y3_N29; Fanout = 6; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~1 RegACC[31] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.098 ns ( 65.73 % ) " "Info: Total cell delay = 2.098 ns ( 65.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 34.27 % ) " "Info: Total interconnect delay = 1.094 ns ( 34.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { RegMtc[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~61 Add1~62 Add1~65 Selector0~1 RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.192 ns" { RegMtc[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~61 {} Add1~62 {} Add1~65 {} Selector0~1 {} RegACC[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 0.000ns 0.296ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.384ns 0.125ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns RegACC\[31\] 3 REG LCFF_X33_Y3_N29 6 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X33_Y3_N29; Fanout = 6; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl RegACC[31] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegMtc\[0\] 3 REG LCFF_X34_Y4_N1 4 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N1; Fanout = 4; REG Node = 'RegMtc\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { RegMtc[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~61 Add1~62 Add1~65 Selector0~1 RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.192 ns" { RegMtc[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~61 {} Add1~62 {} Add1~65 {} Selector0~1 {} RegACC[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 0.000ns 0.296ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.384ns 0.125ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegACC\[15\] Mtp\[2\] clk 5.851 ns register " "Info: tsu for register \"RegACC\[15\]\" (data pin = \"Mtp\[2\]\", clock pin = \"clk\") is 5.851 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.252 ns + Longest pin register " "Info: + Longest pin to register delay is 8.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Mtp\[2\] 1 PIN PIN_C7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 3; PIN Node = 'Mtp\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[2] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.142 ns) + CELL(0.436 ns) 6.435 ns Add2~10 2 COMB LCCOMB_X27_Y4_N4 2 " "Info: 2: + IC(5.142 ns) + CELL(0.436 ns) = 6.435 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.578 ns" { Mtp[2] Add2~10 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.470 ns Add2~14 3 COMB LCCOMB_X27_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.470 ns; Loc. = LCCOMB_X27_Y4_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.505 ns Add2~18 4 COMB LCCOMB_X27_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.505 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 2; COMB Node = 'Add2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~14 Add2~18 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.540 ns Add2~22 5 COMB LCCOMB_X27_Y4_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.540 ns; Loc. = LCCOMB_X27_Y4_N10; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~18 Add2~22 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.575 ns Add2~26 6 COMB LCCOMB_X27_Y4_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.575 ns; Loc. = LCCOMB_X27_Y4_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.671 ns Add2~30 7 COMB LCCOMB_X27_Y4_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.671 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.706 ns Add2~34 8 COMB LCCOMB_X27_Y4_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.706 ns; Loc. = LCCOMB_X27_Y4_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.741 ns Add2~38 9 COMB LCCOMB_X27_Y4_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.741 ns; Loc. = LCCOMB_X27_Y4_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.776 ns Add2~42 10 COMB LCCOMB_X27_Y4_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.776 ns; Loc. = LCCOMB_X27_Y4_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.811 ns Add2~46 11 COMB LCCOMB_X27_Y4_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.811 ns; Loc. = LCCOMB_X27_Y4_N22; Fanout = 2; COMB Node = 'Add2~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~42 Add2~46 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.846 ns Add2~50 12 COMB LCCOMB_X27_Y4_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.846 ns; Loc. = LCCOMB_X27_Y4_N24; Fanout = 2; COMB Node = 'Add2~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~46 Add2~50 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.881 ns Add2~54 13 COMB LCCOMB_X27_Y4_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.881 ns; Loc. = LCCOMB_X27_Y4_N26; Fanout = 2; COMB Node = 'Add2~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~50 Add2~54 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.916 ns Add2~58 14 COMB LCCOMB_X27_Y4_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.916 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'Add2~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~54 Add2~58 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.041 ns Add2~61 15 COMB LCCOMB_X27_Y4_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 7.041 ns; Loc. = LCCOMB_X27_Y4_N30; Fanout = 1; COMB Node = 'Add2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~58 Add2~61 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.272 ns) 8.097 ns Selector16~3 16 COMB LCCOMB_X33_Y4_N18 1 " "Info: 16: + IC(0.784 ns) + CELL(0.272 ns) = 8.097 ns; Loc. = LCCOMB_X33_Y4_N18; Fanout = 1; COMB Node = 'Selector16~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { Add2~61 Selector16~3 } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.252 ns RegACC\[15\] 17 REG LCFF_X33_Y4_N19 5 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 8.252 ns; Loc. = LCFF_X33_Y4_N19; Fanout = 5; REG Node = 'RegACC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector16~3 RegACC[15] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 28.19 % ) " "Info: Total cell delay = 2.326 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.926 ns ( 71.81 % ) " "Info: Total interconnect delay = 5.926 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { Mtp[2] Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~61 Selector16~3 RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { Mtp[2] {} Mtp[2]~combout {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~61 {} Selector16~3 {} RegACC[15] {} } { 0.000ns 0.000ns 5.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.784ns 0.000ns } { 0.000ns 0.857ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns RegACC\[15\] 3 REG LCFF_X33_Y4_N19 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X33_Y4_N19; Fanout = 5; REG Node = 'RegACC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl RegACC[15] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[15] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { Mtp[2] Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~61 Selector16~3 RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { Mtp[2] {} Mtp[2]~combout {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~61 {} Selector16~3 {} RegACC[15] {} } { 0.000ns 0.000ns 5.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.784ns 0.000ns } { 0.000ns 0.857ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[15] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Product\[28\] RegACC\[28\] 7.080 ns register " "Info: tco from clock \"clk\" to destination pin \"Product\[28\]\" through register \"RegACC\[28\]\" is 7.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.493 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns RegACC\[28\] 3 REG LCFF_X33_Y3_N27 6 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X33_Y3_N27; Fanout = 6; REG Node = 'RegACC\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl RegACC[28] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[28] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.493 ns + Longest register pin " "Info: + Longest register to pin delay is 4.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegACC\[28\] 1 REG LCFF_X33_Y3_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y3_N27; Fanout = 6; REG Node = 'RegACC\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegACC[28] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(1.972 ns) 4.493 ns Product\[28\] 2 PIN PIN_C6 0 " "Info: 2: + IC(2.521 ns) + CELL(1.972 ns) = 4.493 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'Product\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { RegACC[28] Product[28] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 43.89 % ) " "Info: Total cell delay = 1.972 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.521 ns ( 56.11 % ) " "Info: Total interconnect delay = 2.521 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { RegACC[28] Product[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { RegACC[28] {} Product[28] {} } { 0.000ns 2.521ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl RegACC[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[28] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { RegACC[28] Product[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { RegACC[28] {} Product[28] {} } { 0.000ns 2.521ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegMtc\[6\] Mtc\[6\] clk -2.227 ns register " "Info: th for register \"RegMtc\[6\]\" (data pin = \"Mtc\[6\]\", clock pin = \"clk\") is -2.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegMtc\[6\] 3 REG LCFF_X34_Y4_N13 4 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N13; Fanout = 4; REG Node = 'RegMtc\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegMtc[6] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[6] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.868 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns Mtc\[6\] 1 PIN PIN_V7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 1; PIN Node = 'Mtc\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[6] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(0.309 ns) 4.868 ns RegMtc\[6\] 2 REG LCFF_X34_Y4_N13 4 " "Info: 2: + IC(3.732 ns) + CELL(0.309 ns) = 4.868 ns; Loc. = LCFF_X34_Y4_N13; Fanout = 4; REG Node = 'RegMtc\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { Mtc[6] RegMtc[6] } "NODE_NAME" } } { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 23.34 % ) " "Info: Total cell delay = 1.136 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 76.66 % ) " "Info: Total interconnect delay = 3.732 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { Mtc[6] RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { Mtc[6] {} Mtc[6]~combout {} RegMtc[6] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[6] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { Mtc[6] RegMtc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { Mtc[6] {} Mtc[6]~combout {} RegMtc[6] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:44:40 2017 " "Info: Processing ended: Thu Oct 26 19:44:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
