

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_62_5'
================================================================
* Date:           Fri May 10 15:12:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_17 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.128 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_5  |       16|       16|         3|          1|          1|    15|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_s = alloca i32 1"   --->   Operation 6 'alloca' 'k_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 7 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_23 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_24 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_25 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_26 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_27 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_28 = alloca i32 1"   --->   Operation 13 'alloca' 'arr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_29 = alloca i32 1"   --->   Operation 14 'alloca' 'arr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_30 = alloca i32 1"   --->   Operation 15 'alloca' 'arr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_31 = alloca i32 1"   --->   Operation 16 'alloca' 'arr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_32 = alloca i32 1"   --->   Operation 17 'alloca' 'arr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_33 = alloca i32 1"   --->   Operation 18 'alloca' 'arr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_34 = alloca i32 1"   --->   Operation 19 'alloca' 'arr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_35 = alloca i32 1"   --->   Operation 20 'alloca' 'arr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_36 = alloca i32 1"   --->   Operation 21 'alloca' 'arr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_37 = alloca i32 1"   --->   Operation 22 'alloca' 'arr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_38 = alloca i32 1"   --->   Operation 23 'alloca' 'arr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv36"   --->   Operation 26 'read' 'conv36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 27 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 28 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 29 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 30 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 31 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 32 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 33 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 34 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 35 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 36 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 37 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 38 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 39 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 40 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 41 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_reload"   --->   Operation 42 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 43 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 44 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 45 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 46 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 47 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 48 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 49 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 50 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 51 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 52 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 53 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 54 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 55 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 56 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 57 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr"   --->   Operation 58 'read' 'arr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1"   --->   Operation 59 'read' 'arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_2"   --->   Operation 60 'read' 'arr_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_3"   --->   Operation 61 'read' 'arr_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_4"   --->   Operation 62 'read' 'arr_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arr_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_5"   --->   Operation 63 'read' 'arr_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_6"   --->   Operation 64 'read' 'arr_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv36_cast = zext i32 %conv36_read"   --->   Operation 65 'zext' 'conv36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_38"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_6_read, i64 %arr_37"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_5_read, i64 %arr_36"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_4_read, i64 %arr_35"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_read, i64 %arr_34"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_read, i64 %arr_33"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_read, i64 %arr_32"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_read, i64 %arr_31"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_30"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_6_read, i64 %arr_29"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_5_read, i64 %arr_28"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_4_read, i64 %arr_27"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_read, i64 %arr_26"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_read, i64 %arr_25"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_read, i64 %arr_24"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_read, i64 %arr_23"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 8, i32 %k1"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %k_s"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body113"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [d1.cpp:80]   --->   Operation 87 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln62 = icmp_eq  i4 %k_1, i4 15" [d1.cpp:62]   --->   Operation 88 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %k_1, i4 1" [d1.cpp:68]   --->   Operation 89 'add' 'add_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.body113.split_ifconv, void %if.end.preheader.exitStub" [d1.cpp:62]   --->   Operation 90 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%arr_23_load_1 = load i64 %arr_23" [d1.cpp:80]   --->   Operation 91 'load' 'arr_23_load_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%arr_24_load_1 = load i64 %arr_24" [d1.cpp:80]   --->   Operation 92 'load' 'arr_24_load_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [d1.cpp:70]   --->   Operation 93 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %i_load" [d1.cpp:62]   --->   Operation 94 'zext' 'zext_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_load, i32 3" [d1.cpp:70]   --->   Operation 95 'bitselect' 'tmp_23' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.48ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_load" [d1.cpp:78]   --->   Operation 96 'mux' 'tmp_1' <Predicate = (!icmp_ln62)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i32 %tmp_1" [d1.cpp:78]   --->   Operation 97 'zext' 'zext_ln78' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%cmp159 = icmp_ugt  i4 %i_load, i4 6" [d1.cpp:70]   --->   Operation 98 'icmp' 'cmp159' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%empty = add i5 %zext_ln62, i5 1" [d1.cpp:62]   --->   Operation 99 'add' 'empty' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.54ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i4 %k_1" [d1.cpp:78]   --->   Operation 100 'mux' 'tmp_4' <Predicate = (!icmp_ln62)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i32 %tmp_4" [d1.cpp:78]   --->   Operation 101 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln80)   --->   "%select_ln80_1 = select i1 %cmp159, i4 6, i4 7" [d1.cpp:80]   --->   Operation 102 'select' 'select_ln80_1' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln80 = add i4 %select_ln80_1, i4 %k_1" [d1.cpp:80]   --->   Operation 103 'add' 'add_ln80' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty, i32 4" [d1.cpp:80]   --->   Operation 104 'bitselect' 'tmp_24' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 105 '%mul_ln80 = mul i64 %zext_ln78_1, i64 %zext_ln78'
ST_2 : Operation 105 [1/1] (2.10ns)   --->   "%mul_ln80 = mul i64 %zext_ln78_1, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 105 'mul' 'mul_ln80' <Predicate = (!icmp_ln62)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.17ns)   --->   "%select_ln80_2 = select i1 %cmp159, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 106 'select' 'select_ln80_2' <Predicate = (!icmp_ln62)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.37ns)   --->   "%and_ln80 = and i64 %mul_ln80, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 107 'and' 'and_ln80' <Predicate = (!icmp_ln62)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 108 '%mul_ln80_1 = mul i64 %zext_ln78, i64 %conv36_cast'
ST_2 : Operation 108 [1/1] (2.10ns)   --->   "%mul_ln80_1 = mul i64 %zext_ln78, i64 %conv36_cast" [d1.cpp:80]   --->   Operation 108 'mul' 'mul_ln80_1' <Predicate = (!icmp_ln62)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty, i32 4" [d1.cpp:80]   --->   Operation 109 'bitselect' 'tmp_25' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%select_ln80_3 = select i1 %tmp_25, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 110 'select' 'select_ln80_3' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_1 = and i64 %mul_ln80_1, i64 %select_ln80_3" [d1.cpp:80]   --->   Operation 111 'and' 'and_ln80_1' <Predicate = (!icmp_ln62)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_1 = add i64 %and_ln80, i64 %and_ln80_1" [d1.cpp:80]   --->   Operation 112 'add' 'add_ln80_1' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_40 = add i64 %arr_23_load_1, i64 %add_ln80_1" [d1.cpp:80]   --->   Operation 113 'add' 'arr_40' <Predicate = (!icmp_ln62)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node k3)   --->   "%select_ln78 = select i1 %tmp_24, i3 6, i3 7" [d1.cpp:78]   --->   Operation 114 'select' 'select_ln78' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.48ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %add_ln80" [d1.cpp:78]   --->   Operation 115 'mux' 'tmp_5' <Predicate = (!icmp_ln62)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i32 %tmp_5" [d1.cpp:78]   --->   Operation 116 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i1 %cmp159" [d1.cpp:79]   --->   Operation 117 'zext' 'zext_ln79' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.79ns)   --->   "%sub_ln80_3 = sub i4 %add_ln80, i4 %zext_ln79" [d1.cpp:80]   --->   Operation 118 'sub' 'sub_ln80_3' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.44ns)   --->   "%select_ln80 = select i1 %tmp_24, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d1.cpp:80]   --->   Operation 119 'select' 'select_ln80' <Predicate = (!icmp_ln62)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i32 %select_ln80" [d1.cpp:80]   --->   Operation 120 'zext' 'zext_ln80' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_ugt  i5 %empty, i5 14" [d1.cpp:80]   --->   Operation 121 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 122 '%mul_ln80_2 = mul i64 %zext_ln78_2, i64 %zext_ln78'
ST_2 : Operation 122 [1/1] (2.10ns)   --->   "%mul_ln80_2 = mul i64 %zext_ln78_2, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 122 'mul' 'mul_ln80_2' <Predicate = (!icmp_ln62)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.37ns)   --->   "%and_ln80_2 = and i64 %mul_ln80_2, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 123 'and' 'and_ln80_2' <Predicate = (!icmp_ln62)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 124 '%mul_ln80_3 = mul i64 %zext_ln80, i64 %zext_ln78'
ST_2 : Operation 124 [1/1] (2.10ns)   --->   "%mul_ln80_3 = mul i64 %zext_ln80, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 124 'mul' 'mul_ln80_3' <Predicate = (!icmp_ln62)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_3)   --->   "%select_ln80_4 = select i1 %icmp_ln80, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 125 'select' 'select_ln80_4' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_3 = and i64 %mul_ln80_3, i64 %select_ln80_4" [d1.cpp:80]   --->   Operation 126 'and' 'and_ln80_3' <Predicate = (!icmp_ln62)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_3 = add i64 %and_ln80_3, i64 %and_ln80_2" [d1.cpp:80]   --->   Operation 127 'add' 'add_ln80_3' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 128 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_41 = add i64 %arr_24_load_1, i64 %add_ln80_3" [d1.cpp:80]   --->   Operation 128 'add' 'arr_41' <Predicate = (!icmp_ln62)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node k3)   --->   "%zext_ln36 = zext i1 %icmp_ln80" [d1.cpp:36]   --->   Operation 129 'zext' 'zext_ln36' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.54ns) (out node of the LUT)   --->   "%k3 = sub i3 %select_ln78, i3 %zext_ln36" [d1.cpp:36]   --->   Operation 130 'sub' 'k3' <Predicate = (!icmp_ln62)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.79ns)   --->   "%sub_ln80_4 = sub i4 %sub_ln80_3, i4 %zext_ln79" [d1.cpp:80]   --->   Operation 131 'sub' 'sub_ln80_4' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.78ns)   --->   "%icmp_ln80_1 = icmp_ugt  i5 %empty, i5 13" [d1.cpp:80]   --->   Operation 132 'icmp' 'icmp_ln80_1' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i1 %icmp_ln80_1" [d1.cpp:81]   --->   Operation 133 'zext' 'zext_ln81' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.67ns)   --->   "%k3_1 = sub i3 %k3, i3 %zext_ln81" [d1.cpp:81]   --->   Operation 134 'sub' 'k3_1' <Predicate = (!icmp_ln62)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i3 %k3_1" [d1.cpp:36]   --->   Operation 135 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.79ns)   --->   "%sub_ln80 = sub i4 %sub_ln80_4, i4 %zext_ln79" [d1.cpp:80]   --->   Operation 136 'sub' 'sub_ln80' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln80_2 = icmp_ugt  i5 %empty, i5 12" [d1.cpp:80]   --->   Operation 137 'icmp' 'icmp_ln80_2' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i1 %icmp_ln80_2" [d1.cpp:81]   --->   Operation 138 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.67ns)   --->   "%sub_ln36_11 = sub i4 %sext_ln36_1, i4 %zext_ln81_1" [d1.cpp:36]   --->   Operation 139 'sub' 'sub_ln36_11' <Predicate = (!icmp_ln62)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.78ns)   --->   "%icmp_ln80_3 = icmp_ugt  i5 %empty, i5 11" [d1.cpp:80]   --->   Operation 140 'icmp' 'icmp_ln80_3' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i1 %icmp_ln80_3" [d1.cpp:81]   --->   Operation 141 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.79ns)   --->   "%sub_ln36_7 = sub i4 %sub_ln36_11, i4 %zext_ln81_2" [d1.cpp:36]   --->   Operation 142 'sub' 'sub_ln36_7' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.78ns)   --->   "%icmp_ln80_4 = icmp_ugt  i5 %empty, i5 10" [d1.cpp:80]   --->   Operation 143 'icmp' 'icmp_ln80_4' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i1 %icmp_ln80_4" [d1.cpp:81]   --->   Operation 144 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.79ns)   --->   "%sub_ln36_8 = sub i4 %sub_ln36_7, i4 %zext_ln81_3" [d1.cpp:36]   --->   Operation 145 'sub' 'sub_ln36_8' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.78ns)   --->   "%icmp_ln80_5 = icmp_ugt  i5 %empty, i5 9" [d1.cpp:80]   --->   Operation 146 'icmp' 'icmp_ln80_5' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i1 %icmp_ln80_5" [d1.cpp:81]   --->   Operation 147 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.79ns)   --->   "%sub_ln36_9 = sub i4 %sub_ln36_8, i4 %zext_ln81_4" [d1.cpp:36]   --->   Operation 148 'sub' 'sub_ln36_9' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.78ns)   --->   "%icmp_ln80_6 = icmp_ugt  i5 %empty, i5 8" [d1.cpp:80]   --->   Operation 149 'icmp' 'icmp_ln80_6' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i1 %icmp_ln80_6" [d1.cpp:81]   --->   Operation 150 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.79ns)   --->   "%sub_ln36_3 = sub i4 %sub_ln36_9, i4 %zext_ln81_5" [d1.cpp:36]   --->   Operation 151 'sub' 'sub_ln36_3' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty, i32 3, i32 4" [d1.cpp:80]   --->   Operation 152 'partselect' 'tmp_26' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.54ns)   --->   "%icmp_ln80_7 = icmp_ne  i2 %tmp_26, i2 0" [d1.cpp:80]   --->   Operation 153 'icmp' 'icmp_ln80_7' <Predicate = (!icmp_ln62)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.78ns)   --->   "%icmp_ln80_8 = icmp_ugt  i5 %empty, i5 6" [d1.cpp:80]   --->   Operation 154 'icmp' 'icmp_ln80_8' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.78ns)   --->   "%icmp_ln80_9 = icmp_ugt  i5 %empty, i5 5" [d1.cpp:80]   --->   Operation 155 'icmp' 'icmp_ln80_9' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.78ns)   --->   "%icmp_ln80_10 = icmp_ugt  i5 %empty, i5 4" [d1.cpp:80]   --->   Operation 156 'icmp' 'icmp_ln80_10' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty, i32 2, i32 4" [d1.cpp:80]   --->   Operation 157 'partselect' 'tmp_27' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.67ns)   --->   "%icmp_ln80_11 = icmp_ne  i3 %tmp_27, i3 0" [d1.cpp:80]   --->   Operation 158 'icmp' 'icmp_ln80_11' <Predicate = (!icmp_ln62)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.78ns)   --->   "%icmp_ln80_12 = icmp_ugt  i5 %empty, i5 2" [d1.cpp:80]   --->   Operation 159 'icmp' 'icmp_ln80_12' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%add_ln62 = add i4 %i_load, i4 15" [d1.cpp:62]   --->   Operation 160 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln62 = store i4 %add_ln62, i4 %i" [d1.cpp:62]   --->   Operation 161 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.42>
ST_2 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln62 = store i4 %add_ln68, i4 %k" [d1.cpp:62]   --->   Operation 162 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.42>
ST_2 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_41, i64 %arr_24" [d1.cpp:62]   --->   Operation 163 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.42>
ST_2 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_40, i64 %arr_23" [d1.cpp:62]   --->   Operation 164 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%k_load = load i32 %k_s" [d1.cpp:62]   --->   Operation 165 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%k1_load = load i32 %k1" [d1.cpp:62]   --->   Operation 166 'load' 'k1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%arr_25_load_1 = load i64 %arr_25" [d1.cpp:80]   --->   Operation 167 'load' 'arr_25_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%arr_26_load_1 = load i64 %arr_26" [d1.cpp:80]   --->   Operation 168 'load' 'arr_26_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%arr_27_load_1 = load i64 %arr_27" [d1.cpp:80]   --->   Operation 169 'load' 'arr_27_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%arr_28_load_1 = load i64 %arr_28" [d1.cpp:80]   --->   Operation 170 'load' 'arr_28_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%arr_29_load_1 = load i64 %arr_29" [d1.cpp:80]   --->   Operation 171 'load' 'arr_29_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%arr_30_load_1 = load i64 %arr_30" [d1.cpp:80]   --->   Operation 172 'load' 'arr_30_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%arr_31_load_1 = load i64 %arr_31" [d1.cpp:80]   --->   Operation 173 'load' 'arr_31_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%arr_32_load_1 = load i64 %arr_32" [d1.cpp:80]   --->   Operation 174 'load' 'arr_32_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%arr_33_load_1 = load i64 %arr_33" [d1.cpp:80]   --->   Operation 175 'load' 'arr_33_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%arr_38_load_1 = load i64 %arr_38" [d1.cpp:70]   --->   Operation 176 'load' 'arr_38_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %k_load" [d1.cpp:62]   --->   Operation 177 'trunc' 'trunc_ln62' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i32 %k1_load" [d1.cpp:62]   --->   Operation 178 'trunc' 'trunc_ln62_1' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.01ns)   --->   "%k1_1 = add i32 %k1_load, i32 1" [d1.cpp:70]   --->   Operation 179 'add' 'k1_1' <Predicate = (tmp_23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.48ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %trunc_ln62_1" [d1.cpp:70]   --->   Operation 180 'mux' 'tmp_2' <Predicate = (tmp_23)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %tmp_2" [d1.cpp:70]   --->   Operation 181 'zext' 'zext_ln70' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.01ns)   --->   "%k_1_35 = add i32 %k_load, i32 1" [d1.cpp:70]   --->   Operation 182 'add' 'k_1_35' <Predicate = (tmp_23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.48ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %trunc_ln62" [d1.cpp:70]   --->   Operation 183 'mux' 'tmp_3' <Predicate = (tmp_23)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i32 %tmp_3" [d1.cpp:70]   --->   Operation 184 'zext' 'tmp_3_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.01ns)   --->   "%tmp = add i33 %tmp_3_cast, i33 %zext_ln70" [d1.cpp:70]   --->   Operation 185 'add' 'tmp' <Predicate = (tmp_23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_cast = zext i33 %tmp" [d1.cpp:70]   --->   Operation 186 'zext' 'tmp_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (3.41ns)   --->   "%tmp15 = mul i64 %tmp_cast, i64 %zext_ln78" [d1.cpp:70]   --->   Operation 187 'mul' 'tmp15' <Predicate = (tmp_23)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (1.08ns)   --->   "%add_ln70 = add i64 %tmp15, i64 %arr_38_load_1" [d1.cpp:70]   --->   Operation 188 'add' 'add_ln70' <Predicate = (tmp_23)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.42ns)   --->   "%arr_39 = select i1 %tmp_23, i64 %add_ln70, i64 %arr_38_load_1" [d1.cpp:70]   --->   Operation 189 'select' 'arr_39' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.44ns)   --->   "%k_2 = select i1 %tmp_23, i32 %k_1_35, i32 %k_load" [d1.cpp:70]   --->   Operation 190 'select' 'k_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.44ns)   --->   "%k1_2 = select i1 %tmp_23, i32 %k1_1, i32 %k1_load" [d1.cpp:70]   --->   Operation 191 'select' 'k1_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i3 %k3" [d1.cpp:36]   --->   Operation 192 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.48ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln80_3" [d1.cpp:78]   --->   Operation 193 'mux' 'tmp_7' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i32 %tmp_7" [d1.cpp:78]   --->   Operation 194 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.48ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln36" [d1.cpp:80]   --->   Operation 195 'mux' 'tmp_8' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i32 %tmp_8" [d1.cpp:80]   --->   Operation 196 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 197 '%mul_ln80_4 = mul i64 %zext_ln78_3, i64 %zext_ln78'
ST_3 : Operation 197 [1/1] (2.10ns)   --->   "%mul_ln80_4 = mul i64 %zext_ln78_3, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 197 'mul' 'mul_ln80_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.37ns)   --->   "%and_ln80_4 = and i64 %mul_ln80_4, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 198 'and' 'and_ln80_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 199 '%mul_ln80_5 = mul i64 %zext_ln80_1, i64 %zext_ln78'
ST_3 : Operation 199 [1/1] (2.10ns)   --->   "%mul_ln80_5 = mul i64 %zext_ln80_1, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 199 'mul' 'mul_ln80_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_5)   --->   "%select_ln80_5 = select i1 %icmp_ln80_1, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 200 'select' 'select_ln80_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_5 = and i64 %mul_ln80_5, i64 %select_ln80_5" [d1.cpp:80]   --->   Operation 201 'and' 'and_ln80_5' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_5 = add i64 %and_ln80_5, i64 %and_ln80_4" [d1.cpp:80]   --->   Operation 202 'add' 'add_ln80_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_42 = add i64 %arr_25_load_1, i64 %add_ln80_5" [d1.cpp:80]   --->   Operation 203 'add' 'arr_42' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.48ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln80_4" [d1.cpp:78]   --->   Operation 204 'mux' 'tmp_9' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i32 %tmp_9" [d1.cpp:78]   --->   Operation 205 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln36_1" [d1.cpp:80]   --->   Operation 206 'mux' 'tmp_s' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i32 %tmp_s" [d1.cpp:80]   --->   Operation 207 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 208 '%mul_ln80_6 = mul i64 %zext_ln78_4, i64 %zext_ln78'
ST_3 : Operation 208 [1/1] (2.10ns)   --->   "%mul_ln80_6 = mul i64 %zext_ln78_4, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 208 'mul' 'mul_ln80_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.37ns)   --->   "%and_ln80_6 = and i64 %mul_ln80_6, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 209 'and' 'and_ln80_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 210 '%mul_ln80_7 = mul i64 %zext_ln80_2, i64 %zext_ln78'
ST_3 : Operation 210 [1/1] (2.10ns)   --->   "%mul_ln80_7 = mul i64 %zext_ln80_2, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 210 'mul' 'mul_ln80_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_7)   --->   "%select_ln80_6 = select i1 %icmp_ln80_2, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 211 'select' 'select_ln80_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_7 = and i64 %mul_ln80_7, i64 %select_ln80_6" [d1.cpp:80]   --->   Operation 212 'and' 'and_ln80_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_7 = add i64 %and_ln80_7, i64 %and_ln80_6" [d1.cpp:80]   --->   Operation 213 'add' 'add_ln80_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_43 = add i64 %arr_26_load_1, i64 %add_ln80_7" [d1.cpp:80]   --->   Operation 214 'add' 'arr_43' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (0.48ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln80" [d1.cpp:78]   --->   Operation 215 'mux' 'tmp_6' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i32 %tmp_6" [d1.cpp:78]   --->   Operation 216 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.79ns)   --->   "%sub_ln80_1 = sub i4 %sub_ln80, i4 %zext_ln79" [d1.cpp:80]   --->   Operation 217 'sub' 'sub_ln80_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.48ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_11" [d1.cpp:80]   --->   Operation 218 'mux' 'tmp_10' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i32 %tmp_10" [d1.cpp:80]   --->   Operation 219 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln80_8 = mul i64 %zext_ln78_5, i64 %zext_ln78'
ST_3 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln80_8 = mul i64 %zext_ln78_5, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 220 'mul' 'mul_ln80_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.37ns)   --->   "%and_ln80_8 = and i64 %mul_ln80_8, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 221 'and' 'and_ln80_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln80_9 = mul i64 %zext_ln80_3, i64 %zext_ln78'
ST_3 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln80_9 = mul i64 %zext_ln80_3, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 222 'mul' 'mul_ln80_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_9)   --->   "%select_ln80_7 = select i1 %icmp_ln80_3, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 223 'select' 'select_ln80_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_9 = and i64 %mul_ln80_9, i64 %select_ln80_7" [d1.cpp:80]   --->   Operation 224 'and' 'and_ln80_9' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_9 = add i64 %and_ln80_9, i64 %and_ln80_8" [d1.cpp:80]   --->   Operation 225 'add' 'add_ln80_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_44 = add i64 %arr_27_load_1, i64 %add_ln80_9" [d1.cpp:80]   --->   Operation 226 'add' 'arr_44' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (0.48ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln80_1" [d1.cpp:78]   --->   Operation 227 'mux' 'tmp_11' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i32 %tmp_11" [d1.cpp:78]   --->   Operation 228 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.79ns)   --->   "%sub_ln80_2 = sub i4 %sub_ln80_1, i4 %zext_ln79" [d1.cpp:80]   --->   Operation 229 'sub' 'sub_ln80_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.48ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_7" [d1.cpp:80]   --->   Operation 230 'mux' 'tmp_12' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln80_4 = zext i32 %tmp_12" [d1.cpp:80]   --->   Operation 231 'zext' 'zext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 232 '%mul_ln80_10 = mul i64 %zext_ln78_6, i64 %zext_ln78'
ST_3 : Operation 232 [1/1] (2.10ns)   --->   "%mul_ln80_10 = mul i64 %zext_ln78_6, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 232 'mul' 'mul_ln80_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.37ns)   --->   "%and_ln80_10 = and i64 %mul_ln80_10, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 233 'and' 'and_ln80_10' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln80_11 = mul i64 %zext_ln80_4, i64 %zext_ln78'
ST_3 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln80_11 = mul i64 %zext_ln80_4, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 234 'mul' 'mul_ln80_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_11)   --->   "%select_ln80_8 = select i1 %icmp_ln80_4, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 235 'select' 'select_ln80_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_11 = and i64 %mul_ln80_11, i64 %select_ln80_8" [d1.cpp:80]   --->   Operation 236 'and' 'and_ln80_11' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_11 = add i64 %and_ln80_11, i64 %and_ln80_10" [d1.cpp:80]   --->   Operation 237 'add' 'add_ln80_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 238 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_45 = add i64 %arr_28_load_1, i64 %add_ln80_11" [d1.cpp:80]   --->   Operation 238 'add' 'arr_45' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/1] (0.48ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln80_2" [d1.cpp:78]   --->   Operation 239 'mux' 'tmp_13' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i32 %tmp_13" [d1.cpp:78]   --->   Operation 240 'zext' 'zext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.48ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_8" [d1.cpp:80]   --->   Operation 241 'mux' 'tmp_14' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln80_5 = zext i32 %tmp_14" [d1.cpp:80]   --->   Operation 242 'zext' 'zext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 243 '%mul_ln80_12 = mul i64 %zext_ln78_7, i64 %zext_ln78'
ST_3 : Operation 243 [1/1] (2.10ns)   --->   "%mul_ln80_12 = mul i64 %zext_ln78_7, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 243 'mul' 'mul_ln80_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.37ns)   --->   "%and_ln80_12 = and i64 %mul_ln80_12, i64 %select_ln80_2" [d1.cpp:80]   --->   Operation 244 'and' 'and_ln80_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 245 '%mul_ln80_13 = mul i64 %zext_ln80_5, i64 %zext_ln78'
ST_3 : Operation 245 [1/1] (2.10ns)   --->   "%mul_ln80_13 = mul i64 %zext_ln80_5, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 245 'mul' 'mul_ln80_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_13)   --->   "%select_ln80_9 = select i1 %icmp_ln80_5, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 246 'select' 'select_ln80_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln80_13 = and i64 %mul_ln80_13, i64 %select_ln80_9" [d1.cpp:80]   --->   Operation 247 'and' 'and_ln80_13' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_13 = add i64 %and_ln80_13, i64 %and_ln80_12" [d1.cpp:80]   --->   Operation 248 'add' 'add_ln80_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_46 = add i64 %arr_29_load_1, i64 %add_ln80_13" [d1.cpp:80]   --->   Operation 249 'add' 'arr_46' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 250 [1/1] (0.48ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_9" [d1.cpp:80]   --->   Operation 250 'mux' 'tmp_15' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln80_6 = zext i32 %tmp_15" [d1.cpp:80]   --->   Operation 251 'zext' 'zext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 252 '%mul_ln80_14 = mul i64 %zext_ln80_6, i64 %zext_ln78'
ST_3 : Operation 252 [1/1] (2.10ns)   --->   "%mul_ln80_14 = mul i64 %zext_ln80_6, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 252 'mul' 'mul_ln80_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node arr_47)   --->   "%select_ln80_10 = select i1 %icmp_ln80_6, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 253 'select' 'select_ln80_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node arr_47)   --->   "%and_ln80_14 = and i64 %mul_ln80_14, i64 %select_ln80_10" [d1.cpp:80]   --->   Operation 254 'and' 'and_ln80_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_47 = add i64 %and_ln80_14, i64 %arr_30_load_1" [d1.cpp:80]   --->   Operation 255 'add' 'arr_47' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.48ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_3" [d1.cpp:80]   --->   Operation 256 'mux' 'tmp_16' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln80_7 = zext i32 %tmp_16" [d1.cpp:80]   --->   Operation 257 'zext' 'zext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 258 '%mul_ln80_15 = mul i64 %zext_ln80_7, i64 %zext_ln78'
ST_3 : Operation 258 [1/1] (2.10ns)   --->   "%mul_ln80_15 = mul i64 %zext_ln80_7, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 258 'mul' 'mul_ln80_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node arr_48)   --->   "%select_ln80_11 = select i1 %icmp_ln80_7, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 259 'select' 'select_ln80_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node arr_48)   --->   "%and_ln80_15 = and i64 %mul_ln80_15, i64 %select_ln80_11" [d1.cpp:80]   --->   Operation 260 'and' 'and_ln80_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_48 = add i64 %and_ln80_15, i64 %arr_31_load_1" [d1.cpp:80]   --->   Operation 261 'add' 'arr_48' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i1 %icmp_ln80_7" [d1.cpp:81]   --->   Operation 262 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.79ns)   --->   "%sub_ln36_4 = sub i4 %sub_ln36_3, i4 %zext_ln81_6" [d1.cpp:36]   --->   Operation 263 'sub' 'sub_ln36_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.48ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_4" [d1.cpp:80]   --->   Operation 264 'mux' 'tmp_17' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln80_8 = zext i32 %tmp_17" [d1.cpp:80]   --->   Operation 265 'zext' 'zext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 266 '%mul_ln80_16 = mul i64 %zext_ln80_8, i64 %zext_ln78'
ST_3 : Operation 266 [1/1] (2.10ns)   --->   "%mul_ln80_16 = mul i64 %zext_ln80_8, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 266 'mul' 'mul_ln80_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node arr_49)   --->   "%select_ln80_12 = select i1 %icmp_ln80_8, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 267 'select' 'select_ln80_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node arr_49)   --->   "%and_ln80_16 = and i64 %mul_ln80_16, i64 %select_ln80_12" [d1.cpp:80]   --->   Operation 268 'and' 'and_ln80_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_49 = add i64 %and_ln80_16, i64 %arr_32_load_1" [d1.cpp:80]   --->   Operation 269 'add' 'arr_49' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln81_7 = zext i1 %icmp_ln80_8" [d1.cpp:81]   --->   Operation 270 'zext' 'zext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.79ns)   --->   "%sub_ln36_5 = sub i4 %sub_ln36_4, i4 %zext_ln81_7" [d1.cpp:36]   --->   Operation 271 'sub' 'sub_ln36_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.48ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_5" [d1.cpp:80]   --->   Operation 272 'mux' 'tmp_18' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln80_9 = zext i32 %tmp_18" [d1.cpp:80]   --->   Operation 273 'zext' 'zext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 274 '%mul_ln80_17 = mul i64 %zext_ln80_9, i64 %zext_ln78'
ST_3 : Operation 274 [1/1] (2.10ns)   --->   "%mul_ln80_17 = mul i64 %zext_ln80_9, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 274 'mul' 'mul_ln80_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node arr_50)   --->   "%select_ln80_13 = select i1 %icmp_ln80_9, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 275 'select' 'select_ln80_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node arr_50)   --->   "%and_ln80_17 = and i64 %mul_ln80_17, i64 %select_ln80_13" [d1.cpp:80]   --->   Operation 276 'and' 'and_ln80_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_50 = add i64 %and_ln80_17, i64 %arr_33_load_1" [d1.cpp:80]   --->   Operation 277 'add' 'arr_50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln81_8 = zext i1 %icmp_ln80_9" [d1.cpp:81]   --->   Operation 278 'zext' 'zext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.79ns)   --->   "%sub_ln36_6 = sub i4 %sub_ln36_5, i4 %zext_ln81_8" [d1.cpp:36]   --->   Operation 279 'sub' 'sub_ln36_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln81_9 = zext i1 %icmp_ln80_10" [d1.cpp:81]   --->   Operation 280 'zext' 'zext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.79ns)   --->   "%sub_ln36 = sub i4 %sub_ln36_6, i4 %zext_ln81_9" [d1.cpp:36]   --->   Operation 281 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_39, i64 %arr_38" [d1.cpp:62]   --->   Operation 282 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 283 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_50, i64 %arr_33" [d1.cpp:62]   --->   Operation 283 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 284 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_49, i64 %arr_32" [d1.cpp:62]   --->   Operation 284 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 285 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_48, i64 %arr_31" [d1.cpp:62]   --->   Operation 285 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 286 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_47, i64 %arr_30" [d1.cpp:62]   --->   Operation 286 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_46, i64 %arr_29" [d1.cpp:62]   --->   Operation 287 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_45, i64 %arr_28" [d1.cpp:62]   --->   Operation 288 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_44, i64 %arr_27" [d1.cpp:62]   --->   Operation 289 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_43, i64 %arr_26" [d1.cpp:62]   --->   Operation 290 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_42, i64 %arr_25" [d1.cpp:62]   --->   Operation 291 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln62 = store i32 %k1_2, i32 %k1" [d1.cpp:62]   --->   Operation 292 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln62 = store i32 %k_2, i32 %k_s" [d1.cpp:62]   --->   Operation 293 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%arr_23_load = load i64 %arr_23"   --->   Operation 332 'load' 'arr_23_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%arr_24_load = load i64 %arr_24"   --->   Operation 333 'load' 'arr_24_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%arr_25_load = load i64 %arr_25"   --->   Operation 334 'load' 'arr_25_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%arr_26_load = load i64 %arr_26"   --->   Operation 335 'load' 'arr_26_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%arr_27_load = load i64 %arr_27"   --->   Operation 336 'load' 'arr_27_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%arr_28_load = load i64 %arr_28"   --->   Operation 337 'load' 'arr_28_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%arr_29_load = load i64 %arr_29"   --->   Operation 338 'load' 'arr_29_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%arr_30_load = load i64 %arr_30"   --->   Operation 339 'load' 'arr_30_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%arr_31_load = load i64 %arr_31"   --->   Operation 340 'load' 'arr_31_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%arr_32_load = load i64 %arr_32"   --->   Operation 341 'load' 'arr_32_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%arr_33_load = load i64 %arr_33"   --->   Operation 342 'load' 'arr_33_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%arr_34_load = load i64 %arr_34"   --->   Operation 343 'load' 'arr_34_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%arr_35_load = load i64 %arr_35"   --->   Operation 344 'load' 'arr_35_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%arr_36_load = load i64 %arr_36"   --->   Operation 345 'load' 'arr_36_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%arr_37_load = load i64 %arr_37"   --->   Operation 346 'load' 'arr_37_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%arr_38_load = load i64 %arr_38"   --->   Operation 347 'load' 'arr_38_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add138782_out, i64 %arr_38_load"   --->   Operation 348 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out, i64 %arr_37_load"   --->   Operation 349 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out1, i64 %arr_36_load"   --->   Operation 350 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out2, i64 %arr_35_load"   --->   Operation 351 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out3, i64 %arr_34_load"   --->   Operation 352 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out4, i64 %arr_33_load"   --->   Operation 353 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out5, i64 %arr_32_load"   --->   Operation 354 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out6, i64 %arr_31_load"   --->   Operation 355 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out7, i64 %arr_30_load"   --->   Operation 356 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169_2765_out, i64 %arr_29_load"   --->   Operation 357 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169_1_2764_out, i64 %arr_28_load"   --->   Operation 358 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169_1_1763_out, i64 %arr_27_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169_1762_out, i64 %arr_26_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169_271761_out, i64 %arr_25_load"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169_142760_out, i64 %arr_24_load"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add169759_out, i64 %arr_23_load"   --->   Operation 363 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 364 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%arr_34_load_1 = load i64 %arr_34" [d1.cpp:80]   --->   Operation 294 'load' 'arr_34_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%arr_35_load_1 = load i64 %arr_35" [d1.cpp:80]   --->   Operation 295 'load' 'arr_35_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%arr_36_load_1 = load i64 %arr_36" [d1.cpp:80]   --->   Operation 296 'load' 'arr_36_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%arr_37_load_1 = load i64 %arr_37" [d1.cpp:80]   --->   Operation 297 'load' 'arr_37_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d1.cpp:64]   --->   Operation 298 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [d1.cpp:62]   --->   Operation 299 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d1.cpp:62]   --->   Operation 300 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.48ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_6" [d1.cpp:80]   --->   Operation 301 'mux' 'tmp_19' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln80_10 = zext i32 %tmp_19" [d1.cpp:80]   --->   Operation 302 'zext' 'zext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 303 '%mul_ln80_18 = mul i64 %zext_ln80_10, i64 %zext_ln78'
ST_4 : Operation 303 [1/1] (2.10ns)   --->   "%mul_ln80_18 = mul i64 %zext_ln80_10, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 303 'mul' 'mul_ln80_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node arr_51)   --->   "%select_ln80_14 = select i1 %icmp_ln80_10, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 304 'select' 'select_ln80_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node arr_51)   --->   "%and_ln80_18 = and i64 %mul_ln80_18, i64 %select_ln80_14" [d1.cpp:80]   --->   Operation 305 'and' 'and_ln80_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_51 = add i64 %and_ln80_18, i64 %arr_34_load_1" [d1.cpp:80]   --->   Operation 306 'add' 'arr_51' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.48ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36" [d1.cpp:80]   --->   Operation 307 'mux' 'tmp_20' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln80_11 = zext i32 %tmp_20" [d1.cpp:80]   --->   Operation 308 'zext' 'zext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 309 '%mul_ln80_19 = mul i64 %zext_ln80_11, i64 %zext_ln78'
ST_4 : Operation 309 [1/1] (2.10ns)   --->   "%mul_ln80_19 = mul i64 %zext_ln80_11, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 309 'mul' 'mul_ln80_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node arr_52)   --->   "%select_ln80_15 = select i1 %icmp_ln80_11, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 310 'select' 'select_ln80_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node arr_52)   --->   "%and_ln80_19 = and i64 %mul_ln80_19, i64 %select_ln80_15" [d1.cpp:80]   --->   Operation 311 'and' 'and_ln80_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_52 = add i64 %and_ln80_19, i64 %arr_35_load_1" [d1.cpp:80]   --->   Operation 312 'add' 'arr_52' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln81_10 = zext i1 %icmp_ln80_11" [d1.cpp:81]   --->   Operation 313 'zext' 'zext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.79ns)   --->   "%sub_ln36_1 = sub i4 %sub_ln36, i4 %zext_ln81_10" [d1.cpp:36]   --->   Operation 314 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.48ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_1" [d1.cpp:80]   --->   Operation 315 'mux' 'tmp_21' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln80_12 = zext i32 %tmp_21" [d1.cpp:80]   --->   Operation 316 'zext' 'zext_ln80_12' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 317 '%mul_ln80_20 = mul i64 %zext_ln80_12, i64 %zext_ln78'
ST_4 : Operation 317 [1/1] (2.10ns)   --->   "%mul_ln80_20 = mul i64 %zext_ln80_12, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 317 'mul' 'mul_ln80_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node arr_53)   --->   "%select_ln80_16 = select i1 %icmp_ln80_12, i64 18446744073709551615, i64 0" [d1.cpp:80]   --->   Operation 318 'select' 'select_ln80_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node arr_53)   --->   "%and_ln80_20 = and i64 %mul_ln80_20, i64 %select_ln80_16" [d1.cpp:80]   --->   Operation 319 'and' 'and_ln80_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_53 = add i64 %and_ln80_20, i64 %arr_36_load_1" [d1.cpp:80]   --->   Operation 320 'add' 'arr_53' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln81_11 = zext i1 %icmp_ln80_12" [d1.cpp:81]   --->   Operation 321 'zext' 'zext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.79ns)   --->   "%sub_ln36_2 = sub i4 %sub_ln36_1, i4 %zext_ln81_11" [d1.cpp:36]   --->   Operation 322 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.48ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln36_2" [d1.cpp:80]   --->   Operation 323 'mux' 'tmp_22' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln80_13 = zext i32 %tmp_22" [d1.cpp:80]   --->   Operation 324 'zext' 'zext_ln80_13' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln80_21 = mul i64 %zext_ln80_13, i64 %zext_ln78'
ST_4 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln80_21 = mul i64 %zext_ln80_13, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 325 'mul' 'mul_ln80_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (1.08ns)   --->   "%arr_54 = add i64 %mul_ln80_21, i64 %arr_37_load_1" [d1.cpp:80]   --->   Operation 326 'add' 'arr_54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_54, i64 %arr_37" [d1.cpp:62]   --->   Operation 327 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 328 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_53, i64 %arr_36" [d1.cpp:62]   --->   Operation 328 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_52, i64 %arr_35" [d1.cpp:62]   --->   Operation 329 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 330 [1/1] (0.42ns)   --->   "%store_ln62 = store i64 %arr_51, i64 %arr_34" [d1.cpp:62]   --->   Operation 330 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body113" [d1.cpp:62]   --->   Operation 331 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [75]  (0.000 ns)
	'store' operation ('store_ln0') of constant 15 on local variable 'i' [116]  (0.427 ns)

 <State 2>: 7.128ns
The critical path consists of the following:
	'load' operation ('i_load', d1.cpp:70) on local variable 'i' [161]  (0.000 ns)
	'icmp' operation ('cmp159', d1.cpp:70) [184]  (0.797 ns)
	'select' operation ('select_ln80_1', d1.cpp:80) [188]  (0.000 ns)
	'add' operation ('add_ln80', d1.cpp:80) [189]  (0.797 ns)
	'mux' operation ('tmp_5', d1.cpp:78) [201]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.316 ns)
'mul' operation ('mul_ln80_2', d1.cpp:80) [208]  (2.104 ns)
	'and' operation ('and_ln80_2', d1.cpp:80) [209]  (0.379 ns)
	'add' operation ('add_ln80_3', d1.cpp:80) [213]  (0.000 ns)
	'add' operation ('arr', d1.cpp:80) [214]  (0.819 ns)
	'store' operation ('store_ln62', d1.cpp:62) of variable 'arr', d1.cpp:80 on local variable 'arr' [379]  (0.427 ns)

 <State 3>: 7.128ns
The critical path consists of the following:
	'sub' operation ('sub_ln80_1', d1.cpp:80) [251]  (0.797 ns)
	'sub' operation ('sub_ln80_2', d1.cpp:80) [266]  (0.797 ns)
	'mux' operation ('tmp_13', d1.cpp:78) [279]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.316 ns)
'mul' operation ('mul_ln80_12', d1.cpp:80) [284]  (2.104 ns)
	'and' operation ('and_ln80_12', d1.cpp:80) [285]  (0.379 ns)
	'add' operation ('add_ln80_13', d1.cpp:80) [289]  (0.000 ns)
	'add' operation ('arr', d1.cpp:80) [290]  (0.819 ns)
	'store' operation ('store_ln62', d1.cpp:62) of variable 'arr', d1.cpp:80 on local variable 'arr' [374]  (0.427 ns)

 <State 4>: 7.015ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_1', d1.cpp:36) [348]  (0.797 ns)
	'sub' operation ('sub_ln36_2', d1.cpp:36) [357]  (0.797 ns)
	'mux' operation ('tmp_22', d1.cpp:80) [358]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.316 ns)
'mul' operation ('mul_ln80_21', d1.cpp:80) [360]  (2.104 ns)
	'add' operation ('arr', d1.cpp:80) [361]  (1.085 ns)
	'store' operation ('store_ln62', d1.cpp:62) of variable 'arr', d1.cpp:80 on local variable 'arr' [366]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
