FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.0.0 p001May-05-2011 at 15:00:31 }
NET_NAME
'3.3VA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):3.3VA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\3.3va\';
NODE_NAME	U4 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDA4':;
NODE_NAME	L10 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155024@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDA1':;
NODE_NAME	U4 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDA2':;
NODE_NAME	U4 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDA3':;
NODE_NAME	C21 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156214@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C24 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156014@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155998@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156242@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C72 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5531395@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C73 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5531960@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C70 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5530265@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C71 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5530830@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L12 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5580451@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 48
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_3':;
NODE_NAME	U7 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_2':;
NODE_NAME	U7 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_1':;
NODE_NAME	U7 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_0':;
NODE_NAME	U6 94
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33VDD.4':;
NODE_NAME	U6 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33VDD.1':;
NODE_NAME	U6 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33VDD.2':;
NODE_NAME	U6 93
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33VDD.3':;
NODE_NAME	C57 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5355814@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5344402@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C60 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5356940@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C59 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5356956@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C64 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357589@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C63 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357605@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5355798@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C62 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357557@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C61 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357573@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'AVDD_1':;
NODE_NAME	U9 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'AVDD_3':;
NODE_NAME	C94 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6255516@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C95 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6258468@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C115 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6378579@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C119 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6380329@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C118 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6380313@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C117 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6379872@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C114 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6379856@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C116 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6379010@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'AVDD_2':;
NODE_NAME	U10 48
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_3':;
NODE_NAME	C106 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441538@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C105 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441482@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_0':;
NODE_NAME	U10 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_2':;
NODE_NAME	U10 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'VA_1':;
NODE_NAME	C100 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441308@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C99 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441466@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C103 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441418@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C102 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441434@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C107 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441514@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C101 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441292@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C104 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441498@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L18 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567380@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'VCC0':;
NODE_NAME	U12 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'VCC1':;
NODE_NAME	C127 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24411766@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C126 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24399375@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C142 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794706@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L23 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794690@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C141 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794714@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 B1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'A_VDD':;
NODE_NAME	U13 H1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'BUF_VDD':;
NODE_NAME	U13 E1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDI_VDD':;
NODE_NAME	C162 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35492182@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C161 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35491704@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C160 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35491226@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L27 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33523306@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C147 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467518@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C146 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467496@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L25 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467478@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C145 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467488@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C148 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467526@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 E10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CD_VDD':;
NODE_NAME	C178 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35911249@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 A10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AVDD':;
NODE_NAME	C179 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35911685@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R106 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35563824@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C187 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35847329@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L31 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27511940@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C186 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35847321@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L36 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33542930@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C204 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759699@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C202 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759675@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L34 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759659@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C201 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759667@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C205 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759707@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N26427728'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26427728':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26427728';
NODE_NAME	U15 D1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN11':;
NODE_NAME	RN22 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'N8155290'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155290':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155290';
NODE_NAME	U3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'AIP1A':;
NODE_NAME	C6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_AIN_1/2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_AIN_1/2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_ain_1/2\';
NODE_NAME	U15 J6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AIN_1/2':;
NODE_NAME	U16 AK13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L17P_33':;
NET_NAME
'FPGA_116_SRIO_RXN1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_116_SRIO_RXN1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_116_srio_rxn1';
NODE_NAME	U16 E4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN1_116':;
NODE_NAME	JP2 64
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '64':;
NET_NAME
'GND_SIGNAL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GND_SIGNAL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):gnd_signal';
NODE_NAME	C17 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155412@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'AGND':;
NODE_NAME	U3 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'PLL_AGND':;
NODE_NAME	U3 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'CH_AGND':;
NODE_NAME	R10 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156752@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155428@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VSSA2':;
NODE_NAME	C21 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156214@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156014@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C23 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156242@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155998@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VSSA1':;
NODE_NAME	R17 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155742@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156728@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C14 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156576@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155308@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R19 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155574@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R18 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155526@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39810304@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'A':;
NODE_NAME	J3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39810304@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'B':;
NODE_NAME	J3 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39810304@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'G2':;
NODE_NAME	J3 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39810304@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'G1':;
NODE_NAME	J1 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39876506@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'G2':;
NODE_NAME	J1 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39876506@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'G1':;
NODE_NAME	J1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39876506@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'A':;
NODE_NAME	J1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39876506@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'B':;
NODE_NAME	R13 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893513@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893491@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893475@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C27 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104235@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C26 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104219@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111627@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111611@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C33 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113931@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113915@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40939501@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J2 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40939501@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40939501@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'AVSS_2':;
NODE_NAME	U9 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'AVSS_1':;
NODE_NAME	U9 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GND_DLL':;
NODE_NAME	U9 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'PBKG':;
NODE_NAME	R77 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6315864@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R78 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6319907@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L17 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6345398@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C85 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6350316@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C115 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6378579@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C119 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6380329@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C118 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6380313@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C117 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6379872@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C114 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6379856@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C116 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6379010@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C84 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6348330@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C136 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36161840@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C135 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36156199@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 D4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PLL_GND0':;
NODE_NAME	U13 E2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDI_GND':;
NODE_NAME	U13 H2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'BUF_GND':;
NODE_NAME	U13 F3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'A_GND4':;
NODE_NAME	U13 E3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'A_GND3':;
NODE_NAME	U13 D3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'A_GND2':;
NODE_NAME	U13 D2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'A_GND1':;
NODE_NAME	U13 C2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'A_GND0':;
NODE_NAME	U13 F4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PLL_GND2':;
NODE_NAME	U13 E4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PLL_GND1':;
NODE_NAME	C126 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24399375@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'VEE0':;
NODE_NAME	U12 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'VEE1':;
NODE_NAME	U12 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'VEE2':;
NODE_NAME	U12 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'BYPASS':;
NODE_NAME	C134 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24466296@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'VEE3':;
NODE_NAME	C127 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24411766@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R87 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24543313@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R86 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24567943@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C141 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794714@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C131 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36148203@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C149 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36205024@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 B4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'VCO_GND':;
NODE_NAME	L24 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794698@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C142 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794706@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C168 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35496484@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C169 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35496492@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C167 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35496476@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C161 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35491704@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C162 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35492182@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C160 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35491226@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R88 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36122403@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C147 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467518@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C148 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467526@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C145 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467488@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C146 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467496@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C154 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477561@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C155 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477569@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C152 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C153 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477539@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40967296@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40967296@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J6 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40967296@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '4':;
NODE_NAME	R101 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35955779@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C176 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35978632@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C180 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35910813@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C177 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26203335@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C178 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35911249@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C179 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35911685@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C181 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35696624@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C183 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35714065@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C182 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35711501@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 C6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'PLL_GND0':;
NODE_NAME	U15 C7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'PLL_GND1':;
NODE_NAME	U15 B9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AGND0':;
NODE_NAME	U15 B10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AGND1':;
NODE_NAME	U15 C9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CD_GND0':;
NODE_NAME	U15 D9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CD_GND1':;
NODE_NAME	U15 E9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CD_GND2':;
NODE_NAME	U15 F9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CD_GND3':;
NODE_NAME	U15 C8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'PLL_GND2':;
NODE_NAME	U15 B8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'VCO_GND':;
NODE_NAME	C170 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35969369@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C174 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35861624@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C186 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35847321@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L32 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27511948@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C187 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35847329@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C204 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759699@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C205 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759707@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C201 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759667@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C202 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759675@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C198 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799162@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C199 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799170@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C197 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799144@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L35 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35809510@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42382973@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42382973@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J7 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42382973@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 T17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'AVSS_0':;
NODE_NAME	U16 U17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VREFN_0':;
NODE_NAME	U16 V18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VREFP_0':;
NODE_NAME	C209 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22455105@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 U18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VP_0':;
NODE_NAME	U16 V17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VN_0':;
NET_NAME
'FPGA_GS2972_D16'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D16':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d16';
NODE_NAME	RN20 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AJ10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L8P_SRCC_33':;
NET_NAME
'FPGA_116_SRIO_RXP1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_116_SRIO_RXP1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_116_srio_rxp1';
NODE_NAME	U16 E3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP1_116':;
NODE_NAME	JP2 66
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '66':;
NET_NAME
'FPGA_SAA7121H_VP2_HSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_VP2_HSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_vp2_hsync';
NODE_NAME	U4 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RCV2':;
NODE_NAME	U16 AC27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L15N_13':;
NET_NAME
'N26426988'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26426988':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26426988';
NODE_NAME	U15 C3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN12':;
NODE_NAME	RN21 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_SRIO_CLK_P4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_P4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_p4';
NODE_NAME	U16 F6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1P_116':;
NODE_NAME	C449 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18662679@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP17 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40251473@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'FPGA_TVP5150_D7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d7';
NODE_NAME	U3 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT7/I2CSEL':;
NODE_NAME	R12 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155694@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AB31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L3N_13':;
NET_NAME
'FPGA_GS2972_WCLK2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_WCLK2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_wclk2';
NODE_NAME	R113 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35903432@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L18N_33':;
NET_NAME
'FPGA_SRIO_CLK_N4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_N4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_n4';
NODE_NAME	U16 F5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1N_116':;
NODE_NAME	C450 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18664583@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP18 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40251466@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'FPGA_TVP5150_D6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d6';
NODE_NAME	U3 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT6':;
NODE_NAME	U16 AB30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L3P_13':;
NET_NAME
'N26426241'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26426241':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26426241';
NODE_NAME	U15 C1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN13':;
NODE_NAME	RN21 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_SRIO_CLK_P3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_P3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_p3';
NODE_NAME	U16 H6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0P_116':;
NODE_NAME	C446 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18658877@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP15 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40251068@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'SAA7121H_C_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):SAA7121H_C_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):saa7121h_c_out';
NODE_NAME	J3 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39810304@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'C':;
NODE_NAME	L8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113955@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_D0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d0';
NODE_NAME	RN24 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AE13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L0P_33':;
NET_NAME
'N23114482'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23114482':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23114482';
NODE_NAME	R201 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23114471@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L12P_VRN_32':;
NET_NAME
'FPGA_TVP5150_D5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d5';
NODE_NAME	U3 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT5':;
NODE_NAME	U16 AC34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L2N_13':;
NET_NAME
'FPGA_GS2972_D17'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D17':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d17';
NODE_NAME	RN20 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AH10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L8N_SRCC_33':;
NET_NAME
'N23114480'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23114480':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23114480';
NODE_NAME	R202 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23114463@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L12N_VRP_32':;
NET_NAME
'FPGA_TVP5150_D4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d4';
NODE_NAME	U3 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT4':;
NODE_NAME	U16 AD34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L2P_13':;
NET_NAME
'FPGA_GS2972_ACLK2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_ACLK2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_aclk2';
NODE_NAME	R112 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35903424@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L18P_33':;
NET_NAME
'N23088474'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23088474':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23088474';
NODE_NAME	R199 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23083135@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L12P_VRN_22':;
NET_NAME
'FPGA_SAA7121H_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_sda';
NODE_NAME	U4 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U16 AE32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L14N_VREF_13':;
NET_NAME
'N26425503'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26425503':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26425503';
NODE_NAME	U15 C2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN14':;
NODE_NAME	RN21 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N23088473'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23088473':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23088473';
NODE_NAME	R200 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23083127@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L12N_VRP_22':;
NET_NAME
'FPGA_TVP5150_D3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d3';
NODE_NAME	U3 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT3':;
NODE_NAME	U16 AA31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L1N_13':;
NET_NAME
'N26664725'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26664725':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26664725';
NODE_NAME	U15 J5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'WCLK2':;
NODE_NAME	R113 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35903432@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N27915905'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27915905':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27915905';
NODE_NAME	R196 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915894@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L12N_VRP_12':;
NET_NAME
'FPGA_SAA7121H_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_scl';
NODE_NAME	U4 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U16 AD32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L14P_13':;
NET_NAME
'N26424766'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26424766':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26424766';
NODE_NAME	U15 B1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN15':;
NODE_NAME	RN21 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'N27915903'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27915903':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27915903';
NODE_NAME	R195 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915886@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L12P_VRN_12':;
NET_NAME
'FPGA_TVP5150_D2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d2';
NODE_NAME	U3 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT2':;
NODE_NAME	U16 AA30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L1P_13':;
NET_NAME
'FPGA_GS2972_D9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d9';
NODE_NAME	RN22 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AE11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L4N_VREF_33':;
NET_NAME
'N23108827'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23108827':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23108827';
NODE_NAME	R197 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23108816@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AK26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L12P_VRN_23':;
NET_NAME
'N8156800'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8156800':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8156800';
NODE_NAME	U3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'AIP1B':;
NODE_NAME	C7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155614@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N23108825'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23108825':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23108825';
NODE_NAME	R198 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23108808@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L12N_VRP_23':;
NET_NAME
'FPGA_TVP5150_D1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d1';
NODE_NAME	U3 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT1':;
NODE_NAME	U16 AA33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L0N_13':;
NET_NAME
'N26438193'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26438193':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26438193';
NODE_NAME	U15 C4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'V/VSYNC':;
NODE_NAME	R108 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35898965@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N23112587'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23112587':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23112587';
NODE_NAME	R203 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23112576@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AF13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L12P_VRN_33':;
NET_NAME
'FPGA_SAA7121H_RESET'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_RESET':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_reset';
NODE_NAME	U4 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	U16 AC28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L13N_13':;
NET_NAME
'N26437439'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26437439':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26437439';
NODE_NAME	U15 A3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'F/DE':;
NODE_NAME	R107 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35573518@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N23112585'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N23112585':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n23112585';
NODE_NAME	R204 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23112568@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L12N_VRP_33':;
NET_NAME
'FPGA_TVP5150_VP_CLK0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_VP_CLK0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_vp_clk0';
NODE_NAME	U3 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'PCLK/SCLK':;
NODE_NAME	U16 AA25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L6P_13':;
NET_NAME
'N26435934'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26435934':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26435934';
NODE_NAME	U15 K3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN0':;
NODE_NAME	RN24 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_STANDBY'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_STANDBY':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_standby';
NODE_NAME	U15 D3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'STANDBY':;
NODE_NAME	U16 AD12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L10P_MRCC_33':;
NET_NAME
'N27639730'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27639730':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27639730';
NODE_NAME	U16 AB32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L12N_VRP_13':;
NODE_NAME	R189 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27639721@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_SDOUT_TDO'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_SDOUT_TDO':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_sdout_tdo';
NODE_NAME	U15 J9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'SDOUT_TDO':;
NODE_NAME	U16 AN22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L17N_22':;
NET_NAME
'FPGA_DSP1_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP1_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp1_sda';
NODE_NAME	U16 L30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L11N_SRCC_15':;
NODE_NAME	JP1 88
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '88':;
NET_NAME
'N26274151'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26274151':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26274151';
NODE_NAME	R103 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35601451@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C181 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35696624@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N27639720'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27639720':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27639720';
NODE_NAME	U16 AC32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L12P_VRN_13':;
NODE_NAME	R190 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27639711@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_SDIN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_SDIN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_sdin';
NODE_NAME	U15 K10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'SDIN_TDI':;
NODE_NAME	U16 AN23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L19N_22':;
NET_NAME
'FPGA_DSP1_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP1_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp1_scl';
NODE_NAME	U16 L29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L11P_SRCC_15':;
NODE_NAME	JP1 83
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '83':;
NET_NAME
'N26435183'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26435183':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26435183';
NODE_NAME	U15 J3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN1':;
NODE_NAME	RN24 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DSP1_CTL2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP1_CTL2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp1_ctl2';
NODE_NAME	U16 M33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L10N_MRCC_15':;
NODE_NAME	JP1 81
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '81':;
NET_NAME
'N8156296'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8156296':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8156296';
NODE_NAME	R19 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155574@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R14 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155822@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104227@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C26 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104219@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C25 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104271@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_SCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_SCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_sclk';
NODE_NAME	U15 J10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'SCLK_TCK':;
NODE_NAME	U16 AP22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L19P_22':;
NET_NAME
'N32652825'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32652825':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32652825';
NODE_NAME	R193 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32652816@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 V32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L12P_VRN_14':;
NET_NAME
'N8155788'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155788':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155788';
NODE_NAME	R18 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155526@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156386@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111619@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111611@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C28 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111663@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N26777942'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26777942':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26777942';
NODE_NAME	R106 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35563824@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 F10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSET':;
NET_NAME
'FPGA_DSP1_CTL1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP1_CTL1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp1_ctl1';
NODE_NAME	U16 N33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L10P_MRCC_15':;
NODE_NAME	JP1 79
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '79':;
NET_NAME
'N8155484'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155484':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155484';
NODE_NAME	R17 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155742@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R16 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156496@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113923@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113915@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113967@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N26434433'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26434433':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26434433';
NODE_NAME	U15 K2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN2':;
NODE_NAME	RN24 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_DSP2_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP2_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp2_sda';
NODE_NAME	U16 R27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L13N_SM14N_15':;
NODE_NAME	JP2 88
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '88':;
NET_NAME
'N26433684'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26433684':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26433684';
NODE_NAME	U15 K1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN3':;
NODE_NAME	RN24 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'N32650708'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32650708':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32650708';
NODE_NAME	R194 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32650695@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 V33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L12N_VRP_14':;
NET_NAME
'GS2972_GS2978_SDI'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GS2972_GS2978_SDI':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):gs2972_gs2978_sdi';
NODE_NAME	C172 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27176246@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 C10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'SDO':;
NET_NAME
'N40623264'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N40623264':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n40623264';
NODE_NAME	U15 A4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'H/HSYNC':;
NODE_NAME	R109 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35899396@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DSP2_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP2_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp2_scl';
NODE_NAME	U16 R28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L13P_SM14P_15':;
NODE_NAME	JP2 83
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '83':;
NET_NAME
'FPGA_GS2972_CS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_CS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_cs#\';
NODE_NAME	U15 K9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'C\S\_TMS':;
NODE_NAME	U16 AG21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L18N_22':;
NET_NAME
'FPGA_DSP2_CTL2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP2_CTL2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp2_ctl2';
NODE_NAME	U16 P26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L12N_SM13N_15':;
NODE_NAME	JP2 81
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '81':;
NET_NAME
'N26432936'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26432936':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26432936';
NODE_NAME	U15 J2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN4':;
NODE_NAME	RN23 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_EN1_SRIO_CLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_EN1_SRIO_CLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_en1_srio_clk';
NODE_NAME	U16 W29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L15P_14':;
NODE_NAME	U21 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'EN1':;
NODE_NAME	D3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34478167@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NET_NAME
'N26432189'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26432189':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26432189';
NODE_NAME	U15 J1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN5':;
NODE_NAME	RN23 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CDCM61001_RESET#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CDCM61001_RESET#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_cdcm61001_reset#\';
NODE_NAME	U16 W34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L10N_MRCC_14':;
NODE_NAME	U20 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'RSTN':;
NET_NAME
'N26431443'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26431443':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26431443';
NODE_NAME	U15 H2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN6':;
NODE_NAME	RN23 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_CDCM61001_CE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CDCM61001_CE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_cdcm61001_ce';
NODE_NAME	U16 V34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L10P_MRCC_14':;
NODE_NAME	U20 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'CE':;
NET_NAME
'FPGA_GS2972_D10'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D10':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d10';
NODE_NAME	RN22 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AM10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L5P_33':;
NET_NAME
'N26430698'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26430698':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26430698';
NODE_NAME	U15 H1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN7':;
NODE_NAME	RN23 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'N27647245'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27647245':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27647245';
NODE_NAME	R191 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27647236@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L16P_VRN_15':;
NET_NAME
'FPGA_GS2972_D11'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D11':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d11';
NODE_NAME	RN22 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AL10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L5N_33':;
NET_NAME
'N27647235'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27647235':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27647235';
NODE_NAME	R192 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27647226@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 L34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L16N_VRP_15':;
NET_NAME
'2.5V'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):2.5V':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\2.5v\';
NODE_NAME	U16 W28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'VCCO0_14':;
NODE_NAME	U16 V31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'VCCO1_14':;
NODE_NAME	U16 U34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'VCCO2_14':;
NODE_NAME	U16 T27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'VCCO3_14':;
NODE_NAME	C289 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543133@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C290 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543149@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C292 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543165@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C291 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543141@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 P33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO3_15':;
NODE_NAME	U16 N26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO2_15':;
NODE_NAME	U16 M29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO1_15':;
NODE_NAME	U16 L32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO0_15':;
NODE_NAME	C284 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550129@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C285 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550137@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C288 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550153@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C287 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550179@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C286 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550145@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 R30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO4_15':;
NODE_NAME	U16 AD33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO3_13':;
NODE_NAME	U16 AC26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO2_13':;
NODE_NAME	U16 AB29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO1_13':;
NODE_NAME	U16 AA32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO0_13':;
NODE_NAME	C283 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558898@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C282 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558906@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C280 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558953@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C279 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558922@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C281 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558914@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'VCCO4_13':;
NET_NAME
'FPGA_GS2970_DATA_ERROR'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_DATA_ERROR':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_data_error';
NODE_NAME	TP3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS25657272@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U13 C6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STAT5':;
NODE_NAME	U16 AD17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L16P_32':;
NET_NAME
'FPGA_EN4_SRIO_CLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_EN4_SRIO_CLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_en4_srio_clk';
NODE_NAME	U16 W32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L16N_14':;
NODE_NAME	U21 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'EN4':;
NODE_NAME	D6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34476723@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NET_NAME
'FPGA_EN3_SRIO_CLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_EN3_SRIO_CLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_en3_srio_clk';
NODE_NAME	U16 W31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L16P_14':;
NODE_NAME	U21 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'EN3':;
NODE_NAME	D5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34477445@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NET_NAME
'N2774034'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774034':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774034';
NODE_NAME	RN15 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U13 B10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT15':;
NET_NAME
'FPGA_EN2_SRIO_CLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_EN2_SRIO_CLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_en2_srio_clk';
NODE_NAME	U16 Y29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L15N_14':;
NODE_NAME	D4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34469231@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NODE_NAME	U21 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'EN2':;
NET_NAME
'N18755888'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18755888':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18755888';
NODE_NAME	U23 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755814@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'I':;
NODE_NAME	R218 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756038@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2774006'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774006':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774006';
NODE_NAME	RN14 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 B9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT16':;
NET_NAME
'FPGA_DSP2_CTL1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DSP2_CTL1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_dsp2_ctl1';
NODE_NAME	U16 P25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L12P_SM13P_15':;
NODE_NAME	JP2 79
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '79':;
NET_NAME
'FPGA_GS2970_D14'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D14':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d14';
NODE_NAME	RN15 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AP16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L7P_32':;
NET_NAME
'FPGA_CDCE949_VCTR'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CDCE949_VCTR':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_cdce949_vctr';
NODE_NAME	U16 W27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L19P_14':;
NODE_NAME	U24 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756295@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'I':;
NET_NAME
'FPGA_GS2970_WCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_WCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_wclk';
NODE_NAME	R94 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2778618@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AK16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L19N_32':;
NET_NAME
'FPGA_CDCE949_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CDCE949_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_cdce949_sda';
NODE_NAME	U16 V25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L18N_14':;
NODE_NAME	R219 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756004@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'S1/SDA':;
NET_NAME
'FPGA_GS2970_ACLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_ACLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_aclk';
NODE_NAME	R93 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2778388@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AL16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L19P_32':;
NET_NAME
'FPGA_CDCE949_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CDCE949_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_cdce949_scl';
NODE_NAME	U16 W25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L18P_14':;
NODE_NAME	R220 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755992@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'S2/SCL':;
NET_NAME
'N25076186'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N25076186':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n25076186';
NODE_NAME	U13 K6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'XTAL1':;
NODE_NAME	Y1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36125236@DISCRETE.CRYSTAL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C138 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36173597@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'F100M'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):F100M':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):f100m';
NODE_NAME	TP7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22713125@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 K13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L18P_GC_35':;
NODE_NAME	TP21 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40201053@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	OSC3 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388311@原理图库.OSC.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'N40104244'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N40104244':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n40104244';
NODE_NAME	C27 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104235@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104259@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104271@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104227@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_D15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d15';
NODE_NAME	RN15 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AP15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L7N_32':;
NET_NAME
'N22980010'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22980010':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22980010';
NODE_NAME	R187 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22980011@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L16P_VRN_35':;
NET_NAME
'N2774298'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774298':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774298';
NODE_NAME	RN15 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 C8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT12':;
NET_NAME
'N22979998'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22979998':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22979998';
NODE_NAME	R188 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22980019@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 L11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L16N_VRP_35':;
NET_NAME
'N25041192'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N25041192':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n25041192';
NODE_NAME	TP1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34815994@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U13 H6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'XTAL_OUT':;
NET_NAME
'N2772922'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2772922':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2772922';
NODE_NAME	U13 G3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'RC_B\Y\P\':;
NODE_NAME	R90 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36194699@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2970_AMCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_AMCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_amclk';
NODE_NAME	R92 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2777288@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AE17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L16N_32':;
NET_NAME
'FPGA_GS2970_D16'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D16':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d16';
NODE_NAME	RN14 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L8P_SRCC_32':;
NET_NAME
'FPGA_DDR2_A13'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A13':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a13';
NODE_NAME	U16 J29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L7N_16':;
NODE_NAME	U18 R8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RFU.4':;
NODE_NAME	U19 R8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RFU.4':;
NODE_NAME	R174 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440007@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2774166'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774166':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774166';
NODE_NAME	U13 K10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT3':;
NODE_NAME	RN18 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NET_NAME
'FPGA_DDR2_A8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a8';
NODE_NAME	U16 G31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L5P_16':;
NODE_NAME	U19 P8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U18 P8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	R169 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440089@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GS2974B_GS2970_SDI'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GS2974B_GS2970_SDI':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):gs2974b_gs2970_sdi';
NODE_NAME	U13 C1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDI':;
NODE_NAME	C129 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24506786@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DDR2_BA1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_BA1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_ba1';
NODE_NAME	U16 K29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L13N_16':;
NODE_NAME	U19 L3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	U18 L3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	R178 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439893@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2774140'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774140':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774140';
NODE_NAME	U13 A2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'LF':;
NODE_NAME	C136 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36161840@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DDR2_D12'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D12':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d12';
NODE_NAME	U16 B27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L7P_25':;
NODE_NAME	U19 D1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ12':;
NET_NAME
'N2778386'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2778386':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2778386';
NODE_NAME	RN18 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U13 J8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT1':;
NET_NAME
'FPGA_DDR2_DQS0N'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS0N':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs0n';
NODE_NAME	U16 G25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L11N_SRCC_25':;
NODE_NAME	U19 E8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'LDQS#/NU':;
NET_NAME
'FPGA_GS2970_D17'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D17':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d17';
NODE_NAME	RN14 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AG17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L8N_SRCC_32':;
NET_NAME
'FPGA_DDR2_D24'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D24':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d24';
NODE_NAME	U16 B21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L5P_26':;
NODE_NAME	U18 C8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ8':;
NET_NAME
'FPGA_GS2970_AOUT7_8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_AOUT7_8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_aout7_8';
NODE_NAME	U13 K5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'AOUT_7/8':;
NODE_NAME	U16 AF18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L18N_32':;
NET_NAME
'N22697814'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22697814':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22697814';
NODE_NAME	R157 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22697791@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 E34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L12P_VRN_16':;
NET_NAME
'N2774102'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774102':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774102';
NODE_NAME	RN15 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U13 C10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT13':;
NET_NAME
'FPGA_DDR2_A12'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A12':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a12';
NODE_NAME	U16 K28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L7P_16':;
NODE_NAME	U19 R2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U18 R2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	R173 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439943@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2774080'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774080':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774080';
NODE_NAME	RN17 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 J9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT4':;
NET_NAME
'FPGA_DDR2_A7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a7';
NODE_NAME	U16 G30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L3N_16':;
NODE_NAME	U19 P2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U18 P2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	R168 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440035@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2776168'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2776168':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2776168';
NODE_NAME	RN18 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 K8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT0':;
NET_NAME
'FPGA_DDR2_D11'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D11':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d11';
NODE_NAME	U16 G27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L6N_25':;
NODE_NAME	U19 D3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ11':;
NET_NAME
'N2773410'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773410':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773410';
NODE_NAME	R91 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36195178@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 H8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IOPROC_EN/D\I\S\':;
NET_NAME
'FPGA_DDR2_A11'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A11':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a11';
NODE_NAME	U16 B34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L6N_16':;
NODE_NAME	U19 P7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U18 P7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	R172 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439901@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N40111636'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N40111636':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n40111636';
NODE_NAME	C30 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111627@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111651@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111663@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111619@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_D4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d4';
NODE_NAME	RN17 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L2P_32':;
NET_NAME
'FPGA_DDR2_D23'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D23':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d23';
NODE_NAME	U16 C23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L3N_26':;
NODE_NAME	U18 F9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ7':;
NET_NAME
'FPGA_GS2970_TIM861'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_TIM861':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_tim861';
NODE_NAME	U13 H5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'TIM_861':;
NODE_NAME	U16 AC18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L11P_SRCC_32':;
NET_NAME
'N22966511'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22966511':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22966511';
NODE_NAME	R158 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22966512@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 F16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L12P_VRN_36':;
NET_NAME
'N2778340'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2778340':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2778340';
NODE_NAME	R92 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2777288@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 K4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'AMCLK':;
NET_NAME
'FPGA_DDR2_CLK1N'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CLK1N':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_clk1n';
NODE_NAME	U16 F20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L8N_SRCC_26':;
NODE_NAME	R185 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20773330@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 K8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CK#':;
NET_NAME
'FPGA_GS2970_D5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d5';
NODE_NAME	RN17 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AH15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L2N_32':;
NET_NAME
'FPGA_DDR2_A6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a6';
NODE_NAME	U16 F30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L3P_16':;
NODE_NAME	U19 N7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U18 N7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	R167 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439971@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N24600056'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24600056':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24600056';
NODE_NAME	R84 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24575705@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R86 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24567943@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C128 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24571471@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L22 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36021937@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DDR2_DQS0P'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS0P':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs0p';
NODE_NAME	U16 F25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L11P_SRCC_25':;
NODE_NAME	U19 F7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'LDQS':;
NET_NAME
'N2772900'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2772900':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2772900';
NODE_NAME	U13 C7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'R\E\S\E\T\':;
NODE_NAME	R89 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36182966@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N22966499'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22966499':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22966499';
NODE_NAME	R160 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22966520@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 G16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L12N_VRP_36':;
NET_NAME
'N2773096'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773096':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773096';
NODE_NAME	RN17 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U13 H10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT7':;
NET_NAME
'FPGA_DDR2_D22'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D22':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d22';
NODE_NAME	U16 B23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L3P_26':;
NODE_NAME	U18 F1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ6':;
NET_NAME
'N2774076'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774076':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774076';
NODE_NAME	U13 A1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'VBG':;
NODE_NAME	C135 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36156199@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DDR2_A5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a5';
NODE_NAME	U16 E33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L2N_16':;
NODE_NAME	U19 N3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U18 N3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	R166 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439916@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2775198'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2775198':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2775198';
NODE_NAME	RN16 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U13 E9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT10':;
NET_NAME
'FPGA_DDR2_D10'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D10':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d10';
NODE_NAME	U16 G26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L6P_25':;
NODE_NAME	U19 D7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ10':;
NET_NAME
'FPGA_GS2974B_MCLADJ'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2974B_MCLADJ':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2974b_mcladj';
NODE_NAME	U12 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'MCLADJ':;
NODE_NAME	U16 AP20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L9P_MRCC_22':;
NET_NAME
'FPGA_DDR2_A10'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A10':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a10';
NODE_NAME	U16 C33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L6P_16':;
NODE_NAME	U19 M2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U18 M2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	R171 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439839@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2775052'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2775052':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2775052';
NODE_NAME	RN16 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U13 E10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT11':;
NET_NAME
'FPGA_DDR2_D21'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D21':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d21';
NODE_NAME	U16 G22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L2N_26':;
NODE_NAME	U18 H9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ5':;
NET_NAME
'FPGA_GS2970_D6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d6';
NODE_NAME	RN17 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AL15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L3P_32':;
NET_NAME
'FPGA_DDR2_A4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a4';
NODE_NAME	U16 E32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L2P_16':;
NODE_NAME	U19 N8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U18 N8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	R165 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439867@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N24492084'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24492084':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24492084';
NODE_NAME	U12 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'MUTE':;
NODE_NAME	U12 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'C\D\':;
NET_NAME
'FPGA_DDR2_D9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d9';
NODE_NAME	U16 A26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L5N_25':;
NODE_NAME	U19 C2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ9':;
NET_NAME
'FPGA_DDR2_A14'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A14':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a14';
NODE_NAME	U16 K33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L16P_16':;
NODE_NAME	U18 R3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RFU.1':;
NODE_NAME	U19 R3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RFU.1':;
NODE_NAME	R175 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440067@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DDR2_D26'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D26':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d26';
NODE_NAME	U16 E22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L6P_26':;
NODE_NAME	U18 D7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ10':;
NET_NAME
'FPGA_GS2970_D7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d7';
NODE_NAME	RN17 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AL14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L3N_32':;
NET_NAME
'FPGA_DDR2_A9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a9';
NODE_NAME	U16 H30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L5N_16':;
NODE_NAME	U19 P3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U18 P3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	R170 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439638@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_Y/1ANC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_Y/1ANC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2970_y/1anc\';
NODE_NAME	U13 C5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STAT4':;
NODE_NAME	U16 AM16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L15N_32':;
NET_NAME
'FPGA_DDR2_D20'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D20':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d20';
NODE_NAME	U16 G21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L2P_26':;
NODE_NAME	U18 H1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ4':;
NET_NAME
'N40113940'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N40113940':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n40113940';
NODE_NAME	C33 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113931@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113955@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C31 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113967@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40113923@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_D8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d8';
NODE_NAME	RN16 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L4P_32':;
NET_NAME
'FPGA_DDR2_A3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a3';
NODE_NAME	U16 J27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L1N_16':;
NODE_NAME	U19 N2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U18 N2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	R164 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439690@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N24477421'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24477421':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24477421';
NODE_NAME	C132 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24462868@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'A\G\C\':;
NODE_NAME	C134 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24466296@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N36291569'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N36291569':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n36291569';
NODE_NAME	U13 F10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT9':;
NODE_NAME	RN16 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NET_NAME
'N22697784'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22697784':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22697784';
NODE_NAME	R159 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22697805@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 F34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L12N_VRP_16':;
NET_NAME
'N24612423'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24612423':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24612423';
NODE_NAME	R84 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24575705@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40967296@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L22 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36021937@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N36294388'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N36294388':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n36294388';
NODE_NAME	RN16 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 F9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT8':;
NET_NAME
'FPGA_DDR2_BA2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_BA2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_ba2';
NODE_NAME	U16 H34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L14P_16':;
NODE_NAME	U19 L1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'BA2':;
NODE_NAME	U18 L1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'BA2':;
NODE_NAME	R179 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439958@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_LOCKED'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_LOCKED':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_locked';
NODE_NAME	U13 B6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STAT3':;
NODE_NAME	U16 AM17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L15P_32':;
NET_NAME
'FPGA_DDR2_D19'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D19':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d19';
NODE_NAME	U16 A24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L1N_26':;
NODE_NAME	U18 H3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ3':;
NET_NAME
'N2773812'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773812':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773812';
NODE_NAME	RN19 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 A5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STAT0':;
NET_NAME
'FPGA_DDR2_A2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a2';
NODE_NAME	U16 J26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L1P_16':;
NODE_NAME	U19 M7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U18 M7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	R163 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440054@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_D9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d9';
NODE_NAME	RN16 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AF16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L4N_VREF_32':;
NET_NAME
'FPGA_DDR2_A15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a15';
NODE_NAME	U16 J34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L16N_16':;
NODE_NAME	U18 R7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RFU.2':;
NODE_NAME	U19 R7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RFU.2':;
NODE_NAME	R176 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439621@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2773744'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773744':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773744';
NODE_NAME	RN19 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U13 A6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STAT1':;
NET_NAME
'FPGA_DDR2_D5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d5';
NODE_NAME	U16 F26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L2N_25':;
NODE_NAME	U19 H9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ5':;
NET_NAME
'N24548221'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24548221':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24548221';
NODE_NAME	R87 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24543313@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C133 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24546816@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_DDR2_BA0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_BA0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_ba0';
NODE_NAME	U16 J30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L13P_16':;
NODE_NAME	U19 L2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	U18 L2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	R177 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439826@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GS2974B_GS2970_SDI#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GS2974B_GS2970_SDI#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\gs2974b_gs2970_sdi#\';
NODE_NAME	U13 D1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'S\D\I\':;
NODE_NAME	C130 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24511660@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N22868757'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22868757':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22868757';
NODE_NAME	R153 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22868758@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 D21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L12P_VRN_26':;
NET_NAME
'N2773700'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773700':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773700';
NODE_NAME	R94 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2778618@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 H4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'WCLK':;
NET_NAME
'FPGA_DDR2_D4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d4';
NODE_NAME	U16 E26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L2P_25':;
NODE_NAME	U19 H1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ4':;
NET_NAME
'FPGA_GS2970_D10'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D10':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d10';
NODE_NAME	RN16 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AN15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L5P_32':;
NET_NAME
'FPGA_DDR2_D29'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D29':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d29';
NODE_NAME	U16 K22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L16N_26':;
NODE_NAME	U18 D9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ13':;
NET_NAME
'FPGA_THS8200_Y5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y5';
NODE_NAME	R70 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6006154@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AM28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L7N_23':;
NET_NAME
'FPGA_GS2970_CS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_CS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2970_cs#\';
NODE_NAME	U13 F7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'C\S\_TMS':;
NODE_NAME	U16 AF19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L8P_SRCC_22':;
NET_NAME
'FPGA_DDR2_D31'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D31':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d31';
NODE_NAME	U16 C18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L17N_26':;
NODE_NAME	U18 B9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ15':;
NET_NAME
'N6441380'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441380':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441380';
NODE_NAME	U10 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'SAGOUT_CH2':;
NODE_NAME	C90 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549109@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2970_SCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_SCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_sclk';
NODE_NAME	U13 F8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SCLK_TCK':;
NODE_NAME	U16 AL20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L7N_22':;
NET_NAME
'FPGA_DDR2_RAS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_RAS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_ddr2_ras#\';
NODE_NAME	U16 H32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L17N_16':;
NODE_NAME	U19 K7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RAS#':;
NODE_NAME	U18 K7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'RAS#':;
NODE_NAME	R182 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439653@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6441008'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441008':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441008';
NODE_NAME	U10 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'I2C_A0':;
NODE_NAME	R66 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441562@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_SDIN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_SDIN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_sdin';
NODE_NAME	U13 E8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDIN_TDI':;
NODE_NAME	U16 AD20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L6N_22':;
NET_NAME
'FPGA_DDR2_DQS3N'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS3N':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs3n';
NODE_NAME	U16 E31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L11N_SRCC_16':;
NODE_NAME	U18 A8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'UDQS#/NU':;
NET_NAME
'N6440988'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440988':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440988';
NODE_NAME	U10 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'I2C_A1':;
NODE_NAME	R65 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441216@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2773684'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773684':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773684';
NODE_NAME	R93 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2778388@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 J4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'ACLK':;
NET_NAME
'FPGA_DDR2_D3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d3';
NODE_NAME	U16 C25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L1N_25':;
NODE_NAME	U19 H3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ3':;
NET_NAME
'N6441384'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441384':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441384';
NODE_NAME	U10 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_CH2':;
NODE_NAME	C91 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549093@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N2773676'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773676':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773676';
NODE_NAME	RN19 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U13 B5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STAT2':;
NET_NAME
'FPGA_DDR2_D30'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D30':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d30';
NODE_NAME	U16 B18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L17P_26':;
NODE_NAME	U18 B1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ14':;
NET_NAME
'N5990069'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990069':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990069';
NODE_NAME	U9 55
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY2':;
NODE_NAME	RN9 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_SDOUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_SDOUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_sdout';
NODE_NAME	U13 E7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDOUT_TDO':;
NODE_NAME	U16 AC20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L6P_22':;
NET_NAME
'FPGA_DDR2_DQS3P'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS3P':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs3p';
NODE_NAME	U16 F31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L11P_SRCC_16':;
NODE_NAME	U18 B7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'UDQS':;
NET_NAME
'N5990065'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990065':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990065';
NODE_NAME	U9 54
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY3':;
NODE_NAME	RN9 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N34801282'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34801282':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34801282';
NODE_NAME	U13 A3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'LB_CONT':;
NODE_NAME	R88 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36122403@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_DDR2_D18'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D18':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d18';
NODE_NAME	U16 A23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L1P_26':;
NODE_NAME	U18 H7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ2':;
NET_NAME
'N6440374'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440374':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440374';
NODE_NAME	U10 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'A_CH_1':;
NODE_NAME	C82 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440756@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_STANDBY'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_STANDBY':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_standby';
NODE_NAME	U13 K2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'STANDBY':;
NODE_NAME	U16 AM20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L7P_22':;
NET_NAME
'FPGA_DDR2_D2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d2';
NODE_NAME	U16 C24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L1P_25':;
NODE_NAME	U19 H7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ2':;
NET_NAME
'FPGA_TVP7002_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_sda';
NODE_NAME	R42 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4555647@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 75
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U16 AG30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L10N_MRCC_12':;
NET_NAME
'FPGA_GS2970_SW_EN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_SW_EN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_sw_en';
NODE_NAME	U13 D7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SW_EN':;
NODE_NAME	U16 AN20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L5N_22':;
NET_NAME
'FPGA_DDR2_DQM1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQM1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqm1';
NODE_NAME	U16 F28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L14P_25':;
NODE_NAME	U19 B3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'UDM':;
NET_NAME
'FPGA_TVP7002_CB4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb4';
NODE_NAME	R31 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4805551@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L17P_12':;
NET_NAME
'FPGA_GS2970_D0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d0';
NODE_NAME	RN18 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L0P_32':;
NET_NAME
'FPGA_DDR2_D17'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D17':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d17';
NODE_NAME	U16 D20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L0N_26':;
NODE_NAME	U18 G2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ1':;
NET_NAME
'N4784043'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784043':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784043';
NODE_NAME	RN3 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U6 50
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_2':;
NET_NAME
'N36329217'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N36329217':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n36329217';
NODE_NAME	U13 K9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT2':;
NODE_NAME	RN18 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NET_NAME
'N24512366'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24512366':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24512366';
NODE_NAME	C129 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24506786@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'SDO':;
NET_NAME
'FPGA_DDR2_CAS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CAS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_ddr2_cas#\';
NODE_NAME	U16 G32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L17P_16':;
NODE_NAME	U19 L7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CAS#':;
NODE_NAME	U18 L7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CAS#':;
NODE_NAME	R183 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439852@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_TVP7002_Y5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y5';
NODE_NAME	R30 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4803497@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L7N_12':;
NET_NAME
'N2772852'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2772852':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2772852';
NODE_NAME	U13 A8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PCLK':;
NODE_NAME	RN19 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NET_NAME
'FPGA_DDR2_D1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d1';
NODE_NAME	U16 D26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L0N_25':;
NODE_NAME	U19 G2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ1':;
NET_NAME
'N4784039'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784039':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784039';
NODE_NAME	RN3 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U6 49
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_3':;
NET_NAME
'FPGA_GS2970_PCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_PCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_pclk';
NODE_NAME	RN19 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	TP2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43098208@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 AN17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L13P_32':;
NET_NAME
'FPGA_DDR2_ODT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_ODT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_odt';
NODE_NAME	U16 J32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L19N_16':;
NODE_NAME	U19 K9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'ODT':;
NODE_NAME	U18 K9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'ODT':;
NET_NAME
'FPGA_TVP7002_Y4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y4';
NODE_NAME	R29 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4803513@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L7P_12':;
NET_NAME
'FPGA_GS2970_20BIT/10BIT#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_20BIT/10BIT#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2970_20bit/10bit#\';
NODE_NAME	U13 H7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 '20BIT/1\0\B\I\T\':;
NODE_NAME	U16 AN19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L5P_22':;
NET_NAME
'FPGA_DDR2_D28'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D28':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d28';
NODE_NAME	U16 K21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L16P_26':;
NODE_NAME	U18 D1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ12':;
NET_NAME
'N4784035'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784035':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784035';
NODE_NAME	RN3 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U6 52
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_0':;
NET_NAME
'FPGA_GS2970_D1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d1';
NODE_NAME	RN18 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AF15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L0N_32':;
NET_NAME
'FPGA_DDR2_DQS2N'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS2N':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs2n';
NODE_NAME	U16 D34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L8P_SRCC_16':;
NODE_NAME	U18 E8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'LDQS#/NU':;
NET_NAME
'PB_IN_DB15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):PB_IN_DB15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):pb_in_db15';
NODE_NAME	R38 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3283914@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C45 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3217904@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N24512365'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24512365':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24512365';
NODE_NAME	C130 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24511660@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'S\D\O\':;
NET_NAME
'FPGA_DDR2_A1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a1';
NODE_NAME	U16 B32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L0N_16':;
NODE_NAME	U19 M3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U18 M3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	R162 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439990@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2878961'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2878961':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2878961';
NODE_NAME	J4 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '14':;
NODE_NAME	U5 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'N2773962'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773962':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773962';
NODE_NAME	RN14 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U13 A10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT17':;
NET_NAME
'FPGA_DDR2_D0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d0';
NODE_NAME	U16 D25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L0P_25':;
NODE_NAME	U19 G8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ0':;
NET_NAME
'FPGA_TVP7002_CR5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr5';
NODE_NAME	R28 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4802769@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L2N_12':;
NET_NAME
'FPGA_GS2970_AUDIO_EN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_AUDIO_EN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_audio_en';
NODE_NAME	U13 H3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'AUDIO_EN/D\I\S\':;
NODE_NAME	U16 AE16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L10P_MRCC_32':;
NET_NAME
'FPGA_DDR2_D27'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D27':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d27';
NODE_NAME	U16 E23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L6N_26':;
NODE_NAME	U18 D3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ11':;
NET_NAME
'N38098000'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38098000':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38098000';
NODE_NAME	C335 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097991@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN1_115':;
NET_NAME
'N33285301'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N33285301':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n33285301';
NODE_NAME	U8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285338@原理图库.LM317M.NORMAL(CHIPS)':
 'ADJ':;
NODE_NAME	R55 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285370@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R56 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285354@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2773946'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773946':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773946';
NODE_NAME	RN14 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U13 A9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT18':;
NET_NAME
'FPGA_DDR2_D15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d15';
NODE_NAME	U16 G28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L12N_25':;
NODE_NAME	U19 B9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ15':;
NET_NAME
'N38097514'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097514':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097514';
NODE_NAME	R205 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098227@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRREF_11':;
NET_NAME
'FPGA_TVP7002_CB9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb9';
NODE_NAME	RN5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AM31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L19N_12':;
NET_NAME
'FPGA_GS2970_DVB_ASI'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_DVB_ASI':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_dvb_asi';
NODE_NAME	U13 G8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DVB_ASI':;
NODE_NAME	U16 AD16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L10N_MRCC_32':;
NET_NAME
'FPGA_DDR2_A0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_A0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_a0';
NODE_NAME	U16 C32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L0P_16':;
NODE_NAME	U19 M8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U18 M8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	R161 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440110@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N38097574'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097574':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097574';
NODE_NAME	C331 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097563@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 C4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN1_116':;
NET_NAME
'PR_IN_DB15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):PR_IN_DB15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):pr_in_db15';
NODE_NAME	R34 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3276215@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C44 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3215211@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N2773890'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773890':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773890';
NODE_NAME	RN17 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U13 J10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT5':;
NET_NAME
'N22833351'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22833351':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22833351';
NODE_NAME	R156 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22833370@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 F29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L16N_VRP_25':;
NET_NAME
'N38097614'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097614':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097614';
NODE_NAME	C325 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C326 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097539@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C322 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098173@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C327 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097555@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L41 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097758@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C323 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 C2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_N0':;
NODE_NAME	C324 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 H3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_N3':;
NODE_NAME	U16 M3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_N5':;
NODE_NAME	U16 D3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_N1':;
NODE_NAME	U16 G2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_N2':;
NODE_NAME	U16 L2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_N4':;
NET_NAME
'N43494759'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N43494759':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n43494759';
NODE_NAME	R6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494796@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494822@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'SCL':;
NET_NAME
'N4290003'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4290003':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4290003';
NODE_NAME	U6 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'RIN3':;
NODE_NAME	C37 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4287557@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_D2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d2';
NODE_NAME	RN18 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AK14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L1P_32':;
NET_NAME
'FPGA_DDR2_DQM3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQM3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqm3';
NODE_NAME	U16 H22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L14P_26':;
NODE_NAME	U18 B3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'UDM':;
NET_NAME
'1VA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):1VA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\1va\';
NODE_NAME	L43 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098060@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L40 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098458@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N43494782'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N43494782':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n43494782';
NODE_NAME	R5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494730@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494836@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_TVP7002_CB8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb8';
NODE_NAME	RN5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AL30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L19P_12':;
NET_NAME
'N24574995'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24574995':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24574995';
NODE_NAME	U12 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'SDI':;
NODE_NAME	C128 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24571471@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'F50M'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):F50M':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):f50m';
NODE_NAME	U17 F1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	TP6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22567811@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 K8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'CCLK_0':;
NODE_NAME	U16 D11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L19P_GC_35':;
NODE_NAME	TP20 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40193458@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	OSC2 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18361739@原理图库.OSC.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'FPGA_DDR2_DQM2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQM2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqm2';
NODE_NAME	U16 J20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L4P_26':;
NODE_NAME	U18 F3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'LDM':;
NET_NAME
'N38097600'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097600':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097600';
NODE_NAME	C317 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098364@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C316 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098475@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C321 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C319 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097845@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C318 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L40 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098458@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 C6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_N0':;
NODE_NAME	U16 E6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_N1':;
NODE_NAME	U16 L6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_N4':;
NODE_NAME	U16 N6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_N5':;
NODE_NAME	U16 G6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_N2':;
NODE_NAME	U16 J6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_N3':;
NODE_NAME	C320 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098139@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCC_3V3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):VCC_3V3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):vcc_3v3';
NODE_NAME	U2 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494810@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494730@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494822@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2879823'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2879823':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2879823';
NODE_NAME	U7 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'A_CH_3':;
NODE_NAME	C45 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3217904@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_SMPTE_BYPASS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_SMPTE_BYPASS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2970_smpte_bypass#\';
NODE_NAME	U13 G7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SMPTE_B\Y\P\A\S\S\':;
NODE_NAME	U16 AC17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L11N_SRCC_32':;
NET_NAME
'FPGA_DDR2_DQM0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQM0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqm0';
NODE_NAME	U16 D27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L4P_25':;
NODE_NAME	U19 F3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'LDM':;
NET_NAME
'N38097988'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097988':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097988';
NODE_NAME	C332 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098030@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 M1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP0_115':;
NET_NAME
'THS7327_VSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS7327_VSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths7327_vsync_out';
NODE_NAME	R44 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5230617@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'VSYNC_OUT':;
NODE_NAME	R41 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4368771@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_AOUT5_6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_AOUT5_6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_aout5_6';
NODE_NAME	U13 J5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'AOUT_5/6':;
NODE_NAME	U16 AE18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L18P_32':;
NET_NAME
'FPGA_DDR2_D8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d8';
NODE_NAME	U16 B26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L5P_25':;
NODE_NAME	U19 C8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ8':;
NET_NAME
'N38097990'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097990':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097990';
NODE_NAME	C334 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098020@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP1_115':;
NET_NAME
'FPGA_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_scl';
NODE_NAME	R6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494796@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AA28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L7P_13':;
NET_NAME
'N4288163'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4288163':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4288163';
NODE_NAME	U6 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'RIN2':;
NODE_NAME	C36 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4286351@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2970_D18'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D18':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d18';
NODE_NAME	RN14 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AC15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L9P_MRCC_32':;
NET_NAME
'FPGA_DDR2_D25'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D25':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d25';
NODE_NAME	U16 B22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L5N_26':;
NODE_NAME	U18 C2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ9':;
NET_NAME
'N38097572'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097572':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097572';
NODE_NAME	C330 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097591@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 C3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP1_116':;
NET_NAME
'FPGA_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_sda';
NODE_NAME	R7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494836@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AA29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L7N_13':;
NET_NAME
'N4379978'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4379978':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4379978';
NODE_NAME	U6 78
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'VSYNC_A':;
NODE_NAME	C50 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4371887@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R41 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4368771@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2970_D3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d3';
NODE_NAME	RN18 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309942@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AJ14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L1N_32':;
NET_NAME
'FPGA_DDR2_D7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d7';
NODE_NAME	U16 A25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L3N_25':;
NODE_NAME	U19 F9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ7':;
NET_NAME
'N38097978'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097978':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097978';
NODE_NAME	C333 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098003@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 M2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN0_115':;
NET_NAME
'N4784031'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784031':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784031';
NODE_NAME	RN3 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U6 51
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_1':;
NET_NAME
'N24555604'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24555604':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24555604';
NODE_NAME	C133 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24546816@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'S\D\I\':;
NET_NAME
'FPGA_DDR2_D6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d6';
NODE_NAME	U16 B25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L3P_25':;
NODE_NAME	U19 F1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ6':;
NET_NAME
'N38097554'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097554':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097554';
NODE_NAME	C328 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097603@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 D1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP0_116':;
NET_NAME
'12V'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):12V':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\12v\';
NODE_NAME	U27 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	U27 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VI3':;
NODE_NAME	U27 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VI1':;
NODE_NAME	C514 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31428062@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VI2':;
NODE_NAME	C492 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431793@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C495 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431805@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C494 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431960@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J9 CENTER
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40349070@DSP_FPGA_PCB.POWER_0.NORMAL(CHIPS)':
 'CENTER':;
NODE_NAME	R228 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431968@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C491 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431864@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431911@AVSOLUTION_BCI.SMCJ6_0.0A.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C496 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431976@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C493 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431987@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP23 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33731465@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N8155778'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155778':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155778';
NODE_NAME	C7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155614@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R13 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893513@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R11 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893521@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_TVP7002_CB7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb7';
NODE_NAME	RN5 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AP33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L18N_12':;
NET_NAME
'FPGA_GS2970_AOUT3_4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_AOUT3_4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_aout3_4';
NODE_NAME	U13 K3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'AOUT_3/4':;
NODE_NAME	U16 AK17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L17N_32':;
NET_NAME
'FPGA_DDR2_CLK1P'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CLK1P':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_clk1p';
NODE_NAME	U16 F19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L8P_SRCC_26':;
NODE_NAME	R185 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20773330@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 J8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CK':;
NET_NAME
'N38097552'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N38097552':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n38097552';
NODE_NAME	C329 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097579@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 D2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN0_116':;
NET_NAME
'N33790539'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N33790539':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n33790539';
NODE_NAME	U1 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'R/C':;
NODE_NAME	C2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37497530@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790560@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4784027'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784027':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784027';
NODE_NAME	RN4 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U6 46
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_6':;
NET_NAME
'N2773870'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773870':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773870';
NODE_NAME	RN14 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U13 B8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT19':;
NET_NAME
'FPGA_DDR2_CKE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CKE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_cke';
NODE_NAME	U16 L26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L18N_16':;
NODE_NAME	U19 K2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CKE':;
NODE_NAME	U18 K2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CKE':;
NODE_NAME	R180 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440022@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4784023'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784023':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784023';
NODE_NAME	RN4 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U6 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_9':;
NET_NAME
'FPGA_GS2970_D19'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D19':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d19';
NODE_NAME	RN14 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264835@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AD15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L9N_MRCC_32':;
NET_NAME
'FPGA_DDR2_CS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_ddr2_cs#\';
NODE_NAME	U16 L25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L18P_16':;
NODE_NAME	U19 L8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CS#':;
NODE_NAME	U18 L8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CS#':;
NODE_NAME	R184 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439807@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_SYSTEM_RESET'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SYSTEM_RESET':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_system_reset';
NODE_NAME	U1 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'Q':;
NODE_NAME	U16 Y32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L13P_14':;
NET_NAME
'N4784019'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784019':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784019';
NODE_NAME	RN4 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U6 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_8':;
NET_NAME
'FPGA_GS2970_AOUT1_2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_AOUT1_2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_aout1_2';
NODE_NAME	U13 J3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'AOUT_1/2':;
NODE_NAME	U16 AK18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L17P_32':;
NET_NAME
'FPGA_DDR2_WE#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_WE#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_ddr2_we#\';
NODE_NAME	U16 J31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L19P_16':;
NODE_NAME	U19 K3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'WE#':;
NODE_NAME	U18 K3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'WE#':;
NODE_NAME	R181 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440097@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N33790555'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N33790555':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n33790555';
NODE_NAME	R1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790602@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790610@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'A#':;
NODE_NAME	R3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790624@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N4260166'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4260166':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4260166';
NODE_NAME	U6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'GIN1':;
NODE_NAME	C35 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4260148@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2773848'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2773848':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2773848';
NODE_NAME	RN17 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36309439@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U13 H9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT6':;
NET_NAME
'FPGA_DDR2_D16'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D16':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d16';
NODE_NAME	U16 C20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L0P_26':;
NODE_NAME	U18 G8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ0':;
NET_NAME
'0.9V'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):0.9V':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\0.9v\';
NODE_NAME	U1 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790560@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'CLR#':;
NODE_NAME	R1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790602@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'B':;
NODE_NAME	U3 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'DVDD':;
NODE_NAME	U3 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'IO_DVDD':;
NODE_NAME	R8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155266@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L10 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155024@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDD3':;
NODE_NAME	C18 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156170@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156126@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDD1':;
NODE_NAME	U4 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VDDD2':;
NODE_NAME	C12 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156708@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156660@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156676@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L9 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS30801132@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	C80 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285306@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285338@原理图库.LM317M.NORMAL(CHIPS)':
 'VI':;
NODE_NAME	R54 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5624365@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L12 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5580451@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C54 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5404981@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C66 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5483086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C65 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5482521@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C67 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5483651@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	R48 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5618475@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	U6 73
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'I2CA':;
NODE_NAME	R47 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4572999@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R42 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4555647@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 66
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOVDD.4':;
NODE_NAME	U6 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOVDD.1':;
NODE_NAME	U6 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOVDD.2':;
NODE_NAME	U6 53
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOVDD.3':;
NODE_NAME	R53 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5628154@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5404997@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5404965@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R74 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6128099@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R75 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6164795@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R76 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6165163@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'VDD_IO_3':;
NODE_NAME	U9 70
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'VDD_IO_1':;
NODE_NAME	C108 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413629@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C113 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413721@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C112 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413705@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C111 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413689@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C110 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413673@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C109 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413645@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 46
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'VDD_IO_2':;
NODE_NAME	C98 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441054@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R65 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441216@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R81 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440990@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R66 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441562@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R71 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440302@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C97 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441070@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R80 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441386@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	C96 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	L18 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567380@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	U9 59
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DVDD_2':;
NODE_NAME	U9 79
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DVDD_1':;
NODE_NAME	L16 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6342612@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C86 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6350734@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C120 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411441@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C125 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411533@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C124 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411517@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C123 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411501@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C122 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411485@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C121 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DVDD_3':;
NODE_NAME	L19 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567388@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C164 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495489@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C165 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C166 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495513@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C163 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495497@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 E6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_VDD1':;
NODE_NAME	U13 F6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_VDD2':;
NODE_NAME	U13 D6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_VDD0':;
NODE_NAME	U13 G6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_VDD3':;
NODE_NAME	L28 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33523314@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C150 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477511@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L26 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477521@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C151 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477503@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C157 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35484144@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C156 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35488382@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C158 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35488860@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C159 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35489338@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C139 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794668@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L23 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794690@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C140 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794680@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 G10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_VDD2':;
NODE_NAME	U13 K7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_VDD3':;
NODE_NAME	U13 A7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_VDD0':;
NODE_NAME	U13 D10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_VDD1':;
NODE_NAME	R91 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36195178@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R90 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36194699@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L27 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33523306@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C143 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467468@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L25 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467478@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C144 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467460@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R89 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36182966@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 K8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_VDD2':;
NODE_NAME	U15 A5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_VDD0':;
NODE_NAME	U15 E1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_VDD1':;
NODE_NAME	U15 G10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_VDD3':;
NODE_NAME	C189 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35806351@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C190 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35805910@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C191 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35804633@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C188 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35806359@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L37 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33542938@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L33 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799132@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C203 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799178@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C196 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799122@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C170 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35969369@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R97 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35949051@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R98 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35952203@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'D\I\S\A\B\L\E\':;
NODE_NAME	U15 H10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'IO_VDD1':;
NODE_NAME	U15 G1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'IO_VDD0':;
NODE_NAME	R114 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35590330@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 D4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'SDO_EN/D\I\S\':;
NODE_NAME	R105 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35659443@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C174 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35861624@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L31 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27511940@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C184 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35825806@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C185 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35829472@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C193 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35816505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C192 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35814779@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C194 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35815651@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C195 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35815643@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L36 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33542930@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L34 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759659@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C206 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759717@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C200 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759649@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R95 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35981783@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VDD1':;
NODE_NAME	U17 H3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VDD2':;
NODE_NAME	U16 W8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'M1_0':;
NODE_NAME	U16 V8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'M2_0':;
NODE_NAME	R151 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22747159@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R149 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22787589@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J8 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'PD':;
NODE_NAME	U17 G4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VDDQ':;
NODE_NAME	U17 A4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VPP':;
NODE_NAME	U16 Y9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VCCO0_0':;
NODE_NAME	U16 AB9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VCCO1_0':;
NODE_NAME	C208 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21601430@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C207 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21601422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R131 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21763691@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R140 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21788358@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R134 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21829897@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R125 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21842074@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R142 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21919215@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R137 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21919207@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R145 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21958229@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 U24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'VCCO1_24':;
NODE_NAME	U16 L22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'VCCO2_24':;
NODE_NAME	U16 G24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'VCCO3_24':;
NODE_NAME	U16 AG24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'VCCO4_24':;
NODE_NAME	U16 AD23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'VCCO5_24':;
NODE_NAME	C210 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995274@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C211 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995290@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C213 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995326@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C212 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995282@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C215 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995304@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C214 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995336@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 Y25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'VCCO0_24':;
NODE_NAME	U16 T18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'AVDD_0':;
NODE_NAME	U16 E10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'VCCO1_34':;
NODE_NAME	U16 B9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'VCCO2_34':;
NODE_NAME	U16 AM9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'VCCO3_34':;
NODE_NAME	U16 AJ8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'VCCO4_34':;
NODE_NAME	U16 AE10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'VCCO5_34':;
NODE_NAME	C216 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106475@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C217 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106491@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C219 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106529@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C218 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106483@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C221 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C220 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106537@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 M9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'VCCO0_34':;
NODE_NAME	C209 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22455105@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R128 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22530852@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L14N_VREF_A24_34':;
NODE_NAME	U16 F27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'VCCO0_25':;
NODE_NAME	U16 E30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'VCCO1_25':;
NODE_NAME	U16 C26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'VCCO2_25':;
NODE_NAME	U16 B29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'VCCO3_25':;
NODE_NAME	C222 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568704@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C223 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568769@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C225 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C224 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568834@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C241 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19661383@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C242 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19661391@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C243 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686573@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C244 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686581@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 E20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'VCCO1_26':;
NODE_NAME	U16 D23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'VCCO2_26':;
NODE_NAME	U16 B19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'VCCO3_26':;
NODE_NAME	U16 A22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'VCCO4_26':;
NODE_NAME	C226 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694530@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C227 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694538@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C230 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694554@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C229 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19696301@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C228 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694546@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 H21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'VCCO0_26':;
NODE_NAME	U16 H31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'VCCO2_16':;
NODE_NAME	U16 G34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'VCCO3_16':;
NODE_NAME	U16 D33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'VCCO4_16':;
NODE_NAME	U16 A32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'VCCO5_16':;
NODE_NAME	C231 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848009@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C232 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848017@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C234 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19849876@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C233 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848025@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C236 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848033@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C235 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19851548@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'VCCO0_16':;
NODE_NAME	U16 J28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'VCCO1_16':;
NODE_NAME	C245 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864149@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C246 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864157@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C247 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864133@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C248 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864141@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'VCCO0_36':;
NODE_NAME	U16 J18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'VCCO1_36':;
NODE_NAME	U16 F17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'VCCO2_36':;
NODE_NAME	U16 C16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'VCCO3_36':;
NODE_NAME	C237 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897142@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C238 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897150@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C240 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897166@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C239 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897158@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 E27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L4N_VREF_25':;
NODE_NAME	C241 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19661383@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C242 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19661391@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C249 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19665095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C250 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19664944@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C251 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19665177@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C253 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C254 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686535@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C243 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686573@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C244 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686581@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C252 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686527@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 J21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L4N_VREF_26':;
NODE_NAME	C256 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864005@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C257 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864025@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C245 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864149@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C246 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864157@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C255 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864017@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C259 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864079@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C260 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C247 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864133@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C248 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864141@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C258 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864087@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 B33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L4N_VREF_16':;
NODE_NAME	U16 L18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L4N_VREF_36':;
NODE_NAME	U16 E28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L14N_VREF_25':;
NODE_NAME	U16 J22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L14N_VREF_26':;
NODE_NAME	U16 H33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L14N_VREF_16':;
NODE_NAME	U16 J16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L14N_VREF_36':;
NODE_NAME	R157 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22697791@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R155 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22833358@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R153 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22868758@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R158 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22966512@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 C9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.9':;
NODE_NAME	U19 E9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.10':;
NODE_NAME	U19 R1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.5':;
NODE_NAME	U19 C3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.1':;
NODE_NAME	U19 M9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.3':;
NODE_NAME	U19 A1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.4':;
NODE_NAME	U19 J9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.1':;
NODE_NAME	U19 G9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.6':;
NODE_NAME	U19 A9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.7':;
NODE_NAME	U19 E1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.2':;
NODE_NAME	U19 G7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.5':;
NODE_NAME	U19 C1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.8':;
NODE_NAME	U19 G1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.3':;
NODE_NAME	U19 G3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.4':;
NODE_NAME	U19 C7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.2':;
NODE_NAME	U18 C9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.9':;
NODE_NAME	U18 E9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.10':;
NODE_NAME	U18 R1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.5':;
NODE_NAME	U18 C3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.1':;
NODE_NAME	U18 M9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.3':;
NODE_NAME	U18 A1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.4':;
NODE_NAME	U18 J9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.1':;
NODE_NAME	U18 G9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.6':;
NODE_NAME	U18 A9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.7':;
NODE_NAME	U18 E1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDD.2':;
NODE_NAME	U18 G7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.5':;
NODE_NAME	U18 C1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.8':;
NODE_NAME	U18 G1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.3':;
NODE_NAME	U18 G3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.4':;
NODE_NAME	U18 C7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDQ.2':;
NODE_NAME	U18 J1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDL':;
NODE_NAME	U19 J1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VDDL':;
NODE_NAME	U18 J2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	U19 J2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	R176 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439621@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R170 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439638@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R182 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439653@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R164 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439690@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R184 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439807@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R177 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439826@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R171 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439839@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R183 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439852@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R165 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439867@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R172 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439901@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R178 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439893@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R166 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439916@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R173 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439943@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R179 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439958@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R167 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439971@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R162 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21439990@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R174 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440007@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R180 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440022@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R168 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440035@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R163 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440054@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R175 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440067@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R169 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440089@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R181 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440097@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R161 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21440110@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C262 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443177@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C264 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443197@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C261 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443167@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C270 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443243@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C271 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443257@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C269 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443223@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C272 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443267@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C263 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443279@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C266 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443323@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C267 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443341@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C265 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443307@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C268 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443353@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C273 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31025136@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 J10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L14N_VREF_35':;
NODE_NAME	U16 H13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L4N_VREF_35':;
NODE_NAME	R187 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22980011@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 L12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'VCCO0_35':;
NODE_NAME	U16 H11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'VCCO1_35':;
NODE_NAME	U16 G14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'VCCO2_35':;
NODE_NAME	U16 D13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'VCCO3_35':;
NODE_NAME	U16 A12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'VCCO4_35':;
NODE_NAME	C274 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076548@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C275 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076560@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C277 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076590@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C276 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076568@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C278 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076604@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 Y34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L14N_VREF_14':;
NODE_NAME	U16 T34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L4N_VREF_14':;
NODE_NAME	U16 R32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L14N_VREF_15':;
NODE_NAME	U16 P30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L4N_VREF_15':;
NODE_NAME	R190 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27639711@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R191 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27647236@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R193 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32652816@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AP23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'VCCO0_22':;
NODE_NAME	U16 AM19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'VCCO1_22':;
NODE_NAME	U16 AL22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'VCCO2_22':;
NODE_NAME	U16 AH21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'VCCO3_22':;
NODE_NAME	U16 AE20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'VCCO4_22':;
NODE_NAME	C301 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019507@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C302 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C304 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019559@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C303 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019523@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C305 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019569@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'VCCO0_32':;
NODE_NAME	U16 AK15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'VCCO1_32':;
NODE_NAME	U16 AJ18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'VCCO2_32':;
NODE_NAME	U16 AF17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'VCCO3_32':;
NODE_NAME	U16 AC16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'VCCO4_32':;
NODE_NAME	C310 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026855@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C311 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026863@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C313 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026907@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C312 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026871@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C314 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026917@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AP13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'VCCO0_33':;
NODE_NAME	U16 AL12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'VCCO1_33':;
NODE_NAME	U16 AH11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'VCCO2_33':;
NODE_NAME	U16 AG14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'VCCO3_33':;
NODE_NAME	U16 AD13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'VCCO4_33':;
NODE_NAME	C306 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035850@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C307 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035866@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C309 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035894@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C308 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035858@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C315 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035902@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'VCCO0_23':;
NODE_NAME	U16 AM29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'VCCO1_23':;
NODE_NAME	U16 AK25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'VCCO2_23':;
NODE_NAME	U16 AJ28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'VCCO3_23':;
NODE_NAME	C295 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050380@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C296 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C298 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C297 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050388@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AF27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'VCCO3_12':;
NODE_NAME	U16 AG34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'VCCO2_12':;
NODE_NAME	U16 AH31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'VCCO1_12':;
NODE_NAME	U16 AL32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'VCCO0_12':;
NODE_NAME	C294 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915994@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C293 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915986@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C299 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C300 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27916020@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L4N_VREF_22':;
NODE_NAME	R199 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23083135@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R197 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23108816@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R203 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23112576@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R201 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23114471@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R195 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915886@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L42 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098044@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L43 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098060@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C343 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894005@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C344 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894019@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C345 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894033@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C346 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894043@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C348 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894069@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C347 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894055@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C355 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894321@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C356 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894337@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C357 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894427@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C358 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894437@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C361 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19101457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C360 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C359 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894447@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 P9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 4':;
NODE_NAME	U16 P23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 5':;
NODE_NAME	U16 N22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 3':;
NODE_NAME	U16 AA22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 1':;
NODE_NAME	U16 N10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 2':;
NODE_NAME	U16 AA10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 0':;
NODE_NAME	U16 R22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 12':;
NODE_NAME	U16 V9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 9':;
NODE_NAME	U16 W10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 8':;
NODE_NAME	U16 T9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 11':;
NODE_NAME	U16 U22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 10':;
NODE_NAME	U16 W22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 7':;
NODE_NAME	U16 Y23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCAUX 6':;
NODE_NAME	C405 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145240@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C406 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145260@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C407 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145252@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C408 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145272@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C409 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145292@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C410 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145284@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C412 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19164432@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C411 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145304@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C420 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679280@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C413 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679176@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C414 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679198@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C415 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679188@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C416 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679206@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C417 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679238@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C418 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679218@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C419 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679230@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C428 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688019@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C421 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687915@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C422 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687937@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C423 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687927@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C424 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687945@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C425 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687977@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C426 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687957@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C427 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687969@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C436 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688165@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C429 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688053@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C430 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688085@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C431 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688067@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C432 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688077@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C433 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688117@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C434 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688099@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C435 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688109@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C374 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893775@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C375 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893785@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C376 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893801@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C377 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893809@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C379 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893835@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C378 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893823@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C349 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893853@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C350 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893897@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C351 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893991@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C362 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893917@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C363 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893933@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C364 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893947@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C365 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893957@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C367 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C366 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893967@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C352 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894223@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C386 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894079@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C387 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C388 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894181@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C398 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894113@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C399 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894125@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C400 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894137@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C401 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894149@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C403 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894169@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C402 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894157@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C389 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894193@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C391 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894211@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C390 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894203@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C354 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894465@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C353 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894235@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C380 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894249@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C381 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894265@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C382 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894275@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C383 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894287@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C385 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894311@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C384 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894297@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C368 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894353@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C369 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894371@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C370 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894381@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C371 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894393@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C373 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894413@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C372 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894401@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C392 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894479@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C393 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894495@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C394 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894583@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C395 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894593@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C397 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894615@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C396 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894603@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 R18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_54':;
NODE_NAME	U16 R20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_53':;
NODE_NAME	U16 T11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_52':;
NODE_NAME	U16 T13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_51':;
NODE_NAME	U16 U12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_46':;
NODE_NAME	U16 U14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_45':;
NODE_NAME	U16 U16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_44':;
NODE_NAME	U16 U20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_43':;
NODE_NAME	U16 V13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_41':;
NODE_NAME	U16 V15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_40':;
NODE_NAME	U16 W20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_34':;
NODE_NAME	U16 Y11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_33':;
NODE_NAME	U16 Y17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_30':;
NODE_NAME	U16 Y19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_29':;
NODE_NAME	U16 T15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_50':;
NODE_NAME	U16 V11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_42':;
NODE_NAME	U16 V19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_39':;
NODE_NAME	U16 W14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_36':;
NODE_NAME	U16 W16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_35':;
NODE_NAME	U16 Y13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_32':;
NODE_NAME	U16 Y21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_28':;
NODE_NAME	U16 T19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_49':;
NODE_NAME	U16 U10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_47':;
NODE_NAME	U16 V21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_38':;
NODE_NAME	U16 Y15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_31':;
NODE_NAME	U16 T21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_48':;
NODE_NAME	U16 W12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_37':;
NODE_NAME	U16 R14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_26':;
NODE_NAME	U16 AA20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_4':;
NODE_NAME	U16 AB11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_5':;
NODE_NAME	U16 AB19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_9':;
NODE_NAME	U16 AB21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_10':;
NODE_NAME	U16 P21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_23':;
NODE_NAME	U16 R10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_24':;
NODE_NAME	U16 N18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_16':;
NODE_NAME	U16 N20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_17':;
NODE_NAME	U16 N12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_13':;
NODE_NAME	U16 N14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_14':;
NODE_NAME	U16 AA14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_1':;
NODE_NAME	U16 AA16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_2':;
NODE_NAME	U16 AB17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_8':;
NODE_NAME	U16 P19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_22':;
NODE_NAME	U16 M21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_12':;
NODE_NAME	U16 AA18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_3':;
NODE_NAME	U16 N16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_15':;
NODE_NAME	U16 R12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_25':;
NODE_NAME	U16 AA12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_0':;
NODE_NAME	U16 AB15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_7':;
NODE_NAME	U16 P17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_21':;
NODE_NAME	U16 M19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_11':;
NODE_NAME	U16 P11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_18':;
NODE_NAME	U16 P13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_19':;
NODE_NAME	U16 AB13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_6':;
NODE_NAME	U16 P15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_20':;
NODE_NAME	U16 R16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42111497@原理图库.XC6VLX130T-2.NORMAL(CHIPS)':
 'VCCINT_27':;
NODE_NAME	C404 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19090870@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C337 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139352@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C338 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139364@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C339 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139384@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C340 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139376@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C342 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139404@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C341 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139396@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	JP1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	JP1 167
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '167':;
NODE_NAME	JP1 166
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '166':;
NODE_NAME	JP1 168
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '168':;
NODE_NAME	JP1 170
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '170':;
NODE_NAME	JP1 172
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '172':;
NODE_NAME	JP1 174
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '174':;
NODE_NAME	JP1 169
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '169':;
NODE_NAME	JP1 171
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '171':;
NODE_NAME	JP1 173
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '173':;
NODE_NAME	JP1 175
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '175':;
NODE_NAME	JP1 154
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '154':;
NODE_NAME	JP1 156
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '156':;
NODE_NAME	JP1 153
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '153':;
NODE_NAME	JP1 155
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '155':;
NODE_NAME	JP1 160
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '160':;
NODE_NAME	JP1 162
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '162':;
NODE_NAME	JP1 164
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '164':;
NODE_NAME	JP1 161
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '161':;
NODE_NAME	JP1 163
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '163':;
NODE_NAME	JP1 165
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '165':;
NODE_NAME	JP2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP2 155
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '155':;
NODE_NAME	JP2 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	JP2 169
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '169':;
NODE_NAME	JP2 154
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '154':;
NODE_NAME	JP2 168
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '168':;
NODE_NAME	JP2 167
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '167':;
NODE_NAME	JP2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP2 171
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '171':;
NODE_NAME	JP2 170
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '170':;
NODE_NAME	JP2 173
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '173':;
NODE_NAME	JP2 156
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '156':;
NODE_NAME	JP2 172
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '172':;
NODE_NAME	JP2 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	JP2 175
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '175':;
NODE_NAME	JP2 153
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '153':;
NODE_NAME	JP2 174
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '174':;
NODE_NAME	JP2 166
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '166':;
NODE_NAME	JP2 162
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '162':;
NODE_NAME	JP2 164
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '164':;
NODE_NAME	JP2 160
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '160':;
NODE_NAME	JP2 163
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '163':;
NODE_NAME	JP2 165
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '165':;
NODE_NAME	JP2 161
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '161':;
NODE_NAME	R207 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18185168@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L44 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17499836@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R214 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17742621@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R215 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17744810@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R216 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17830332@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L45 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17857240@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	OSC1 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18072726@原理图库.OSC.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C444 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18011354@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L48 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357414@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L49 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388235@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C441 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18550878@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C469 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755847@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U23 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755814@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	L47 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755917@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R220 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755992@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R219 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756004@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C478 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756536@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756295@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R221 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756394@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L46 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756211@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408795@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	U29 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408795@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_IN':;
NODE_NAME	C523 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408700@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C522 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408818@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C527 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408686@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C524 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408736@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408795@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_OUT':;
NODE_NAME	C525 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408752@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C526 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408826@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 '+SENSE':;
NODE_NAME	C515 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427344@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VO3':;
NODE_NAME	C516 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427352@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VO2':;
NODE_NAME	U27 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VO1':;
NODE_NAME	U26 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	U25 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	C484 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095795@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOSENSE_P':;
NODE_NAME	C483 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095784@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R227 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095768@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C485 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095697@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L50 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42850056@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C486 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095746@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C480 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095721@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C481 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095681@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C482 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095776@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L51 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42850686@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C500 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891820@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOSENSE_P':;
NODE_NAME	C499 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891812@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R230 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32096053@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C501 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891788@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L52 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42893107@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C503 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32096021@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L53 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42893115@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32300012@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	U30 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32300012@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_IN':;
NODE_NAME	C529 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953503@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C528 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953535@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C533 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953495@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C530 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953511@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32300012@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_OUT':;
NODE_NAME	C531 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953519@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C532 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953527@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342208@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	C535 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955465@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342208@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_IN':;
NODE_NAME	C534 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955497@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C539 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C536 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955473@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C537 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955481@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342208@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_OUT':;
NODE_NAME	C538 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955489@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	C511 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895090@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOSENSE_P':;
NODE_NAME	C510 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895082@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L54 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42898754@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C512 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895058@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R232 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32674480@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C517 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32674439@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L55 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42898762@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C513 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895074@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C509 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895050@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C508 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895066@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP25 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33728242@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP26 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33748089@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP24 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33758284@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP22 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33760845@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP29 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33768508@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP28 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33771071@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP27 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33773635@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	C497 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891796@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C498 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891780@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C502 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891804@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_TVP7002_CB6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb6';
NODE_NAME	RN5 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AP32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L18P_12':;
NET_NAME
'N25508569'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N25508569':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n25508569';
NODE_NAME	U13 F1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'TERM':;
NODE_NAME	C149 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36205024@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_DDR2_CLK0N'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CLK0N':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_clk0n';
NODE_NAME	U16 E24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L8N_SRCC_25':;
NODE_NAME	U19 K8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CK#':;
NODE_NAME	R186 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20769838@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VSYNC_A_PORT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):VSYNC_A_PORT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):vsync_a_port';
NODE_NAME	R37 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3257245@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'A2':;
NET_NAME
'FPGA_GS2970_DE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_DE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_de';
NODE_NAME	RN19 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AP17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L13N_32':;
NET_NAME
'N22868745'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22868745':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22868745';
NODE_NAME	R154 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22868766@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 E21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L12N_VRP_26':;
NET_NAME
'FPGA_TVP7002_CB3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb3';
NODE_NAME	RN6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AL33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L16N_12':;
NET_NAME
'N24934918'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24934918':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24934918';
NODE_NAME	C131 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36148203@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 A4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'VCO_VDD':;
NODE_NAME	R85 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24934859@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_DDR2_D14'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D14':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d14';
NODE_NAME	U16 H27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L12P_25':;
NODE_NAME	U19 B1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ14':;
NET_NAME
'N4819509'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4819509':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4819509';
NODE_NAME	R33 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4805535@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_5':;
NET_NAME
'1.2VA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):1.2VA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\1.2va\';
NODE_NAME	U13 C3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PLL_VDD1':;
NODE_NAME	U13 B2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PLL_VDD0':;
NODE_NAME	R85 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24934859@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 C4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'PLL_VDD2':;
NODE_NAME	C169 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35496492@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C167 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35496476@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C168 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35496484@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L28 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33523314@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C154 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477561@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C153 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477539@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L26 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477521@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C152 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C155 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477569@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R102 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35615296@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 B6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'PLL_VDD1':;
NODE_NAME	U15 A6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'PLL_VDD0':;
NODE_NAME	C177 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26203335@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L37 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33542938@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C198 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799162@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L33 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799132@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C197 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799144@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C199 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799170@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C336 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097820@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R205 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098227@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L42 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098044@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L41 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097758@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AP7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTTRCAL_115':;
NET_NAME
'FPGA_DDR2_DQS1N'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS1N':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs1n';
NODE_NAME	U16 H20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L11N_SRCC_26':;
NODE_NAME	U19 A8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'UDQS#/NU':;
NET_NAME
'GND_EARTH'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GND_EARTH':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):gnd_earth';
NODE_NAME	SW1 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790542@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '4':;
NODE_NAME	SW1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790542@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J4 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 'M1':;
NODE_NAME	J4 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 'M2':;
NODE_NAME	L15 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17551088@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J5 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 'M1':;
NODE_NAME	J5 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 'M2':;
NODE_NAME	L21 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567456@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW2 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40259041@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '4':;
NODE_NAME	SW2 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40259041@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '3':;
NET_NAME
'Y_IN_DB15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):Y_IN_DB15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):y_in_db15';
NODE_NAME	J4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R36 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3283201@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C47 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3215934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2970_VSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_VSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_vsync';
NODE_NAME	RN19 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AJ19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L14P_32':;
NET_NAME
'N22833369'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22833369':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22833369';
NODE_NAME	R155 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22833358@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 E29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L16P_VRN_25':;
NET_NAME
'THS7327_PB_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS7327_PB_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths7327_pb_out';
NODE_NAME	U7 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH3_A':;
NODE_NAME	R32 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4262061@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C43 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4262077@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2970_D11'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D11':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d11';
NODE_NAME	RN16 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36275192@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AM15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L5N_32':;
NET_NAME
'FPGA_DDR2_D13'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_D13':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_d13';
NODE_NAME	U16 C27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L7N_25':;
NODE_NAME	U19 D9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'DQ13':;
NET_NAME
'N4817511'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4817511':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4817511';
NODE_NAME	R31 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4805551@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_4':;
NET_NAME
'N2772760'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2772760':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2772760';
NODE_NAME	C137 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36171239@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36125236@DISCRETE.CRYSTAL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 J6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'XTAL2':;
NET_NAME
'FPGA_DDR2_CLK0P'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_CLK0P':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_clk0p';
NODE_NAME	U16 D24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L8P_SRCC_25':;
NODE_NAME	U19 J8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'CK':;
NODE_NAME	R186 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20769838@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N33790589'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N33790589':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n33790589';
NODE_NAME	R3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790624@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790542@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2879349'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2879349':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2879349';
NODE_NAME	U7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'A_CH_2':;
NODE_NAME	C47 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3215934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N24474982'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N24474982':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n24474982';
NODE_NAME	U12 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24367967@原理图库.GS2974B.NORMAL(CHIPS)':
 'AGC':;
NODE_NAME	C132 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24462868@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_DDR2_DQS1P'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS1P':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs1p';
NODE_NAME	U16 H19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L11P_SRCC_26':;
NODE_NAME	U19 B7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'UDQS':;
NET_NAME
'N4815515'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4815515':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4815515';
NODE_NAME	R30 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4803497@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 47
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_5':;
NET_NAME
'FPGA_GS2970_HSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_HSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_hsync';
NODE_NAME	RN19 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36338240@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L14N_VREF_32':;
NET_NAME
'FPGA_DDR2_DQS2P'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_DDR2_DQS2P':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ddr2_dqs2p';
NODE_NAME	U16 C34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L8N_SRCC_16':;
NODE_NAME	U18 F7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'LDQS':;
NET_NAME
'FPGA_TVP7002_FIDOUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_FIDOUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_fidout';
NODE_NAME	R21 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4692421@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L13N_12':;
NET_NAME
'FPGA_GS2970_D12'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D12':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d12';
NODE_NAME	RN15 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L6P_32':;
NET_NAME
'FPGA_CONFIG_A8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a8';
NODE_NAME	R123 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142660@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 B3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U16 A8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L5N_A08_D24_34':;
NET_NAME
'GND'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GND':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):gnd';
NODE_NAME	U1 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U1 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790524@原理图库.SN74LVC1G123DCTR.NORMAL(CHIPS)':
 'CEXT':;
NODE_NAME	SW1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790542@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37497530@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33790610@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494810@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'XTALI':;
NODE_NAME	U3 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'DGND':;
NODE_NAME	R12 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155694@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L11 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155072@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VSSD1':;
NODE_NAME	U4 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'SA':;
NODE_NAME	U4 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'AP':;
NODE_NAME	U4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'SP':;
NODE_NAME	C18 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156170@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C19 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156126@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'TTX':;
NODE_NAME	U4 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VSSD3':;
NODE_NAME	C10 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156660@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156708@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156676@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RTCI':;
NODE_NAME	U4 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'VSSD2':;
NODE_NAME	U7 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MUX_MODE':;
NODE_NAME	U7 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MUX_SEL':;
NODE_NAME	C54 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5404981@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C66 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5483086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C65 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5482521@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C67 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5483651@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'DGND':;
NODE_NAME	R43 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5613582@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R45 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5616832@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U5 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	C50 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4371887@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 82
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'HSYNC_B':;
NODE_NAME	U6 79
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'VSYNC_B':;
NODE_NAME	R49 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4473965@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R51 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4474631@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 72
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	R52 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4475298@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 68
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'GND.2':;
NODE_NAME	U6 67
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOGND.5':;
NODE_NAME	U6 60
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOGND.4':;
NODE_NAME	U6 54
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOGND.3':;
NODE_NAME	U6 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOGND.2':;
NODE_NAME	U6 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'IOGND.1':;
NODE_NAME	U6 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'GND.1':;
NODE_NAME	L14 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5572008@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5404965@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5404997@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C69 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5514498@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C68 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5514446@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L15 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17551088@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R56 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285354@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285314@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C80 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285306@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R79 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6165531@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DVSS_3':;
NODE_NAME	U9 58
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DVSS_2':;
NODE_NAME	U9 78
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DVSS_1':;
NODE_NAME	U9 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GND_IO_3':;
NODE_NAME	U9 45
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GND_IO_2':;
NODE_NAME	U9 72
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GND_IO_1':;
NODE_NAME	U9 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U9 80
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'NC_2':;
NODE_NAME	L17 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6345398@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C86 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6350734@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C120 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411441@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C125 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411533@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C124 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411517@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C123 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411501@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C122 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411485@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C121 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6411457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C108 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413629@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C113 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413721@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C112 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413705@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C111 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413689@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C110 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413673@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C109 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6413645@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'DGND':;
NODE_NAME	U10 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MUX_MODE':;
NODE_NAME	U10 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MUX_SEL':;
NODE_NAME	C97 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441070@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C98 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441054@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C96 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U11 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	L20 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567424@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L21 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567456@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C137 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36171239@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 D8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'JTAG/H\O\S\T\':;
NODE_NAME	U13 J2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDO_EN/D\I\S\':;
NODE_NAME	C164 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495489@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C165 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C166 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495513@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C163 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35495497@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C157 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35484144@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C159 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35489338@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C158 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35488860@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 G5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_GND3':;
NODE_NAME	U13 F5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_GND2':;
NODE_NAME	U13 E5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_GND1':;
NODE_NAME	U13 D5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'CORE_GND0':;
NODE_NAME	U13 G9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_GND2':;
NODE_NAME	U13 D9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_GND1':;
NODE_NAME	U13 B7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_GND0':;
NODE_NAME	C140 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794680@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L24 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794698@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C138 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36173597@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 J7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'IO_GND3':;
NODE_NAME	C139 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS24794668@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C156 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35488382@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L29 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33520899@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C144 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467460@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C143 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35467468@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C151 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477503@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C150 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35477511@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 E2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND3':;
NODE_NAME	U15 E5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND4':;
NODE_NAME	U15 G9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND8':;
NODE_NAME	U15 G2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'IO_GND0':;
NODE_NAME	U15 F5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND6':;
NODE_NAME	U15 F6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND7':;
NODE_NAME	U15 B5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND0':;
NODE_NAME	U15 C5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND2':;
NODE_NAME	U15 E6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'CORE_GND5':;
NODE_NAME	U15 H8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'JTAG/H\O\S\T\':;
NODE_NAME	U15 H9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'IO_GND1':;
NODE_NAME	C185 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35829472@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L32 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27511948@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C184 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35825806@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L38 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27592288@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C192 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35814779@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C193 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35816505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C195 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35815643@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C194 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35815651@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C189 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35806351@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C190 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35805910@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C191 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35804633@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C188 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35806359@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C200 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759649@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C206 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35759717@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C196 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799122@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C203 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35799178@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L35 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35809510@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 B2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VSS1':;
NODE_NAME	U17 H6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VSS2':;
NODE_NAME	U17 H4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'VSSQ':;
NODE_NAME	C208 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21601430@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C207 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21601422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22431906@DISCRETE.MOSFET N.NORMAL(CHIPS)':
 'SOURCE':;
NODE_NAME	R146 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43548299@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 F8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'CSI_B0':;
NODE_NAME	U16 G8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'RDWR_B0':;
NODE_NAME	U16 M8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'HSWAPEN_0':;
NODE_NAME	C215 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995304@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C211 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995290@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C210 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995274@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C212 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995282@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C213 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995326@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C214 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21995336@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C221 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C217 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106491@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C216 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106475@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C218 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106483@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C219 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106529@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C220 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22106537@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R115 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22141581@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R116 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142266@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R130 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142700@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R132 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142708@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R121 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142644@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R122 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142652@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R141 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142756@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R143 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142764@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R120 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142636@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R136 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142732@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R138 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142740@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R144 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142772@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R133 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142716@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R127 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142684@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R129 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142692@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R123 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142660@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R124 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142668@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R126 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142676@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R118 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142620@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R119 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142628@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R117 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142443@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R135 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142724@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R139 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142748@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'GND#12':;
NODE_NAME	J8 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	J8 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'GND#8':;
NODE_NAME	J8 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'GND#10':;
NODE_NAME	U16 Y8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VFS_0':;
NODE_NAME	U16 N8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'VBATT_0':;
NODE_NAME	U16 U8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'M0_0':;
NODE_NAME	L39 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22501184@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 W18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'DXP_0':;
NODE_NAME	U16 W17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'DXN_0':;
NODE_NAME	R152 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22747167@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R147 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22779143@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R148 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22779153@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R150 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22787601@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40259041@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C223 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568769@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C222 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568704@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C224 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568834@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C225 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19568899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C249 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19665095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C251 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19665177@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C250 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19664944@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C254 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686535@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C253 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C252 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19686527@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C230 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694554@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C227 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694538@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C226 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694530@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C228 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19694546@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C229 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19696301@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C236 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848033@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C232 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848017@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C231 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848009@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C233 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19848025@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C234 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19849876@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C235 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19851548@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C257 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864025@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C256 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864005@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C255 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864017@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C260 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C259 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864079@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C258 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19864087@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C240 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897166@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C238 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897150@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C237 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897142@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C239 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19897158@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R159 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22697805@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R156 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22833370@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R154 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22868766@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R160 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22966520@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 P9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.1':;
NODE_NAME	U19 N1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.2':;
NODE_NAME	U19 H2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.10':;
NODE_NAME	U19 J7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSDL':;
NODE_NAME	U19 A3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.4':;
NODE_NAME	U19 J3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.5':;
NODE_NAME	U19 F2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.7':;
NODE_NAME	U19 B8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.8':;
NODE_NAME	U19 F8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.2':;
NODE_NAME	U19 A7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.3':;
NODE_NAME	U19 E3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.3':;
NODE_NAME	U19 H8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.6':;
NODE_NAME	U19 D2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.4':;
NODE_NAME	U19 B2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.5':;
NODE_NAME	U19 D8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.1':;
NODE_NAME	U19 E7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.9':;
NODE_NAME	U18 P9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.1':;
NODE_NAME	U18 N1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.2':;
NODE_NAME	U18 A7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.3':;
NODE_NAME	U18 D2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.4':;
NODE_NAME	U18 F2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.7':;
NODE_NAME	U18 B8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.8':;
NODE_NAME	U18 E3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.3':;
NODE_NAME	U18 F8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.2':;
NODE_NAME	U18 H8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.6':;
NODE_NAME	U18 D8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.1':;
NODE_NAME	U18 J3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.5':;
NODE_NAME	U18 H2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.10':;
NODE_NAME	U18 J7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSDL':;
NODE_NAME	U18 B2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.5':;
NODE_NAME	U18 A3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSS.4':;
NODE_NAME	U18 E7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'VSSQ.9':;
NODE_NAME	C264 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443197@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C262 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443177@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C261 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443167@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C271 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443257@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C270 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443243@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C269 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443223@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C272 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443267@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C263 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443279@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C267 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443341@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C266 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443323@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C265 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443307@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C268 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21443353@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C273 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31025136@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C278 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076604@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C275 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076560@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C274 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076548@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C276 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076568@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C277 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076590@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R188 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22980019@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C292 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543165@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C290 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543149@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C289 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543133@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C291 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27543141@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C288 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550153@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C285 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550137@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C284 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550129@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C287 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550179@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C286 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27550145@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C279 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558922@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C283 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558898@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C282 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558906@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C281 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558914@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C280 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27558953@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R189 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27639721@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R192 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27647226@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R194 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32650695@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C305 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019569@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C302 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C301 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019507@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C303 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019523@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C304 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23019559@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C314 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026917@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C311 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026863@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C310 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026855@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C312 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026871@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C313 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23026907@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C315 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035902@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C307 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035866@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C306 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035850@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C308 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035858@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C309 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23035894@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C298 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C296 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C295 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050380@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C297 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23050388@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R200 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23083127@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R198 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23108808@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R204 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23112568@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R202 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23114463@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R196 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915894@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C300 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27916020@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C299 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C294 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915994@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C293 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915986@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C319 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097845@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 K6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN2_115':;
NODE_NAME	U16 J4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN3_115':;
NODE_NAME	U16 J3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP3_115':;
NODE_NAME	U16 K5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP2_115':;
NODE_NAME	U16 D5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP2_116':;
NODE_NAME	C336 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097820@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AL4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN2_112':;
NODE_NAME	U16 AM6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN1_112':;
NODE_NAME	U16 AM5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP1_112':;
NODE_NAME	U16 AJ4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN3_112':;
NODE_NAME	U16 AJ3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP3_112':;
NODE_NAME	U16 AL3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP2_112':;
NODE_NAME	U16 AP5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP0_112':;
NODE_NAME	U16 AP6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN0_112':;
NODE_NAME	U16 AE4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN2_113':;
NODE_NAME	U16 AF6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN1_113':;
NODE_NAME	U16 AF5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP1_113':;
NODE_NAME	U16 AC4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN3_113':;
NODE_NAME	U16 AC3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP3_113':;
NODE_NAME	U16 AE3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP2_113':;
NODE_NAME	U16 AG3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP0_113':;
NODE_NAME	U16 AG4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN0_113':;
NODE_NAME	U16 D6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN2_116':;
NODE_NAME	U16 B6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN3_116':;
NODE_NAME	U16 B5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP3_116':;
NODE_NAME	C318 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C320 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098139@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C323 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097505@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C324 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C325 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C326 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097539@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C322 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098173@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C317 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098364@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AM3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S5':;
NODE_NAME	U16 AH3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S3':;
NODE_NAME	U16 AG2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S2':;
NODE_NAME	U16 Y3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S9':;
NODE_NAME	U16 W2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S8':;
NODE_NAME	U16 T3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S7':;
NODE_NAME	U16 R2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S6':;
NODE_NAME	U16 AL2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S4':;
NODE_NAME	U16 AC2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S0':;
NODE_NAME	U16 AD3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVTT_S1':;
NODE_NAME	C327 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097555@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C316 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098475@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 U4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN2_114':;
NODE_NAME	U16 W4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN1_114':;
NODE_NAME	U16 W3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP1_114':;
NODE_NAME	U16 R4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN3_114':;
NODE_NAME	U16 R3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP3_114':;
NODE_NAME	U16 U3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP2_114':;
NODE_NAME	U16 AA3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP0_114':;
NODE_NAME	U16 AA4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN0_114':;
NODE_NAME	C321 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AN6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S6':;
NODE_NAME	U16 R6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S7':;
NODE_NAME	U16 U6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S8':;
NODE_NAME	U16 W6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S9':;
NODE_NAME	U16 AE6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S2':;
NODE_NAME	U16 AG6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S3':;
NODE_NAME	U16 AL6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S5':;
NODE_NAME	U16 AC6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S1':;
NODE_NAME	U16 AA6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S0':;
NODE_NAME	U16 AJ6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTAVCC_S4':;
NODE_NAME	C379 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893835@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C375 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893785@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C374 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893775@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C376 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893801@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C377 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893809@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C378 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893823@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C354 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894465@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C350 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893897@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C349 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893853@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C367 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C363 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893933@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C362 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893917@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C364 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893947@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C365 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893957@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C366 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893967@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C351 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18893991@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C348 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894069@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C344 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894019@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C343 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894005@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C345 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894033@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C346 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894043@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C347 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894055@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C391 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894211@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C387 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C386 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894079@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C404 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19090870@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C399 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894125@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C398 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894113@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C400 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894137@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C401 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894149@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C402 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894157@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C403 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894169@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C388 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894181@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C389 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894193@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C390 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894203@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C352 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894223@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C353 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894235@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C385 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894311@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C381 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894265@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C380 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894249@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C382 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894275@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C383 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894287@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C384 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894297@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C361 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19101457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C356 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894337@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C355 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894321@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C373 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894413@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C369 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894371@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C368 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894353@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C370 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894381@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C371 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894393@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C372 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894401@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C357 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894427@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C358 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894437@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C359 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894447@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C360 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C397 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894615@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C393 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894495@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C392 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894479@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C394 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894583@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C395 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894593@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C396 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18894603@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 A1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_64':;
NODE_NAME	U16 A2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_65':;
NODE_NAME	U16 A5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_66':;
NODE_NAME	U16 A6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_67':;
NODE_NAME	U16 A17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_69':;
NODE_NAME	U16 A27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_70':;
NODE_NAME	U16 A34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_71':;
NODE_NAME	U16 AA1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_72':;
NODE_NAME	U16 A7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_68':;
NODE_NAME	U16 AB24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_94':;
NODE_NAME	U16 AB34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_95':;
NODE_NAME	U16 AB14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_89':;
NODE_NAME	U16 AB16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_90':;
NODE_NAME	U16 AB4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_85':;
NODE_NAME	U16 AB7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_86':;
NODE_NAME	U16 AA17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_80':;
NODE_NAME	U16 AA19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_81':;
NODE_NAME	U16 AH4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_124':;
NODE_NAME	U16 AH7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_125':;
NODE_NAME	U16 AB18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_91':;
NODE_NAME	U16 AB20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_92':;
NODE_NAME	U16 AG7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_120':;
NODE_NAME	U16 AG9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_121':;
NODE_NAME	U16 AF32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_117':;
NODE_NAME	U16 AG1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_118':;
NODE_NAME	U16 AE25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_111':;
NODE_NAME	U16 AF3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_112':;
NODE_NAME	U16 AD7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_103':;
NODE_NAME	U16 AD18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_104':;
NODE_NAME	U16 AC7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_98':;
NODE_NAME	U16 AC11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_99':;
NODE_NAME	U16 AF12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_115':;
NODE_NAME	U16 AF22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_116':;
NODE_NAME	U16 AD4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_102':;
NODE_NAME	U16 AC1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_96':;
NODE_NAME	U16 AA21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_82':;
NODE_NAME	U16 AG5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_119':;
NODE_NAME	U16 AB22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_93':;
NODE_NAME	U16 AA15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_79':;
NODE_NAME	U16 AG29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_123':;
NODE_NAME	U16 AF4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_113':;
NODE_NAME	U16 AF7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_114':;
NODE_NAME	U16 AE15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_110':;
NODE_NAME	U16 AB12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_88':;
NODE_NAME	U16 AA9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_76':;
NODE_NAME	U16 AA11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_77':;
NODE_NAME	U16 AC31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_101':;
NODE_NAME	U16 AE7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_109':;
NODE_NAME	U16 AE2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_107':;
NODE_NAME	U16 AE5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_108':;
NODE_NAME	U16 AC21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_100':;
NODE_NAME	U16 AH16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_126':;
NODE_NAME	U16 AH26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_127':;
NODE_NAME	U16 AG19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_122':;
NODE_NAME	U16 AB8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_87':;
NODE_NAME	U16 AB3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_84':;
NODE_NAME	U16 AA13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_78':;
NODE_NAME	U16 AC5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_97':;
NODE_NAME	U16 AA7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_75':;
NODE_NAME	U16 AE1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_106':;
NODE_NAME	U16 AA27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_83':;
NODE_NAME	U16 AD28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_105':;
NODE_NAME	U16 AA2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_73':;
NODE_NAME	U16 AA5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_74':;
NODE_NAME	U16 AJ1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_0':;
NODE_NAME	U16 AJ2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_1':;
NODE_NAME	U16 B4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_38':;
NODE_NAME	U16 B7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_39':;
NODE_NAME	U16 E15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_57':;
NODE_NAME	U16 E25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_58':;
NODE_NAME	U16 E5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_55':;
NODE_NAME	U16 E7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_56':;
NODE_NAME	U16 D8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_50':;
NODE_NAME	U16 D18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_51':;
NODE_NAME	U16 AM34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_23':;
NODE_NAME	U16 AN1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_24':;
NODE_NAME	U16 AM4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_18':;
NODE_NAME	U16 AM7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_19':;
NODE_NAME	U16 AJ33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_6':;
NODE_NAME	U16 AK3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_7':;
NODE_NAME	U16 B14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_40':;
NODE_NAME	U16 AN31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_30':;
NODE_NAME	U16 AP3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_31':;
NODE_NAME	U16 AL27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_17':;
NODE_NAME	U16 AK20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_11':;
NODE_NAME	U16 AK30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_12':;
NODE_NAME	U16 AJ5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_2':;
NODE_NAME	U16 AJ7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_3':;
NODE_NAME	U16 F7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_61':;
NODE_NAME	U16 F12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_62':;
NODE_NAME	U16 C5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_43':;
NODE_NAME	U16 C7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_44':;
NODE_NAME	U16 AP8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_33':;
NODE_NAME	U16 AP18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_34':;
NODE_NAME	U16 AL1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_13':;
NODE_NAME	U16 C31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_47':;
NODE_NAME	U16 D4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_48':;
NODE_NAME	U16 AL17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_16':;
NODE_NAME	U16 E2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_54':;
NODE_NAME	U16 D7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_49':;
NODE_NAME	U16 AM24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_22':;
NODE_NAME	U16 AK4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_8':;
NODE_NAME	U16 AJ23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_5':;
NODE_NAME	U16 E1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_53':;
NODE_NAME	U16 AN21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_29':;
NODE_NAME	U16 AN5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_26':;
NODE_NAME	U16 AN8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_27':;
NODE_NAME	U16 AK10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_10':;
NODE_NAME	U16 F4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_60':;
NODE_NAME	U16 C1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_42':;
NODE_NAME	U16 C21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_46':;
NODE_NAME	U16 AP34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_36':;
NODE_NAME	U16 B3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_37':;
NODE_NAME	U16 AL7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_15':;
NODE_NAME	U16 AM14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_21':;
NODE_NAME	U16 AJ13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_4':;
NODE_NAME	U16 F3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_59':;
NODE_NAME	U16 D28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_52':;
NODE_NAME	U16 AN11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_28':;
NODE_NAME	U16 AN2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_25':;
NODE_NAME	U16 AM8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_20':;
NODE_NAME	U16 AK7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_9':;
NODE_NAME	U16 B24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_41':;
NODE_NAME	U16 AP4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_32':;
NODE_NAME	U16 C11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_45':;
NODE_NAME	U16 AP28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_35':;
NODE_NAME	U16 AL5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_14':;
NODE_NAME	U16 F22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_63':;
NODE_NAME	U16 Y30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_251':;
NODE_NAME	U16 R13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_192':;
NODE_NAME	U16 R15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_193':;
NODE_NAME	U16 W23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_238':;
NODE_NAME	U16 W33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_239':;
NODE_NAME	U16 W19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_236':;
NODE_NAME	U16 W21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_237':;
NODE_NAME	U16 V22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_227':;
NODE_NAME	U16 V26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_228':;
NODE_NAME	U16 T14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_203':;
NODE_NAME	U16 T16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_204':;
NODE_NAME	U16 Y22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_250':;
NODE_NAME	U16 Y4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_240':;
NODE_NAME	U16 Y5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_241':;
NODE_NAME	U16 W7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_231':;
NODE_NAME	U16 W9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_232':;
NODE_NAME	U16 T32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_207':;
NODE_NAME	U16 U1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_208':;
NODE_NAME	U16 T7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_200':;
NODE_NAME	U16 T10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_201':;
NODE_NAME	U16 V14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_224':;
NODE_NAME	U16 V16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_225':;
NODE_NAME	U16 U2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_209':;
NODE_NAME	U16 U5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_210':;
NODE_NAME	U16 U29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_218':;
NODE_NAME	U16 V3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_219':;
NODE_NAME	U16 U19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_216':;
NODE_NAME	U16 U21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_217':;
NODE_NAME	U16 U11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_213':;
NODE_NAME	U16 U13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_214':;
NODE_NAME	U16 T22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_206':;
NODE_NAME	U16 W15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_235':;
NODE_NAME	U16 T12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_202':;
NODE_NAME	U16 Y20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_249':;
NODE_NAME	U16 Y10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_244':;
NODE_NAME	U16 Y12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_245':;
NODE_NAME	U16 W5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_230':;
NODE_NAME	U16 T4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_199':;
NODE_NAME	U16 Y7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_243':;
NODE_NAME	U16 R21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_196':;
NODE_NAME	U16 R23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_197':;
NODE_NAME	U16 U15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_215':;
NODE_NAME	U16 U9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_212':;
NODE_NAME	U16 T20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_205':;
NODE_NAME	U16 W13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_234':;
NODE_NAME	U16 V7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_221':;
NODE_NAME	U16 V10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_222':;
NODE_NAME	U16 Y18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_248':;
NODE_NAME	U16 Y14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_246':;
NODE_NAME	U16 Y16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_247':;
NODE_NAME	U16 W1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_229':;
NODE_NAME	U16 V12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_223':;
NODE_NAME	U16 Y6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_242':;
NODE_NAME	U16 R25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_198':;
NODE_NAME	U16 R19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_195':;
NODE_NAME	U16 R17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_194':;
NODE_NAME	U16 V20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_226':;
NODE_NAME	U16 U7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_211':;
NODE_NAME	U16 W11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_233':;
NODE_NAME	U16 V4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_220':;
NODE_NAME	U16 T8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_252':;
NODE_NAME	U16 F32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_128':;
NODE_NAME	U16 G1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_129':;
NODE_NAME	U16 R1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_187':;
NODE_NAME	U16 R5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_188':;
NODE_NAME	U16 N5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_166':;
NODE_NAME	U16 N7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_167':;
NODE_NAME	U16 M7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_159':;
NODE_NAME	U16 M14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_160':;
NODE_NAME	U16 H7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_136':;
NODE_NAME	U16 H16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_137':;
NODE_NAME	U16 N2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_165':;
NODE_NAME	U16 M34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_163':;
NODE_NAME	U16 N1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_164':;
NODE_NAME	U16 J2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_140':;
NODE_NAME	U16 J5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_141':;
NODE_NAME	U16 P3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_176':;
NODE_NAME	U16 P4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_177':;
NODE_NAME	U16 N11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_169':;
NODE_NAME	U16 N13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_170':;
NODE_NAME	U16 J33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_146':;
NODE_NAME	U16 K3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_147':;
NODE_NAME	U16 P12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_180':;
NODE_NAME	U16 P14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_181':;
NODE_NAME	U16 N31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_175':;
NODE_NAME	U16 N19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_173':;
NODE_NAME	U16 N21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_174':;
NODE_NAME	U16 K10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_150':;
NODE_NAME	U16 K20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_151':;
NODE_NAME	U16 P28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_186':;
NODE_NAME	U16 M4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_158':;
NODE_NAME	U16 L17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_156':;
NODE_NAME	U16 L27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_157':;
NODE_NAME	U16 H4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_135':;
NODE_NAME	U16 R9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_190':;
NODE_NAME	U16 R11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_191':;
NODE_NAME	U16 M24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_162':;
NODE_NAME	U16 J1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_139':;
NODE_NAME	U16 J23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_145':;
NODE_NAME	U16 J8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_143':;
NODE_NAME	U16 J13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_144':;
NODE_NAME	U16 G7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_131':;
NODE_NAME	U16 G9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_132':;
NODE_NAME	U16 P10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_179':;
NODE_NAME	U16 N17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_172':;
NODE_NAME	U16 K7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_149':;
NODE_NAME	U16 P22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_185':;
NODE_NAME	U16 P18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_183':;
NODE_NAME	U16 P20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_184':;
NODE_NAME	U16 L7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_155':;
NODE_NAME	U16 L1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_153':;
NODE_NAME	U16 L5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_154':;
NODE_NAME	U16 G29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_134':;
NODE_NAME	U16 R7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_189':;
NODE_NAME	U16 N9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_168':;
NODE_NAME	U16 M20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_161':;
NODE_NAME	U16 H26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_138':;
NODE_NAME	U16 J7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_142':;
NODE_NAME	U16 P7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_178':;
NODE_NAME	U16 N15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_171':;
NODE_NAME	U16 K4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_148':;
NODE_NAME	U16 G5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_130':;
NODE_NAME	U16 P16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_182':;
NODE_NAME	U16 K30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_152':;
NODE_NAME	U16 G19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42106496@原理图库.XC6VLX130T-1.NORMAL(CHIPS)':
 'GND_133':;
NODE_NAME	C342 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139404@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C338 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139364@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C337 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139352@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C339 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139384@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C340 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139376@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C341 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19139396@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C411 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145304@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C405 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145240@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C406 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145260@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C407 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145252@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C408 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145272@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C409 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145292@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C410 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19145284@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C412 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19164432@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C419 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679230@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C413 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679176@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C414 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679198@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C415 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679188@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C416 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679206@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C417 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679238@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C418 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679218@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C420 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33679280@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C427 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687969@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C421 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687915@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C422 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687937@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C423 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687927@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C424 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687945@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C425 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687977@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C426 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33687957@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C428 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688019@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C435 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688109@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C429 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688053@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C430 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688085@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C431 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688067@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C432 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688077@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C433 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688117@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C434 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688099@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C436 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33688165@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '35':;
NODE_NAME	JP1 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '37':;
NODE_NAME	JP1 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '43':;
NODE_NAME	JP1 45
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '45':;
NODE_NAME	JP1 51
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '51':;
NODE_NAME	JP1 53
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '53':;
NODE_NAME	JP1 59
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '59':;
NODE_NAME	JP1 61
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '61':;
NODE_NAME	JP1 52
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '52':;
NODE_NAME	JP1 67
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '67':;
NODE_NAME	JP1 69
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '69':;
NODE_NAME	JP1 75
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '75':;
NODE_NAME	JP1 77
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '77':;
NODE_NAME	JP1 54
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '54':;
NODE_NAME	JP1 60
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '60':;
NODE_NAME	JP1 62
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '62':;
NODE_NAME	JP1 68
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '68':;
NODE_NAME	JP1 70
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '70':;
NODE_NAME	JP1 76
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '76':;
NODE_NAME	JP1 78
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '78':;
NODE_NAME	JP1 157
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '157':;
NODE_NAME	JP1 159
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '159':;
NODE_NAME	JP1 158
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '158':;
NODE_NAME	JP1 90
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '90':;
NODE_NAME	JP1 148
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '148':;
NODE_NAME	JP1 147
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '147':;
NODE_NAME	JP1 85
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '85':;
NODE_NAME	JP1 87
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '87':;
NODE_NAME	JP1 93
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '93':;
NODE_NAME	JP1 95
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '95':;
NODE_NAME	JP1 97
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '97':;
NODE_NAME	JP1 103
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '103':;
NODE_NAME	JP1 105
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '105':;
NODE_NAME	JP1 107
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '107':;
NODE_NAME	JP1 129
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '129':;
NODE_NAME	JP1 131
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '131':;
NODE_NAME	JP1 137
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '137':;
NODE_NAME	JP1 139
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '139':;
NODE_NAME	JP1 145
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '145':;
NODE_NAME	JP1 146
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '146':;
NODE_NAME	JP1 140
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '140':;
NODE_NAME	JP1 138
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '138':;
NODE_NAME	JP1 132
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '132':;
NODE_NAME	JP1 130
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '130':;
NODE_NAME	JP1 112
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '112':;
NODE_NAME	JP1 110
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '110':;
NODE_NAME	JP1 104
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '104':;
NODE_NAME	JP1 102
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '102':;
NODE_NAME	JP1 100
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '100':;
NODE_NAME	JP1 92
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '92':;
NODE_NAME	JP1 94
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '94':;
NODE_NAME	JP2 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '37':;
NODE_NAME	JP2 107
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '107':;
NODE_NAME	JP2 147
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '147':;
NODE_NAME	JP2 75
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '75':;
NODE_NAME	JP2 140
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '140':;
NODE_NAME	JP2 102
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '102':;
NODE_NAME	JP2 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '43':;
NODE_NAME	JP2 52
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '52':;
NODE_NAME	JP2 87
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '87':;
NODE_NAME	JP2 129
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '129':;
NODE_NAME	JP2 77
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '77':;
NODE_NAME	JP2 138
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '138':;
NODE_NAME	JP2 76
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '76':;
NODE_NAME	JP2 100
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '100':;
NODE_NAME	JP2 45
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '45':;
NODE_NAME	JP2 93
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '93':;
NODE_NAME	JP2 131
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '131':;
NODE_NAME	JP2 54
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '54':;
NODE_NAME	JP2 132
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '132':;
NODE_NAME	JP2 78
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '78':;
NODE_NAME	JP2 92
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '92':;
NODE_NAME	JP2 51
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '51':;
NODE_NAME	JP2 95
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '95':;
NODE_NAME	JP2 85
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '85':;
NODE_NAME	JP2 137
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '137':;
NODE_NAME	JP2 60
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '60':;
NODE_NAME	JP2 130
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '130':;
NODE_NAME	JP2 94
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '94':;
NODE_NAME	JP2 53
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '53':;
NODE_NAME	JP2 97
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '97':;
NODE_NAME	JP2 139
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '139':;
NODE_NAME	JP2 62
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '62':;
NODE_NAME	JP2 112
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '112':;
NODE_NAME	JP2 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '35':;
NODE_NAME	JP2 59
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '59':;
NODE_NAME	JP2 103
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '103':;
NODE_NAME	JP2 67
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '67':;
NODE_NAME	JP2 90
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '90':;
NODE_NAME	JP2 145
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '145':;
NODE_NAME	JP2 68
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '68':;
NODE_NAME	JP2 110
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '110':;
NODE_NAME	JP2 61
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '61':;
NODE_NAME	JP2 158
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '158':;
NODE_NAME	JP2 105
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '105':;
NODE_NAME	JP2 148
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '148':;
NODE_NAME	JP2 69
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '69':;
NODE_NAME	JP2 146
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '146':;
NODE_NAME	JP2 70
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '70':;
NODE_NAME	JP2 104
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '104':;
NODE_NAME	JP2 157
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '157':;
NODE_NAME	JP2 159
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '159':;
NODE_NAME	R212 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17681104@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R206 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18175714@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C438 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17473737@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C437 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17476301@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R213 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17605974@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C453 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17857280@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C454 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17861417@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C455 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17861974@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C456 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17864472@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C451 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17960548@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C452 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17845528@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C444 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18011354@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	OSC1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18072726@原理图库.OSC.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U20 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C439 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17483151@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C472 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357458@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C466 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C471 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357404@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C470 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357396@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C468 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18361756@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	OSC2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18361739@原理图库.OSC.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	OSC3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388311@原理图库.OSC.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C477 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388293@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C476 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388261@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C475 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388243@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C474 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388225@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C473 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388327@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C441 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18550878@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R208 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18596936@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R209 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18601035@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R210 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18601502@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R211 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18606551@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U23 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755814@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R222 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755800@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C469 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755847@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C461 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755959@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C462 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755925@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C463 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C464 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755907@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C479 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756050@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R225 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756423@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C467 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755967@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C465 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756550@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'GND.4':;
NODE_NAME	R226 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755875@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756295@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C460 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756404@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C459 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756281@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U22 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'GND.1':;
NODE_NAME	U22 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'GND.2':;
NODE_NAME	U22 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'GND.3':;
NODE_NAME	C458 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756163@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C457 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756030@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C478 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756536@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C526 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408826@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C523 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408700@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C524 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408736@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C525 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408752@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C522 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408818@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R235 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408720@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U29 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408795@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C527 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408686@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C514 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31428062@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C515 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427344@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U27 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	C516 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427352@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U27 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U27 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 '-SENSE':;
NODE_NAME	U27 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	U27 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	U27 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U27 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	R233 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427571@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R231 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32096012@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C483 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095784@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C484 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095795@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C485 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095697@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	C487 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095689@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOSENSE_N':;
NODE_NAME	C486 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095746@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	R229 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095729@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'SYNC':;
NODE_NAME	C489 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095705@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C488 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095713@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C490 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095738@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C482 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095776@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C481 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095681@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C480 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095721@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C507 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916403@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C503 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32096021@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U26 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'SYNC':;
NODE_NAME	C505 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916411@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C504 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916419@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C506 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916427@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U26 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U26 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOSENSE_N':;
NODE_NAME	U26 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	C532 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953527@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C529 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953503@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C531 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953519@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C528 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953535@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C530 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953511@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R236 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32299946@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U30 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32300012@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C533 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37953495@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C538 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955489@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C535 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955465@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C536 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955473@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C534 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955497@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C537 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955481@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U31 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342208@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R237 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342146@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C539 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37955457@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C492 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431793@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C495 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431805@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C493 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431987@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431878@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NODE_NAME	D7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431911@AVSOLUTION_BCI.SMCJ6_0.0A.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	C496 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431976@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C494 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431960@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C491 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431864@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R234 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32674447@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C521 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917711@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C518 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917727@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C519 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917719@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'SYNC':;
NODE_NAME	C517 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32674439@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C520 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917735@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U28 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOSENSE_N':;
NODE_NAME	U28 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	C499 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891812@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C500 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891820@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C501 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891788@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C502 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891804@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C498 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891780@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C497 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37891796@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C510 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895082@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C511 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895090@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C512 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895058@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C513 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895074@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C509 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895050@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C508 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37895066@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J9 SLEEVE
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40349070@DSP_FPGA_PCB.POWER_0.NORMAL(CHIPS)':
 'SLEEVE':;
NODE_NAME	J9 SHUNT
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40349070@DSP_FPGA_PCB.POWER_0.NORMAL(CHIPS)':
 'SHUNT':;
NET_NAME
'N4310600'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4310600':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4310600';
NODE_NAME	U6 100
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'GIN2':;
NODE_NAME	C39 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4310566@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2774048'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2774048':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2774048';
NODE_NAME	RN15 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U13 C9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'DOUT14':;
NET_NAME
'FPGA_CONFIG_D6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d6';
NODE_NAME	U17 G6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U16 P24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L6N_D6_24':;
NET_NAME
'THS7327_Y_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS7327_Y_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths7327_y_out';
NODE_NAME	U7 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH2_A':;
NODE_NAME	R24 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4260132@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C35 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4260148@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C38 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4269893@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2970_D13'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2970_D13':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2970_d13';
NODE_NAME	RN15 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36264821@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AJ16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22671247@原理图库.XC6VLX130T-15.NORMAL(CHIPS)':
 'IO_L6N_32':;
NET_NAME
'JTAG_TMS'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):JTAG_TMS':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):jtag_tms';
NODE_NAME	U16 AF8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'TMS_0':;
NODE_NAME	J8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'TMS':;
NET_NAME
'THS7327_PR_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS7327_PR_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths7327_pr_out';
NODE_NAME	U7 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH1_A':;
NODE_NAME	C34 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4222493@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R23 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4222477@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5990061'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990061':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990061';
NODE_NAME	U9 51
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY6':;
NODE_NAME	RN10 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'FPGA_CONFIG_D5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d5';
NODE_NAME	U17 G5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U16 H25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L7P_D5_24':;
NET_NAME
'N39893474'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N39893474':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n39893474';
NODE_NAME	R11 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893521@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C16 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893491@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893483@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4687267'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4687267':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4687267';
NODE_NAME	R40 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4683345@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 80
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'EXT_CLK':;
NET_NAME
'RGBOUT_THS7327_VSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):RGBOUT_THS7327_VSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):rgbout_ths7327_vsync_out';
NODE_NAME	U10 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_VSYNC':;
NODE_NAME	U11 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'FPGA_CONFIG_A17'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A17':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a17';
NODE_NAME	R136 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142732@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U16 AG8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L18P_A17_34':;
NET_NAME
'TVP5150_Y_IN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):TVP5150_Y_IN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):tvp5150_y_in';
NODE_NAME	L1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155396@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155308@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39876506@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'Y':;
NET_NAME
'N4432671'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4432671':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4432671';
NODE_NAME	U6 87
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'FILT1':;
NODE_NAME	R50 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4421363@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N5990057'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990057':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990057';
NODE_NAME	U9 50
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY7':;
NODE_NAME	RN10 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N21960087'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N21960087':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n21960087';
NODE_NAME	D2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34589516@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R145 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21958229@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'TVP5150_C_IN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):TVP5150_C_IN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):tvp5150_c_in';
NODE_NAME	J1 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39876506@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'C':;
NODE_NAME	L2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893483@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39893475@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4813521'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4813521':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4813521';
NODE_NAME	R29 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4803513@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 48
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_4':;
NET_NAME
'RGBOUT_THS7327_HSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):RGBOUT_THS7327_HSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):rgbout_ths7327_hsync_out';
NODE_NAME	U10 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_HSYNC':;
NODE_NAME	U11 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'N22787600'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22787600':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22787600';
NODE_NAME	R149 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22787589@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L17P_VRN_24':;
NET_NAME
'N31408682'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N31408682':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n31408682';
NODE_NAME	R235 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408720@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408795@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_O_ADJUST':;
NET_NAME
'FPGA_TVP7002_EXTCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_EXTCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_extclk';
NODE_NAME	R40 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4683345@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AF26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L11P_SRCC_12':;
NET_NAME
'FPGA_OUT_THS7327_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_OUT_THS7327_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_out_ths7327_scl';
NODE_NAME	U10 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	R81 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440990@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AP19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L3P_22':;
NET_NAME
'FPGA_CONFIG_D4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d4';
NODE_NAME	U17 E5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U16 H24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L7N_D4_24':;
NET_NAME
'N32674549'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32674549':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32674549';
NODE_NAME	R232 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32674480@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'TT':;
NET_NAME
'N4811529'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4811529':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4811529';
NODE_NAME	R28 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4802769@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 59
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_5':;
NET_NAME
'N5990053'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990053':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990053';
NODE_NAME	U9 49
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY8':;
NODE_NAME	RN10 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d3';
NODE_NAME	U17 E4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U16 V24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L12P_D3_24':;
NET_NAME
'FPGA_TVP7002_DATACLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_DATACLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_dataclk';
NODE_NAME	R39 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4682013@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L11N_SRCC_12':;
NET_NAME
'FPGA_THS8200_CR9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr9';
NODE_NAME	RN12 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AP24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L19N_23':;
NET_NAME
'JTAG_TCK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):JTAG_TCK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):jtag_tck';
NODE_NAME	U16 AE8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'TCK_0':;
NODE_NAME	J8 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'TCK':;
NET_NAME
'N4430783'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4430783':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4430783';
NODE_NAME	R50 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4421363@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C52 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4420087@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_CR8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr8';
NODE_NAME	RN12 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AP25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L19P_23':;
NET_NAME
'N32096140'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32096140':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32096140';
NODE_NAME	R230 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32096053@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'TT':;
NET_NAME
'N4809539'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4809539':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4809539';
NODE_NAME	R27 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4800757@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 61
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_4':;
NET_NAME
'RGBOUT_THS7327_B_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):RGBOUT_THS7327_B_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):rgbout_ths7327_b_out';
NODE_NAME	R69 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6576813@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J5 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_CONFIG_A7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a7';
NODE_NAME	R122 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142652@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U16 E8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L6P_A07_D23_34':;
NET_NAME
'N4427011'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4427011':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4427011';
NODE_NAME	C51 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4418811@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4420087@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 89
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PLL_F':;
NET_NAME
'N6571589'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6571589':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6571589';
NODE_NAME	R64 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6568857@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C88 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549541@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C89 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549525@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d2';
NODE_NAME	U17 G3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U16 W24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L12N_D2_FS2_24':;
NET_NAME
'N4786193'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786193':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786193';
NODE_NAME	RN6 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U6 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_2':;
NET_NAME
'FPGA_THS8200_CR7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr7';
NODE_NAME	RN12 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AL24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L18N_23':;
NET_NAME
'N22787582'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22787582':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22787582';
NODE_NAME	R150 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22787601@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L17N_VRP_24':;
NET_NAME
'N32431861'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32431861':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32431861';
NODE_NAME	D8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431878@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R228 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32431968@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2879045'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2879045':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2879045';
NODE_NAME	J4 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '4':;
NODE_NAME	R25 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3892275@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6576831'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6576831':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6576831';
NODE_NAME	R69 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6576813@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C92 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6546009@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C93 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6543713@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_A6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a6';
NODE_NAME	R121 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142644@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U16 E9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L6N_A06_D22_34':;
NET_NAME
'N32674565'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32674565':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32674565';
NODE_NAME	U28 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOADJUST':;
NODE_NAME	R234 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32674447@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N3551753'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N3551753':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n3551753';
NODE_NAME	U7 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'PUC':;
NODE_NAME	R48 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5618475@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5990049'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990049':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990049';
NODE_NAME	U9 48
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY9':;
NODE_NAME	RN10 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_CONFIG_D1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d1';
NODE_NAME	U17 E2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U16 AF25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L13P_D1_FS1_24':;
NET_NAME
'N4786189'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786189':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786189';
NODE_NAME	RN6 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U6 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_3':;
NET_NAME
'FPGA_OUT_THS7327_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_OUT_THS7327_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_out_ths7327_sda';
NODE_NAME	U10 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R80 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441386@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L3N_22':;
NET_NAME
'FPGA_CONFIG_D15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d15';
NODE_NAME	U17 E7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U16 M23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L2P_D15_24':;
NET_NAME
'N4786185'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786185':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786185';
NODE_NAME	RN6 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U6 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_0':;
NET_NAME
'N5989989'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5989989':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5989989';
NODE_NAME	U9 53
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY4':;
NODE_NAME	R68 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6005831@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N21763689'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N21763689':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n21763689';
NODE_NAME	U17 G2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'WP#':;
NODE_NAME	R131 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21763691@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N32095876'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32095876':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32095876';
NODE_NAME	R227 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095768@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'TT':;
NET_NAME
'N4297482'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4297482':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4297482';
NODE_NAME	U6 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'BIN3':;
NODE_NAME	C49 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4297460@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_VSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_VSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_vsync';
NODE_NAME	RN13 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AJ24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L14P_23':;
NET_NAME
'FPGA_CONFIG_A5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a5';
NODE_NAME	R120 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142636@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U16 B8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L7P_A05_D21_34':;
NET_NAME
'N4684019'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4684019':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4684019';
NODE_NAME	R39 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4682013@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'DATACLK':;
NET_NAME
'FPGA_THS8200_CR6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr6';
NODE_NAME	RN12 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AK23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L18P_23':;
NET_NAME
'FPGA_CONFIG_A15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a15';
NODE_NAME	R133 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142716@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 D7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U16 F9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L2P_A15_D31_34':;
NET_NAME
'FPGA_IN_THS7327_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_IN_THS7327_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_in_ths7327_sda';
NODE_NAME	U7 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R53 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5628154@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AD21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L0N_22':;
NET_NAME
'N6575056'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6575056':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6575056';
NODE_NAME	R67 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6575038@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C90 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549109@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C91 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549093@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D14'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D14':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d14';
NODE_NAME	U17 G7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U16 L24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L2N_D14_24':;
NET_NAME
'N2876821'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2876821':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2876821';
NODE_NAME	R20 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5725917@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '11':;
NET_NAME
'FPGA_THS8200_HSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_HSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_hsync';
NODE_NAME	RN13 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AK24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L14N_VREF_23':;
NET_NAME
'JTAG_TDO'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):JTAG_TDO':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):jtag_tdo';
NODE_NAME	U16 AC8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'TDO_0':;
NODE_NAME	J8 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'TDO':;
NET_NAME
'N4786181'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786181':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786181';
NODE_NAME	RN6 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U6 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_1':;
NET_NAME
'FPGA_THS8200_CR5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr5';
NODE_NAME	RN11 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AN24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L17N_23':;
NET_NAME
'FPGA_CONFIG_A14'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A14':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a14';
NODE_NAME	R132 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142708@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U16 F10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L2N_A14_D30_34':;
NET_NAME
'N32342109'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32342109':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32342109';
NODE_NAME	R237 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342146@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342208@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_O_ADJUST':;
NET_NAME
'FPGA_TVP7002_RESET'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_RESET':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_reset';
NODE_NAME	U6 71
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'RESETB':;
NODE_NAME	U16 AJ29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L13P_12':;
NET_NAME
'FPGA_THS8200_CLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_clk';
NODE_NAME	RN13 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AH23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L11P_SRCC_23':;
NET_NAME
'FPGA_CONFIG_D13'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D13':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d13';
NODE_NAME	U17 H5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U16 F24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L3P_D13_24':;
NET_NAME
'N31427590'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N31427590':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n31427590';
NODE_NAME	R233 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427571@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'VO ADJUST':;
NET_NAME
'1.9VA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):1.9VA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\1.9va\';
NODE_NAME	L13 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5581555@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18VDD.4':;
NODE_NAME	U6 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18VDD.1':;
NODE_NAME	U6 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18VDD.2':;
NODE_NAME	U6 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18VDD.3':;
NODE_NAME	U6 85
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PLL_A18VDD.2':;
NODE_NAME	U6 84
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PLL_A18VDD.1':;
NODE_NAME	C76 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536331@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C77 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536347@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C74 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536295@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C75 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536315@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C79 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5545784@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C78 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5476230@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N6441338'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441338':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441338';
NODE_NAME	U10 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'A_HSYNC':;
NODE_NAME	R58 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441264@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'JTAG_TDI'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):JTAG_TDI':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):jtag_tdi';
NODE_NAME	U16 AD8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'TDI_0':;
NODE_NAME	J8 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'TDI':;
NET_NAME
'N4786177'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786177':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786177';
NODE_NAME	RN5 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U6 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_6':;
NET_NAME
'FPGA_THS8200_CR4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr4';
NODE_NAME	RN11 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AN25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L17P_23':;
NET_NAME
'FPGA_CONFIG_FOE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_FOE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_foe';
NODE_NAME	U17 F8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'G#':;
NODE_NAME	R148 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22779153@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AA24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L14N_VREF_FOE_B_MOSI_24':;
NET_NAME
'N4773169'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4773169':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4773169';
NODE_NAME	RN1 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U6 63
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_2':;
NET_NAME
'FPGA_THS8200_CB6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb6';
NODE_NAME	RN8 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AP30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L3P_23':;
NET_NAME
'FPGA_CONFIG_A16'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A16':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a16';
NODE_NAME	R135 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142724@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 D8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U16 AH8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L18N_A16_34':;
NET_NAME
'N32299929'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32299929':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32299929';
NODE_NAME	R236 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32299946@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32300012@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'V_O_ADJUST':;
NET_NAME
'N4786173'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786173':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786173';
NODE_NAME	RN5 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U6 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_9':;
NET_NAME
'N6177514'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6177514':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6177514';
NODE_NAME	U9 47
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'FID':;
NODE_NAME	RN13 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'N22747152'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22747152':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22747152';
NODE_NAME	R152 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22747167@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AP10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L19N_VRP_34':;
NET_NAME
'N32096157'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32096157':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32096157';
NODE_NAME	U26 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOADJUST':;
NODE_NAME	R231 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32096012@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_IN_THS7327_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_IN_THS7327_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_in_ths7327_scl';
NODE_NAME	U7 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	R54 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5624365@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L0P_22':;
NET_NAME
'N5989985'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5989985':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5989985';
NODE_NAME	U9 52
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY5':;
NODE_NAME	R70 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6006154@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D12'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D12':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d12';
NODE_NAME	U17 F5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U16 F23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L3N_D12_24':;
NET_NAME
'N4475960'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4475960':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4475960';
NODE_NAME	R52 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4475298@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 70
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PWDN':;
NET_NAME
'N6177512'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6177512':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6177512';
NODE_NAME	U9 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'CLKIN':;
NODE_NAME	RN13 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_CONFIG_A22'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A22':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a22';
NODE_NAME	R144 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142772@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 G1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A22':;
NODE_NAME	U16 AL9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L15N_A22_34':;
NET_NAME
'N4773167'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4773167':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4773167';
NODE_NAME	RN1 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U6 64
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_1':;
NET_NAME
'FPGA_THS8200_CB5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb5';
NODE_NAME	R59 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6005508@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L2N_23':;
NET_NAME
'FPGA_CONFIG_D11'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D11':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d11';
NODE_NAME	U17 F4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U16 N23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L4P_D11_24':;
NET_NAME
'N4312577'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4312577':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4312577';
NODE_NAME	U6 98
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'GIN3':;
NODE_NAME	C41 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4312543@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6440750'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440750':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440750';
NODE_NAME	U10 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'PUC':;
NODE_NAME	R71 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440302@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d0';
NODE_NAME	U17 F2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U16 AF24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L13N_D0_FS0_24':;
NET_NAME
'FPGA_TVP7002_Y0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y0';
NODE_NAME	RN3 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AF28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L5P_12':;
NET_NAME
'N5986701'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5986701':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5986701';
NODE_NAME	U9 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB6':;
NODE_NAME	RN8 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'FPGA_CONFIG_A21'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A21':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a21';
NODE_NAME	R143 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142764@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A21':;
NODE_NAME	U16 AF9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L16P_A21_34':;
NET_NAME
'N32095890'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32095890':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32095890';
NODE_NAME	U25 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VOADJUST':;
NODE_NAME	R229 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095729@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4475958'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4475958':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4475958';
NODE_NAME	R51 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4474631@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 76
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'CLAMP':;
NET_NAME
'FPGA_THS8200_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_scl';
NODE_NAME	U9 64
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	R75 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6164795@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AK27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L10P_MRCC_23':;
NET_NAME
'FPGA_CONFIG_A13'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A13':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a13';
NODE_NAME	R130 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142700@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 B5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U16 C10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L3P_A13_D29_34':;
NET_NAME
'N32095828'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32095828':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32095828';
NODE_NAME	C487 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095689@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C489 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095705@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C490 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095738@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	U25 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	C488 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32095713@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L51 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42850686@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L50 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42850056@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2880637'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2880637':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2880637';
NODE_NAME	U5 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	J4 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '13':;
NET_NAME
'FPGA_THS8200_CB4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb4';
NODE_NAME	R57 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6003700@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L2P_23':;
NET_NAME
'FPGA_CONFIG_D10'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D10':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d10';
NODE_NAME	U17 F3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U16 N24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L4N_VREF_D10_24':;
NET_NAME
'N2875055'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2875055':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2875055';
NODE_NAME	R25 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3892275@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '5':;
NET_NAME
'N5994615'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5994615':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5994615';
NODE_NAME	U9 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR7':;
NODE_NAME	RN12 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_CONFIG_A12'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A12':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a12';
NODE_NAME	R129 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142692@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U16 D10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L3N_A12_D28_34':;
NET_NAME
'N32674515'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32674515':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32674515';
NODE_NAME	C519 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917719@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C521 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917711@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C520 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917735@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	C518 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37917727@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L55 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42898762@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L54 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42898754@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_TVP7002_CR9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr9';
NODE_NAME	RN2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L4N_VREF_12':;
NET_NAME
'FPGA_THS8200_CB3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb3';
NODE_NAME	RN7 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AM30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L1N_23':;
NET_NAME
'FPGA_CONFIG_A20'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A20':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a20';
NODE_NAME	R141 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142756@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A20':;
NODE_NAME	U16 AF10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L16N_A20_34':;
NET_NAME
'N32096098'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N32096098':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n32096098';
NODE_NAME	C507 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916403@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C505 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916411@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C506 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916427@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	U26 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	C504 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS37916419@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L53 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42893115@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L52 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42893107@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSYNC_A_PORT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):HSYNC_A_PORT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):hsync_a_port';
NODE_NAME	R35 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3219874@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3729950@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'A1':;
NET_NAME
'N5994613'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5994613':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5994613';
NODE_NAME	U9 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR8':;
NODE_NAME	RN12 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_FCS'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_FCS':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_fcs';
NODE_NAME	U17 B4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'EN#':;
NODE_NAME	R147 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22779143@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 Y24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L14P_FCS_B_24':;
NET_NAME
'N2880277'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2880277':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2880277';
NODE_NAME	U7 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'I2C_A0':;
NODE_NAME	R45 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5616832@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_CB2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb2';
NODE_NAME	RN7 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AN30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L1P_23':;
NET_NAME
'FPGA_CONFIG_A11'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A11':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a11';
NODE_NAME	R127 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142684@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U16 C9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L4P_A11_D27_34':;
NET_NAME
'FPGA_TVP7002_CR8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr8';
NODE_NAME	RN2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AJ34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L4P_12':;
NET_NAME
'THS8200_PB_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS8200_PB_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths8200_pb_out';
NODE_NAME	U9 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'ABPB':;
NODE_NAME	R61 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441232@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C83 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441114@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_CONFIG_A3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a3';
NODE_NAME	R118 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142620@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 D1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U16 AD10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L12P_A03_D19_34':;
NET_NAME
'N4773165'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4773165':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4773165';
NODE_NAME	RN1 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U6 65
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_0':;
NET_NAME
'FPGA_THS8200_CB1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb1';
NODE_NAME	RN7 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AH28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L0N_23':;
NET_NAME
'FPGA_CONFIG_D9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d9';
NODE_NAME	U17 E3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U16 H23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L5P_D9_24':;
NET_NAME
'FPGA_TVP7002_CR7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr7';
NODE_NAME	RN2 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AE29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L3N_12':;
NET_NAME
'N5994611'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5994611':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5994611';
NODE_NAME	U9 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR9':;
NODE_NAME	RN12 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_CONFIG_INIT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_INIT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_init';
NODE_NAME	U16 P8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'INIT_B_0':;
NODE_NAME	U17 B8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'READY_WAIT':;
NODE_NAME	R140 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21788358@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34589516@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NODE_NAME	R146 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43548299@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N4475956'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4475956':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4475956';
NODE_NAME	R49 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4473965@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 77
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'COAST':;
NET_NAME
'N5992034'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5992034':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5992034';
NODE_NAME	U9 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR2':;
NODE_NAME	RN11 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'FPGA_CONFIG_A10'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A10':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a10';
NODE_NAME	R126 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142676@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 D3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U16 D9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L4N_VREF_A10_D26_34':;
NET_NAME
'N4695747'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4695747':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4695747';
NODE_NAME	R22 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4695749@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'HSOUT':;
NET_NAME
'FPGA_THS8200_RESET'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_RESET':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_reset';
NODE_NAME	U9 60
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RESETB':;
NODE_NAME	R74 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6128099@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AL26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L13P_23':;
NET_NAME
'FPGA_CONFIG_A19'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A19':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a19';
NODE_NAME	R139 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142748@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A19':;
NODE_NAME	U16 AN9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L17P_A19_34':;
NET_NAME
'N4310604'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4310604':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4310604';
NODE_NAME	U6 99
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'SOGIN_2':;
NODE_NAME	C40 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4310582@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5992032'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5992032':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5992032';
NODE_NAME	U9 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR3':;
NODE_NAME	RN11 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_CONFIG_D8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d8';
NODE_NAME	U17 E1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U16 G23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L5N_D8_24':;
NET_NAME
'FPGA_TVP7002_CR6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr6';
NODE_NAME	RN2 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AE28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L3P_12':;
NET_NAME
'N5992030'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5992030':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5992030';
NODE_NAME	U9 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR4':;
NODE_NAME	RN11 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_D7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_d7';
NODE_NAME	U17 H7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U16 R24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L6P_D7_24':;
NET_NAME
'FPGA_TVP7002_HSOUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_HSOUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_hsout';
NODE_NAME	R22 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4695749@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AK32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L14N_VREF_12':;
NET_NAME
'THS8200_Y_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS8200_Y_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths8200_y_out';
NODE_NAME	U9 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'AGY':;
NODE_NAME	R63 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441180@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C87 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440882@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_CONFIG_FWE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_FWE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_fwe';
NODE_NAME	U17 G8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'WEN#':;
NODE_NAME	R125 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21842074@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AF23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L15P_FWE_B_24':;
NET_NAME
'N2879953'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2879953':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2879953';
NODE_NAME	U7 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'I2C_A1':;
NODE_NAME	R43 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5613582@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_CB0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb0';
NODE_NAME	RN7 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AH27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L0P_23':;
NET_NAME
'FPGA_CONFIG_A18'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A18':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a18';
NODE_NAME	R138 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142740@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 B7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A18':;
NODE_NAME	U16 AP9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L17N_A18_34':;
NET_NAME
'FPGA_TVP7002_CR3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr3';
NODE_NAME	RN1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AD27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L1N_12':;
NET_NAME
'N5996261'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5996261':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5996261';
NODE_NAME	U9 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR1':;
NODE_NAME	R73 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6006800@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_A2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a2';
NODE_NAME	R117 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142443@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U16 AC9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L12N_A02_D18_34':;
NET_NAME
'N18756160'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756160':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756160';
NODE_NAME	U22 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'XOUT':;
NODE_NAME	Y2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755865@DISCRETE.CRYSTAL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C467 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755967@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2875141'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2875141':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2875141';
NODE_NAME	U7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'A_CH_1':;
NODE_NAME	C44 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3215211@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6440872'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440872':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440872';
NODE_NAME	U10 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'A_CH_2':;
NODE_NAME	C87 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440882@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_LATCH'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_LATCH':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_latch';
NODE_NAME	U17 H1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'LEN#':;
NODE_NAME	R134 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21829897@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AC23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L18P_24':;
NET_NAME
'N18755874'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18755874':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18755874';
NODE_NAME	Y2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755865@DISCRETE.CRYSTAL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U22 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'XIN/CLK':;
NODE_NAME	C465 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756550@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4694399'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4694399':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4694399';
NODE_NAME	R26 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4694381@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'VSOUT':;
NET_NAME
'N6625469'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6625469':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6625469';
NODE_NAME	U11 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J5 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '14':;
NET_NAME
'FPGA_CONFIG_DONE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_DONE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_done';
NODE_NAME	U16 R8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'DONE_0':;
NODE_NAME	Q1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22431906@DISCRETE.MOSFET N.NORMAL(CHIPS)':
 'GATE':;
NODE_NAME	R142 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21919215@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N18756083'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756083':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756083';
NODE_NAME	R224 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756520@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R223 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755760@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_TVP7002_CR2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr2';
NODE_NAME	RN1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AE27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L1P_12':;
NET_NAME
'N5996257'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5996257':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5996257';
NODE_NAME	U9 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR0':;
NODE_NAME	R72 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6006477@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_PROG'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_PROG':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_prog';
NODE_NAME	U17 D4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	R128 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22530852@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 L8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'PROGRAM_B_0':;
NODE_NAME	SW2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40259041@AVSOLUTION.SWITCH 4.NORMAL(CHIPS)':
 '1':;
NET_NAME
'THS7327_HSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS7327_HSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths7327_hsync_out';
NODE_NAME	R46 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5231191@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'HSYNC_OUT':;
NODE_NAME	U6 81
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'HSYNC_A':;
NET_NAME
'N5992028'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5992028':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5992028';
NODE_NAME	U9 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR5':;
NODE_NAME	RN11 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N21941803'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N21941803':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n21941803';
NODE_NAME	D1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34586922@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NODE_NAME	Q1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22431906@DISCRETE.MOSFET N.NORMAL(CHIPS)':
 'DRAIN':;
NET_NAME
'N18755916'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18755916':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18755916';
NODE_NAME	C462 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755925@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L47 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755917@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C461 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755959@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C463 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C464 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755907@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'VDDOUT.1':;
NODE_NAME	U22 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'VDDOUT.2':;
NODE_NAME	U22 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'VDDOUT.3':;
NET_NAME
'FPGA_TVP7002_VSOUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_VSOUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_vsout';
NODE_NAME	R26 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4694381@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AK33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L14P_12':;
NET_NAME
'N6625477'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6625477':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6625477';
NODE_NAME	J5 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '5':;
NODE_NAME	R83 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625733@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N22747178'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N22747178':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n22747178';
NODE_NAME	R151 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22747159@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L19P_VRN_34':;
NET_NAME
'YPBPRIN_THS7327_VSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):YPBPRIN_THS7327_VSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ypbprin_ths7327_vsync_out';
NODE_NAME	R44 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5230617@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AL18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L1N_22':;
NET_NAME
'N5994617'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5994617':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5994617';
NODE_NAME	U9 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'RCR6':;
NODE_NAME	RN12 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5992349@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'FPGA_CONFIG_A4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a4';
NODE_NAME	R119 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142628@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 D2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U16 C8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L7N_A04_D20_34':;
NET_NAME
'N17940778'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N17940778':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n17940778';
NODE_NAME	U20 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'REG_CAP1':;
NODE_NAME	C451 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17960548@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_TVP7002_CR4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr4';
NODE_NAME	R27 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4800757@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L2P_12':;
NET_NAME
'FPGA_THS8200_Y4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y4';
NODE_NAME	R68 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6005831@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L7P_23':;
NET_NAME
'FPGA_CONFIG_A1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a1';
NODE_NAME	R116 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142266@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 B1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U16 AK8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L13P_A01_D17_34':;
NET_NAME
'N18756389'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756389':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756389';
NODE_NAME	U22 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'S0':;
NODE_NAME	R221 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756394@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4692439'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4692439':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4692439';
NODE_NAME	R21 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4692421@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'FIDOUT':;
NET_NAME
'N5990077'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990077':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990077';
NODE_NAME	U9 57
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY0':;
NODE_NAME	RN9 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'FPGA_CONFIG_A0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a0';
NODE_NAME	R115 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22141581@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 A1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U16 AL8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L13N_A00_D16_34':;
NET_NAME
'N18653198'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18653198':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18653198';
NODE_NAME	C443 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18653189@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Z1':;
NET_NAME
'FPGA_TVP7002_CR1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr1';
NODE_NAME	RN1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AD26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L0N_12':;
NET_NAME
'N6168293'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6168293':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6168293';
NODE_NAME	U9 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'I2CA':;
NODE_NAME	R79 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6165531@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N21938357'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N21938357':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n21938357';
NODE_NAME	D1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34586922@AVSOLUTION.CR.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R137 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21919207@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N18755811'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18755811':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18755811';
NODE_NAME	R217 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755784@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U23 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755814@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'O':;
NET_NAME
'N4272337'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4272337':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4272337';
NODE_NAME	U6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'SOGIN_1':;
NODE_NAME	C38 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4269893@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5990073'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5990073':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5990073';
NODE_NAME	U9 56
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'GY1':;
NODE_NAME	RN9 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_CONFIG_A9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_CONFIG_A9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_config_a9';
NODE_NAME	R124 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22142668@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 C3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U16 A9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L5P_A09_D25_34':;
NET_NAME
'N16778048'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N16778048':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n16778048';
NODE_NAME	R212 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17681104@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OS1':;
NET_NAME
'1.9V'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):1.9V':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\1.9v\';
NODE_NAME	L13 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5581555@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 69
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'DVDD.2':;
NODE_NAME	U6 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'DVDD.1':;
NODE_NAME	C69 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5514498@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C68 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5514446@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285314@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R55 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285370@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285338@原理图库.LM317M.NORMAL(CHIPS)':
 'VO':;
NODE_NAME	U8 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33285338@原理图库.LM317M.NORMAL(CHIPS)':
 'TAB':;
NET_NAME
'FPGA_THS8200_Y3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y3';
NODE_NAME	RN9 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AK28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L6N_23':;
NET_NAME
'N18756393'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756393':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756393';
NODE_NAME	R218 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756038@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y1':;
NET_NAME
'FPGA_TVP7002_CR0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CR0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cr0';
NODE_NAME	RN1 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AD25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L0P_12':;
NET_NAME
'FPGA_THS8200_Y2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y2';
NODE_NAME	RN9 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AL28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L6P_23':;
NET_NAME
'FPGA_GS2972_AUDIO_INT/CLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_AUDIO_INT/CLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_audio_int/clk\';
NODE_NAME	TP5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26975339@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U15 H7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AUDIO_INT':;
NODE_NAME	U16 AM13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L15N_33':;
NET_NAME
'FPGA_TVP7002_CB2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb2';
NODE_NAME	RN6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AM33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L16P_12':;
NET_NAME
'N6239072'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6239072':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6239072';
NODE_NAME	U9 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'VDD_DLL':;
NODE_NAME	C85 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6350316@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L16 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6342612@原理图库.FB.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C84 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6348330@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N26274165'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26274165':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26274165';
NODE_NAME	C182 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35711501@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 A7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'LF':;
NODE_NAME	R103 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35601451@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N18651306'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18651306':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18651306';
NODE_NAME	C442 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18647030@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Y1':;
NET_NAME
'FPGA_TVP7002_CB1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb1';
NODE_NAME	RN6 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AK31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L15N_12':;
NET_NAME
'THS8200_PR_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS8200_PR_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths8200_pr_out';
NODE_NAME	U9 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'ARPR':;
NODE_NAME	R60 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440346@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C82 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440756@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_D6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d6';
NODE_NAME	RN23 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AK12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L3P_33':;
NET_NAME
'N16778769'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N16778769':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n16778769';
NODE_NAME	U20 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'PR1':;
NODE_NAME	R207 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18185168@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4784015'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4784015':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4784015';
NODE_NAME	RN4 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U6 45
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'G_7':;
NET_NAME
'RGBOUT_THS7327_G_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):RGBOUT_THS7327_G_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):rgbout_ths7327_g_out';
NODE_NAME	R67 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6575038@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_20BIT/10BIT#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_20BIT/10BIT#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_20bit/10bit#\';
NODE_NAME	U15 G4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 '20BIT/1\0\B\I\T\':;
NODE_NAME	U16 AM22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L17P_22':;
NET_NAME
'N18756294'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756294':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756294';
NODE_NAME	R223 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755760@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756295@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'O':;
NET_NAME
'FPGA_TVP7002_CB0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb0';
NODE_NAME	RN6 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798013@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AL31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L15P_12':;
NET_NAME
'FPGA_THS8200_Y1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y1';
NODE_NAME	RN9 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AP29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L5N_23':;
NET_NAME
'FPGA_GS2972_D7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d7';
NODE_NAME	RN23 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AJ12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L3N_33':;
NET_NAME
'YPBPRIN_THS7327_HSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):YPBPRIN_THS7327_HSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ypbprin_ths7327_hsync_out';
NODE_NAME	R46 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5231191@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AM18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L1P_22':;
NET_NAME
'N5975405'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5975405':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5975405';
NODE_NAME	U9 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB3':;
NODE_NAME	RN7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N27233853'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N27233853':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n27233853';
NODE_NAME	R101 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35955779@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C175 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27220485@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N34496195'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34496195':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34496195';
NODE_NAME	R208 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18596936@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34478167@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NET_NAME
'N4778603'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4778603':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4778603';
NODE_NAME	RN2 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U6 56
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_8':;
NET_NAME
'FPGA_THS8200_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_sda';
NODE_NAME	U9 63
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R76 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6165163@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AJ27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L10N_MRCC_23':;
NET_NAME
'N2789956'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2789956':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2789956';
NODE_NAME	U14 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'S\D\I\':;
NODE_NAME	R99 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35996243@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C173 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27182884@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N34493939'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34493939':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34493939';
NODE_NAME	R209 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18601035@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34469231@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NET_NAME
'FPGA_TVP7002_Y9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y9';
NODE_NAME	RN4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L9N_MRCC_12':;
NET_NAME
'RGBOUT_THS7327_R_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):RGBOUT_THS7327_R_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):rgbout_ths7327_r_out';
NODE_NAME	R64 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6568857@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J5 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N26141104'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26141104':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26141104';
NODE_NAME	C180 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35910813@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 B7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'VCO_VDD':;
NODE_NAME	R102 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35615296@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N34491685'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34491685':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34491685';
NODE_NAME	R210 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18601502@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34477445@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NET_NAME
'N4778599'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4778599':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4778599';
NODE_NAME	RN2 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U6 55
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_9':;
NET_NAME
'FPGA_THS8200_Y0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y0';
NODE_NAME	RN9 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5990019@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AN29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L5P_23':;
NET_NAME
'N26834918'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26834918':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26834918';
NODE_NAME	U15 G7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'IOPROC_EN/D\I\S\':;
NODE_NAME	R105 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35659443@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_TVP7002_Y8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y8';
NODE_NAME	RN4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AG27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L9P_MRCC_12':;
NET_NAME
'FPGA_THS8200_CB9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb9';
NODE_NAME	RN8 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AK29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L4N_VREF_23':;
NET_NAME
'FPGA_GS2972_RATE_SEL1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_RATE_SEL1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_rate_sel1';
NODE_NAME	U15 E4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RATE_SEL1':;
NODE_NAME	U16 AK21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L16P_22':;
NET_NAME
'N18755809'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18755809':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18755809';
NODE_NAME	R222 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755800@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U23 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755814@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'OE':;
NET_NAME
'N4778595'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4778595':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4778595';
NODE_NAME	RN2 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U6 58
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_6':;
NET_NAME
'THS8200_HSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS8200_HSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths8200_hsync_out';
NODE_NAME	U9 61
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'HS_OUT':;
NODE_NAME	R58 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441264@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_RATE_SEL0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_RATE_SEL0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_rate_sel0';
NODE_NAME	U15 E3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RATE_SEL0':;
NODE_NAME	U16 AJ21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L16N_22':;
NET_NAME
'N34489433'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34489433':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34489433';
NODE_NAME	R211 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18606551@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34476723@AVSOLUTION.CR.NORMAL(CHIPS)':
 'B':;
NET_NAME
'N4317603'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4317603':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4317603';
NODE_NAME	U6 96
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'GIN4':;
NODE_NAME	C46 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4316972@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_CB8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb8';
NODE_NAME	RN8 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AL29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L4P_23':;
NET_NAME
'N26274160'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26274160':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26274160';
NODE_NAME	U15 A8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'VBG':;
NODE_NAME	C183 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35714065@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N18755783'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18755783':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18755783';
NODE_NAME	C479 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756050@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R224 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756520@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R225 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756423@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U22 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'VCTR':;
NET_NAME
'FPGA_TVP7002_Y7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y7';
NODE_NAME	RN4 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AN34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L8N_SRCC_12':;
NET_NAME
'N6322022'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6322022':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6322022';
NODE_NAME	R78 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6319907@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'FSADJ2':;
NET_NAME
'FPGA_GS2972_D8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d8';
NODE_NAME	RN22 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AF11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L4P_33':;
NET_NAME
'25MHZ'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):25MHZ':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\25mhz\';
NODE_NAME	C448 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18052964@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP9 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18823524@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	OSC1 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18072726@原理图库.OSC.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'N34374439'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34374439':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34374439';
NODE_NAME	U7 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'SAGOUT_CH3':;
NODE_NAME	U7 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_CH3':;
NET_NAME
'N6625689'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6625689':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6625689';
NODE_NAME	U11 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6652056@原理图库.SN74LVC2T45DCUT.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J5 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '13':;
NET_NAME
'FPGA_GS2972_SMPTE_BYPASS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_SMPTE_BYPASS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_smpte_bypass#\';
NODE_NAME	U15 G6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'SMPTE_B\Y\P\A\S\S\':;
NODE_NAME	U16 AP12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L11N_SRCC_33':;
NET_NAME
'N18664592'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18664592':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18664592';
NODE_NAME	C450 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18664583@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Z4':;
NET_NAME
'FPGA_TVP7002_Y6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y6';
NODE_NAME	RN4 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797249@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U16 AN33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L8P_SRCC_12':;
NET_NAME
'N6320309'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6320309':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6320309';
NODE_NAME	R77 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6315864@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'FSADJ1':;
NET_NAME
'FPGA_GS2972_DVB_ASI'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_DVB_ASI':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_dvb_asi';
NODE_NAME	U15 G5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DVB_ASI':;
NODE_NAME	U16 AD11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L10N_MRCC_33':;
NET_NAME
'N18662688'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18662688':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18662688';
NODE_NAME	C449 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18662679@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Y4':;
NET_NAME
'N4262095'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4262095':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4262095';
NODE_NAME	U6 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'BIN1':;
NODE_NAME	C43 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4262077@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_CB7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CB7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cb7';
NODE_NAME	RN8 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AP31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L3N_23':;
NET_NAME
'N2790056'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2790056':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2790056';
NODE_NAME	R100 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36003395@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C172 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27176246@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'SDI':;
NET_NAME
'N18357413'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18357413':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18357413';
NODE_NAME	C466 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C472 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357458@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C471 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357404@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C470 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357396@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L48 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18357414@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	OSC2 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18361739@原理图库.OSC.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C468 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18361756@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_TVP7002_Y3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y3';
NODE_NAME	RN3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AK34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L6N_12':;
NET_NAME
'N6440950'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440950':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440950';
NODE_NAME	U10 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'A_CH_3':;
NODE_NAME	C83 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441114@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N2790914'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2790914':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2790914';
NODE_NAME	R96 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35861632@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R97 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35949051@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'SDO':;
NODE_NAME	L30 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36035553@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16778756'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N16778756':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n16778756';
NODE_NAME	R206 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18175714@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'PR0':;
NET_NAME
'N4312581'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4312581':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4312581';
NODE_NAME	U6 97
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'SOGIN_3':;
NODE_NAME	C42 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4312559@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_CR3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr3';
NODE_NAME	RN11 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AL25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L16N_23':;
NET_NAME
'N26424030'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26424030':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26424030';
NODE_NAME	U15 B2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN16':;
NODE_NAME	RN20 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N18660786'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18660786':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18660786';
NODE_NAME	C447 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18660777@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Z3':;
NET_NAME
'N4778591'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4778591':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4778591';
NODE_NAME	RN2 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4778561@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U6 57
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_7':;
NET_NAME
'N6441592'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441592':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441592';
NODE_NAME	C93 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6543713@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_CH3':;
NET_NAME
'FPGA_GS2972_TIM_861'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_TIM_861':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_tim_861';
NODE_NAME	U15 G3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'TIM_861':;
NODE_NAME	U16 AP11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L11P_SRCC_33':;
NET_NAME
'FPGA_TVP7002_Y2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y2';
NODE_NAME	RN3 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AL34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L6P_12':;
NET_NAME
'FPGA_THS8200_CR2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr2';
NODE_NAME	RN11 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5991709@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AM25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L16P_23':;
NET_NAME
'FPGA_GS2972_D1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d1';
NODE_NAME	RN24 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AE12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L0N_33':;
NET_NAME
'N18658886'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18658886':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18658886';
NODE_NAME	C446 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18658877@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Y3':;
NET_NAME
'N34374443'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34374443':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34374443';
NODE_NAME	U7 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'SAGOUT_CH2':;
NODE_NAME	U7 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_CH2':;
NET_NAME
'N6441588'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441588':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441588';
NODE_NAME	C92 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6546009@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'SAGOUT_CH3':;
NET_NAME
'N26423295'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26423295':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26423295';
NODE_NAME	U15 A1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN17':;
NODE_NAME	RN20 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N18656988'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18656988':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18656988';
NODE_NAME	C445 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18656979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Z2':;
NET_NAME
'N4773171'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4773171':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4773171';
NODE_NAME	RN1 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4764347@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U6 62
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'R_3':;
NET_NAME
'N5986699'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5986699':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5986699';
NODE_NAME	U9 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB7':;
NODE_NAME	RN8 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N26664723'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26664723':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26664723';
NODE_NAME	U15 K5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'ACLK2':;
NODE_NAME	R112 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35903424@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N18655092'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18655092':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18655092';
NODE_NAME	C440 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18655083@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'Y2':;
NET_NAME
'FPGA_TVP7002_Y1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_Y1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_y1';
NODE_NAME	RN3 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4797221@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U16 AF29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L5N_12':;
NET_NAME
'FPGA_THS8200_CR1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr1';
NODE_NAME	R73 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6006800@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AP26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L15N_23':;
NET_NAME
'N26421845'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26421845':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26421845';
NODE_NAME	U15 A2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN18':;
NODE_NAME	RN20 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N18388234'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18388234':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18388234';
NODE_NAME	C476 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388261@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C477 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388293@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C475 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388243@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C474 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388225@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L49 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388235@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	OSC3 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388311@原理图库.OSC.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C473 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388327@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N4297478'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4297478':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4297478';
NODE_NAME	U6 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'BIN2':;
NODE_NAME	C48 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4297444@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6441584'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6441584':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6441584';
NODE_NAME	U10 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'A_VSYNC':;
NODE_NAME	R62 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441164@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_D18'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D18':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d18';
NODE_NAME	RN20 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AC13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L9P_MRCC_33':;
NET_NAME
'N34374435'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N34374435':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n34374435';
NODE_NAME	U7 45
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'SAGOUT_CH1':;
NODE_NAME	U7 46
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_CH1':;
NET_NAME
'N6177510'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6177510':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6177510';
NODE_NAME	U9 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'HS_IN':;
NODE_NAME	RN13 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_WCLK1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_WCLK1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_wclk1';
NODE_NAME	R111 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35900691@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AH12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L16N_33':;
NET_NAME
'N18756142'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756142':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756142';
NODE_NAME	U22 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'VDD.2':;
NODE_NAME	C459 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756281@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L46 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756211@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C460 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756404@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C458 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756163@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C457 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756030@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'VDD.1':;
NET_NAME
'N4425129'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4425129':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4425129';
NODE_NAME	U6 88
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'FILT2':;
NODE_NAME	C51 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4418811@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5986697'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5986697':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5986697';
NODE_NAME	U9 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB8':;
NODE_NAME	RN8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_PCLK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_PCLK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_pclk';
NODE_NAME	R104 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35572230@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43115290@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 AM12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L13P_33':;
NET_NAME
'N18756315'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N18756315':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n18756315';
NODE_NAME	R226 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755875@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756295@原理图库.74CBTLV1G125.NORMAL(CHIPS)':
 'OE':;
NET_NAME
'N4786169'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786169':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786169';
NODE_NAME	RN5 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U6 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_8':;
NET_NAME
'THS8200_VSYNC_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):THS8200_VSYNC_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ths8200_vsync_out';
NODE_NAME	U9 62
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'VS_OUT':;
NODE_NAME	R62 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441164@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_D2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d2';
NODE_NAME	RN24 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AJ11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L1P_33':;
NET_NAME
'N16778794'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N16778794':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n16778794';
NODE_NAME	C448 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18052964@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'XIN':;
NET_NAME
'N3261145'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N3261145':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n3261145';
NODE_NAME	U7 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'A_VSYNC':;
NODE_NAME	R37 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3257245@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6625609'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6625609':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6625609';
NODE_NAME	J5 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '4':;
NODE_NAME	R83 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625733@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_ACLK1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_ACLK1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_aclk1';
NODE_NAME	R110 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35900683@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AG12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L16P_33':;
NET_NAME
'CDCM61001_SRIO_CLKN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):CDCM61001_SRIO_CLKN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):cdcm61001_srio_clkn';
NODE_NAME	U20 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OUTN':;
NODE_NAME	U21 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'B':;
NODE_NAME	TP8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18805055@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N3259201'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N3259201':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n3259201';
NODE_NAME	U7 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'A_HSYNC':;
NODE_NAME	R35 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3219874@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5986695'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5986695':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5986695';
NODE_NAME	U9 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB9':;
NODE_NAME	RN8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5982951@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_D3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d3';
NODE_NAME	RN24 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504648@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AK11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L1N_33':;
NET_NAME
'FPGA_TVP7002_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_scl';
NODE_NAME	R47 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4572999@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 74
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U16 AF30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L10P_MRCC_12':;
NET_NAME
'N6177508'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6177508':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6177508';
NODE_NAME	U9 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'VS_IN':;
NODE_NAME	RN13 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N26662038'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26662038':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26662038';
NODE_NAME	U15 J7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'WCLK1':;
NODE_NAME	R111 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35900691@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16778789'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N16778789':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n16778789';
NODE_NAME	C452 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17845528@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'REG_CAP2':;
NET_NAME
'FPGA_TVP7002_CB5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP7002_CB5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp7002_cb5';
NODE_NAME	R33 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4805535@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AM32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27915928@原理图库.XC6VLX130T-12.NORMAL(CHIPS)':
 'IO_L17N_12':;
NET_NAME
'FPGA_THS8200_CR0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_CR0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_cr0';
NODE_NAME	R72 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6006477@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AP27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L15P_23':;
NET_NAME
'N2790966'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2790966':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2790966';
NODE_NAME	R98 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35952203@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C175 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27220485@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'S\D\O\':;
NET_NAME
'VDD_CDCM_D'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):VDD_CDCM_D':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):vdd_cdcm_d';
NODE_NAME	C439 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17483151@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L44 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17499836@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'VCC_OUT':;
NODE_NAME	C437 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17476301@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C438 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17473737@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'VCC_IN':;
NET_NAME
'N4225380'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4225380':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4225380';
NODE_NAME	U6 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'RIN1':;
NODE_NAME	C34 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4222493@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_THS8200_Y9'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y9':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y9';
NODE_NAME	RN10 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AM27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L9N_MRCC_23':;
NET_NAME
'N26372235'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26372235':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26372235';
NODE_NAME	U15 B3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN19':;
NODE_NAME	RN20 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'CDCM61001_SRIO_CLKP'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):CDCM61001_SRIO_CLKP':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):cdcm61001_srio_clkp';
NODE_NAME	U20 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OUTP':;
NODE_NAME	U21 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18532890@原理图库.SN65LVDS104PW.NORMAL(CHIPS)':
 'A':;
NODE_NAME	TP10 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18807101@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N4786165'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N4786165':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n4786165';
NODE_NAME	RN5 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4798041@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U6 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'B_7':;
NET_NAME
'N5980793'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5980793':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5980793';
NODE_NAME	U9 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB4':;
NODE_NAME	R57 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6003700@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_D4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d4';
NODE_NAME	RN23 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AD14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L2P_33':;
NET_NAME
'N8154936'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8154936':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8154936';
NODE_NAME	U3 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'REFP':;
NODE_NAME	C5 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156258@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_THS8200_Y8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y8';
NODE_NAME	RN10 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AN27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L9P_MRCC_23':;
NET_NAME
'FPGA_GS2972_GRP2_EN/DIS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_GRP2_EN/DIS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_grp2_en/dis#\';
NODE_NAME	U15 H5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'GRP2_EN/D\I\S\':;
NODE_NAME	U16 AC19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L14P_22':;
NET_NAME
'FPGA_SAA7121H_D7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d7';
NODE_NAME	U4 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP7':;
NODE_NAME	U16 AC25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L19N_13':;
NET_NAME
'N5980791'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5980791':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5980791';
NODE_NAME	U9 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB5':;
NODE_NAME	R59 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6005508@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N26333538'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26333538':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26333538';
NODE_NAME	U15 B4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'PCLK':;
NODE_NAME	R104 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35572230@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VDD_CDCM_A'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):VDD_CDCM_A':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):vdd_cdcm_a';
NODE_NAME	U20 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'VCC_VCO':;
NODE_NAME	C454 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17861417@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L45 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17857240@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C456 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17864472@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C453 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17857280@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C455 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17861974@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'VCC_PLL2':;
NODE_NAME	U20 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'VCC_PLL1':;
NET_NAME
'FPGA_SAA7121H_D6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d6';
NODE_NAME	U4 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP6':;
NODE_NAME	U16 AB25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L19P_13':;
NET_NAME
'N6260557'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6260557':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6260557';
NODE_NAME	C95 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6258468@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'COMP2':;
NET_NAME
'N2790280'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2790280':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2790280';
NODE_NAME	R95 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35981783@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'RSET':;
NET_NAME
'N8155612'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155612':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155612';
NODE_NAME	R15 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156386@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'Y':;
NET_NAME
'N6440962'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440962':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440962';
NODE_NAME	U10 45
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'SAGOUT_CH1':;
NODE_NAME	C88 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549541@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_GRP1_EN/DIS#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_GRP1_EN/DIS#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_grp1_en/dis#\';
NODE_NAME	U15 H6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'GRP1_EN/D\I\S\':;
NODE_NAME	U16 AD19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L14N_VREF_22':;
NET_NAME
'FPGA_SRIO_CLK_N3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_N3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_n3';
NODE_NAME	U16 H5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0N_116':;
NODE_NAME	C447 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18660777@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP16 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40251061@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'FPGA_SAA7121H_D5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d5';
NODE_NAME	U4 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP5':;
NODE_NAME	U16 AF31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L18N_13':;
NET_NAME
'FPGA_THS8200_Y7'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y7':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y7';
NODE_NAME	RN10 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AJ25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L8N_SRCC_23':;
NET_NAME
'N26662036'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26662036':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26662036';
NODE_NAME	U15 K7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'ACLK1':;
NODE_NAME	R110 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35900683@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_SRIO_CLK_P2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_P2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_p2';
NODE_NAME	U16 M6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1P_115':;
NODE_NAME	C440 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18655083@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP13 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40250663@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'1.8VA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):1.8VA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\1.8va\';
NODE_NAME	U3 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'PLL_AVDD':;
NODE_NAME	U3 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'CH_AVDD':;
NODE_NAME	C13 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156728@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156576@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L9 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS30801132@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L19 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567388@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N5975411'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5975411':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5975411';
NODE_NAME	U9 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB1':;
NODE_NAME	RN7 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '4':;
NET_NAME
'FPGA_GS2972_ANC_BLANK'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_ANC_BLANK':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_anc_blank';
NODE_NAME	U15 H3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'ANC_B\L\A\N\K\':;
NODE_NAME	U16 AM23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L15P_22':;
NET_NAME
'FPGA_SAA7121H_D4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d4';
NODE_NAME	U4 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP4':;
NODE_NAME	U16 AG31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L18P_13':;
NET_NAME
'FPGA_THS8200_FID'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_FID':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_fid';
NODE_NAME	RN13 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6176780@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AM26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L13N_23':;
NET_NAME
'N2790934'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2790934':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2790934';
NODE_NAME	C171 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27289160@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R96 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35861632@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L30 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36035553@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_SAA7121H_D3'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D3':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d3';
NODE_NAME	U4 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP3':;
NODE_NAME	U16 AB26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L17N_13':;
NET_NAME
'N6625541'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6625541':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6625541';
NODE_NAME	R82 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625579@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J5 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '11':;
NET_NAME
'FPGA_GS2972_HSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_HSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_hsync';
NODE_NAME	R109 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35899396@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AF14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L14N_VREF_33':;
NET_NAME
'FPGA_SAA7121H_D2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d2';
NODE_NAME	U4 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP2':;
NODE_NAME	U16 AA26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L17P_13':;
NET_NAME
'N5975409'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5975409':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5975409';
NODE_NAME	U9 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB0':;
NODE_NAME	RN7 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'FPGA_GS2972_DETECT_TRS'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_DETECT_TRS':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_detect_trs';
NODE_NAME	U15 F3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DETECT_TRS':;
NODE_NAME	U16 AL23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L15N_22':;
NET_NAME
'FPGA_SAA7121H_D1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d1';
NODE_NAME	U4 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP1':;
NODE_NAME	U16 AG32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L16N_13':;
NET_NAME
'N5975407'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N5975407':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n5975407';
NODE_NAME	U9 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'BCB2':;
NODE_NAME	RN7 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5894998@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_VSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_VSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_vsync';
NODE_NAME	R108 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35898965@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AE14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L14P_33':;
NET_NAME
'FPGA_115_SRIO_TXN1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_TXN1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_txn1';
NODE_NAME	C335 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097991@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 49
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '49':;
NET_NAME
'FPGA_TVP5150_VP1_CAPEN'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_VP1_CAPEN':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_vp1_capen';
NODE_NAME	U3 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'INTREQ/GPCL/VBLK':;
NODE_NAME	U16 AB33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L4N_VREF_13':;
NET_NAME
'N6258851'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6258851':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6258851';
NODE_NAME	C94 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6255516@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'COMP1':;
NET_NAME
'FPGA_GS2972_D19'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D19':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d19';
NODE_NAME	RN20 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526063@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AC12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L9N_MRCC_33':;
NET_NAME
'FPGA_115_SRIO_TXP1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_TXP1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_txp1';
NODE_NAME	C334 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098020@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 47
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '47':;
NET_NAME
'FPGA_SAA7121H_D0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_D0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_d0';
NODE_NAME	U4 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'MP0':;
NODE_NAME	U16 AG33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L16P_13':;
NET_NAME
'N6440966'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N6440966':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n6440966';
NODE_NAME	U10 46
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_CH1':;
NODE_NAME	C89 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6549525@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_D5'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D5':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d5';
NODE_NAME	RN23 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35504634@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AC14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L2N_33':;
NET_NAME
'FPGA_115_SRIO_TXP0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_TXP0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_txp0';
NODE_NAME	U16 G3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP0_116':;
NODE_NAME	C332 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098030@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '41':;
NODE_NAME	JP2 63
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '63':;
NET_NAME
'FPGA_THS8200_Y6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_THS8200_Y6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_ths8200_y6';
NODE_NAME	RN10 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5989991@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AH25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L8P_SRCC_23':;
NET_NAME
'FPGA_GS2972_F/DE'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_F/DE':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_f/de\';
NODE_NAME	R107 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35573518@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 AN12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L13N_33':;
NET_NAME
'FPGA_115_SRIO_TXN0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_TXN0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_txn0';
NODE_NAME	U16 G4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN0_116':;
NODE_NAME	C333 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38098003@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '39':;
NODE_NAME	JP2 65
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '65':;
NET_NAME
'SAA7121H_Y_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):SAA7121H_Y_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):saa7121h_y_out';
NODE_NAME	J3 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39810304@原理图库.S-VIDEO.NORMAL(CHIPS)':
 'Y':;
NODE_NAME	L6 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40111651@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GS2972_GS2978_SDI#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):GS2972_GS2978_SDI#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\gs2972_gs2978_sdi#\';
NODE_NAME	C173 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27182884@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 D10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'S\D\O\':;
NET_NAME
'FPGA_SAA7121H_VP2_VSYNC'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_VP2_VSYNC':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_vp2_vsync';
NODE_NAME	U4 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RCV1':;
NODE_NAME	U16 AB27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L15P_13':;
NET_NAME
'FPGA_GS2972_D12'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D12':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d12';
NODE_NAME	RN21 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U16 AG11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L6P_33':;
NET_NAME
'N17739592'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N17739592':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n17739592';
NODE_NAME	R214 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17742621@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OS0':;
NET_NAME
'N8155158'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155158':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155158';
NODE_NAME	R14 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155822@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'CVBS':;
NET_NAME
'FPGA_GS2972_RESET#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_RESET#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_reset#\';
NODE_NAME	U15 G8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'R\E\S\E\T\':;
NODE_NAME	R114 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35590330@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 AG20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L18P_22':;
NET_NAME
'FPGA_TVP5150_SDA'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_SDA':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_sda';
NODE_NAME	U3 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U16 AD31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L5N_13':;
NET_NAME
'FPGA_GS2972_D13'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D13':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d13';
NODE_NAME	RN21 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U16 AG10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L6N_33':;
NET_NAME
'N17659622'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N17659622':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n17659622';
NODE_NAME	R216 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17830332@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OD1':;
NET_NAME
'FPGA_TVP5150_SCL'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_SCL':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_scl';
NODE_NAME	U3 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U16 AE31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L5P_13':;
NET_NAME
'FPGA_GS2972_AIN_7/8'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_AIN_7/8':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_ain_7/8\';
NODE_NAME	U15 K4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AIN_7/8':;
NODE_NAME	U16 AN14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L19N_33':;
NET_NAME
'FPGA_115_SRIO_RXN1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_RXN1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_rxn1';
NODE_NAME	U16 L4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN1_115':;
NODE_NAME	JP1 64
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '64':;
NET_NAME
'AGND'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):AGND':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):agnd';
NODE_NAME	L11 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155072@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C72 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5531395@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C73 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5531960@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C70 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5530265@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C71 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5530830@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '10':;
NODE_NAME	R34 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3276215@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R38 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3283914@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R20 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5725917@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '6':;
NODE_NAME	R36 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS3283201@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J4 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U7 47
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_7':;
NODE_NAME	U7 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_6':;
NODE_NAME	U7 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_5':;
NODE_NAME	U7 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_4':;
NODE_NAME	U7 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_3':;
NODE_NAME	U7 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_2':;
NODE_NAME	U7 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_1':;
NODE_NAME	U7 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_0':;
NODE_NAME	R24 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4260132@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C36 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4286351@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C37 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4287557@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R23 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4222477@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C48 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4297444@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C49 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4297460@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R32 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4262061@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C39 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4310566@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C40 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4310582@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C41 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4312543@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C42 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4312559@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C46 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4316972@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 95
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33GND.4':;
NODE_NAME	U6 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'NSUB.1':;
NODE_NAME	U6 90
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PLL_A18GND.3':;
NODE_NAME	U6 86
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PLL_A18GND.2':;
NODE_NAME	U6 83
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'PLL_A18GND.1':;
NODE_NAME	U6 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18_GND.1':;
NODE_NAME	U6 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18_GND.2':;
NODE_NAME	U6 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18_GND.3':;
NODE_NAME	U6 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A18_GND.4':;
NODE_NAME	U6 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33_GND.1':;
NODE_NAME	U6 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33_GND.2':;
NODE_NAME	U6 92
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'A33GND.3':;
NODE_NAME	U6 91
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'NSUB.2':;
NODE_NAME	L14 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5572008@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5344402@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357589@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357605@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357557@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C61 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5357573@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C60 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5356940@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5356956@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C58 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5355798@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5355814@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C76 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536331@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C77 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536347@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C74 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536295@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C75 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5536315@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C78 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5476230@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C79 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS5545784@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C102 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441434@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_3':;
NODE_NAME	C99 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441466@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R60 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440346@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C101 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441292@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R61 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441232@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_2':;
NODE_NAME	U10 47
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_7':;
NODE_NAME	C100 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441308@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C107 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441514@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_1':;
NODE_NAME	U10 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_0':;
NODE_NAME	R63 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441180@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C106 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441538@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_6':;
NODE_NAME	C105 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441482@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_5':;
NODE_NAME	C104 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441498@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C103 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6441418@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'AGND_4':;
NODE_NAME	J5 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '10':;
NODE_NAME	R82 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625579@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J5 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J5 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J5 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '8':;
NODE_NAME	L20 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17567424@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L29 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS33520899@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L38 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27592288@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L39 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22501184@原理图库.FB.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N26429954'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26429954':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26429954';
NODE_NAME	U15 F2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN8':;
NODE_NAME	RN22 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_115_SRIO_RXP1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_RXP1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_rxp1';
NODE_NAME	U16 L3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP1_115':;
NODE_NAME	JP1 66
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '66':;
NET_NAME
'F14M31818'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):F14M31818':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):f14m31818';
NODE_NAME	U3 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'XTAL1/OSC':;
NODE_NAME	TP19 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756414@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R217 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18755784@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2972_LOCKED'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_LOCKED':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_locked';
NODE_NAME	U15 H4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'LOCKED':;
NODE_NAME	U16 AN13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L15P_33':;
NET_NAME
'FPGA_SRIO_CLK_N2'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_N2':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_n2';
NODE_NAME	U16 M5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1N_115':;
NODE_NAME	C445 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18656979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP14 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40250656@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N16778796'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N16778796':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n16778796';
NODE_NAME	R215 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17744810@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OD0':;
NET_NAME
'SAA7121H_CVBS_OUT'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):SAA7121H_CVBS_OUT':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):saa7121h_cvbs_out';
NODE_NAME	L4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40104259@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40939501@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N2792508'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2792508':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2792508';
NODE_NAME	J7 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS42382973@CONNECTOR.CIRDIN_4-R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C171 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS27289160@DISCRETE.CAP POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_SRIO_CLK_N1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_N1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_n1';
NODE_NAME	U16 P5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0N_115':;
NODE_NAME	C443 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18653189@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP12 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40232131@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'FPGA_TVP5150_RESET'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_RESET':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_reset';
NODE_NAME	U3 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'RESETB':;
NODE_NAME	U16 AC33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L4P_13':;
NET_NAME
'FPGA_GS2972_D14'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D14':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d14';
NODE_NAME	RN21 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U16 AL11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L7P_33':;
NET_NAME
'FPGA_116_SRIO_TXN1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_116_SRIO_TXN1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_116_srio_txn1';
NODE_NAME	C331 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097563@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP2 49
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '49':;
NET_NAME
'N42827754'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N42827754':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n42827754';
NODE_NAME	U20 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OD2':;
NODE_NAME	R213 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS17605974@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_TVP5150_D0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_TVP5150_D0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_tvp5150_d0';
NODE_NAME	U3 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'YOUT0':;
NODE_NAME	U16 AA34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L0P_13':;
NET_NAME
'FPGA_GS2972_AIN_5/6'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_AIN_5/6':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_ain_5/6\';
NODE_NAME	U15 J4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AIN_5/6':;
NODE_NAME	U16 AP14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L19P_33':;
NET_NAME
'FPGA_SRIO_CLK_P1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SRIO_CLK_P1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_srio_clk_p1';
NODE_NAME	U16 P6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0P_115':;
NODE_NAME	C442 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18647030@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP11 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS40226829@DISCRETE.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'REF'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):REF':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):ref';
NODE_NAME	C4 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156258@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C17 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155412@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'REFM':;
NET_NAME
'N26429211'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26429211':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26429211';
NODE_NAME	U15 F1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN9':;
NODE_NAME	RN22 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_116_SRIO_TXP1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_116_SRIO_TXP1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_116_srio_txp1';
NODE_NAME	C330 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097591@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP2 47
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '47':;
NET_NAME
'N8154836'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8154836':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8154836';
NODE_NAME	C6 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R10 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156752@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R9 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156774@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_GS2972_AIN_3/4'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_AIN_3/4':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2972_ain_3/4\';
NODE_NAME	U15 K6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'AIN_3/4':;
NODE_NAME	U16 AL13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L17N_33':;
NET_NAME
'FPGA_115_SRIO_RXP0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_RXP0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_rxp0';
NODE_NAME	C328 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097603@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 N3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXP0_115':;
NODE_NAME	JP1 63
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '63':;
NODE_NAME	JP2 41
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '41':;
NET_NAME
'N8155774'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155774':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155774';
NODE_NAME	R16 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156496@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'C':;
NET_NAME
'N2789996'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N2789996':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n2789996';
NODE_NAME	C176 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35978632@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R100 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS36003395@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R99 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35996243@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_115_SRIO_RXN0'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_115_SRIO_RXN0':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_115_srio_rxn0';
NODE_NAME	C329 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097579@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 N4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTRXN0_115':;
NODE_NAME	JP1 65
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '65':;
NODE_NAME	JP2 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '39':;
NET_NAME
'N8155326'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8155326':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8155326';
NODE_NAME	R9 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156774@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155428@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L1 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155396@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_GS2978_SD/HD#'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2978_SD/HD#':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):\fpga_gs2978_sd/hd#\';
NODE_NAME	U14 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'SD/H\D\':;
NODE_NAME	U16 AK19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L10P_MRCC_22':;
NET_NAME
'FPGA_SAA7121H_VP2_CLK1'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_SAA7121H_VP2_CLK1':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_saa7121h_vp2_clk1';
NODE_NAME	U4 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'LLC':;
NODE_NAME	U16 AB28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L13P_13':;
NET_NAME
'FPGA_GS2972_D15'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):FPGA_GS2972_D15':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):fpga_gs2972_d15';
NODE_NAME	RN21 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35526077@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U16 AM11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22673061@原理图库.XC6VLX130T-16.NORMAL(CHIPS)':
 'IO_L7N_33':;
NET_NAME
'N8154900'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N8154900':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n8154900';
NODE_NAME	U3 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'PDN':;
NODE_NAME	R8 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155266@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N26428469'
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):N26428469':
 C_SIGNAL='@dsp_fpga_pcb.schematic(sch_1):n26428469';
NODE_NAME	U15 D2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'DIN10':;
NODE_NAME	RN22 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35541973@DISCRETE.RESARR_IS_4/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U16 C28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L9P_MRCC_25':;
NODE_NAME	U16 B28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L9N_MRCC_25':;
NODE_NAME	U16 C29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L10P_MRCC_25':;
NODE_NAME	U16 D29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L10N_MRCC_25':;
NODE_NAME	U16 A31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L19N_GC_25':;
NODE_NAME	U16 B31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L19P_GC_25':;
NODE_NAME	U16 H29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L18N_GC_25':;
NODE_NAME	U16 H28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L18P_GC_25':;
NODE_NAME	U16 D30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L17N_25':;
NODE_NAME	U16 C30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L17P_25':;
NODE_NAME	U16 B30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L15N_25':;
NODE_NAME	U16 A30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L15P_25':;
NODE_NAME	U16 A29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L13N_25':;
NODE_NAME	U16 A28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19527384@原理图库.XC6VLX130T-4.NORMAL(CHIPS)':
 'IO_L13P_25':;
NODE_NAME	U16 A20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L7P_26':;
NODE_NAME	U16 A21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L7N_26':;
NODE_NAME	U16 B20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L9P_MRCC_26':;
NODE_NAME	U16 C19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L9N_MRCC_26':;
NODE_NAME	U16 F21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L10P_MRCC_26':;
NODE_NAME	U16 G20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L10N_MRCC_26':;
NODE_NAME	U16 D22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L19N_26':;
NODE_NAME	U16 C22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L19P_26':;
NODE_NAME	U16 L20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L18P_26':;
NODE_NAME	U16 L21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L18N_26':;
NODE_NAME	U16 A19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L15N_26':;
NODE_NAME	U16 A18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L15P_26':;
NODE_NAME	U16 D19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L13N_26':;
NODE_NAME	U16 E19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19530538@原理图库.XC6VLX130T-5.NORMAL(CHIPS)':
 'IO_L13P_26':;
NODE_NAME	U16 A33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L4P_16':;
NODE_NAME	U16 K26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L9P_MRCC_16':;
NODE_NAME	U16 K27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L9N_MRCC_16':;
NODE_NAME	U16 F33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L10P_MRCC_16':;
NODE_NAME	U16 G33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L10N_MRCC_16':;
NODE_NAME	U16 D32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L15N_16':;
NODE_NAME	U16 D31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532262@原理图库.XC6VLX130T-6.NORMAL(CHIPS)':
 'IO_L15P_16':;
NODE_NAME	U16 F18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L0P_36':;
NODE_NAME	U16 E17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L0N_36':;
NODE_NAME	U16 E18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L1P_36':;
NODE_NAME	U16 D17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L1N_36':;
NODE_NAME	U16 K18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L2P_36':;
NODE_NAME	U16 K17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L2N_36':;
NODE_NAME	U16 H17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L3P_36':;
NODE_NAME	U16 G17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L3N_36':;
NODE_NAME	U16 L19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L4P_36':;
NODE_NAME	U16 C17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L5P_36':;
NODE_NAME	U16 B17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L5N_36':;
NODE_NAME	U16 K19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L6P_36':;
NODE_NAME	U16 J19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L6N_36':;
NODE_NAME	U16 M18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L7P_36':;
NODE_NAME	U16 M17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L7N_36':;
NODE_NAME	U16 G18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L8P_SRCC_36':;
NODE_NAME	U16 H18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L8N_SRCC_36':;
NODE_NAME	U16 K16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L9P_MRCC_36':;
NODE_NAME	U16 L16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L9N_MRCC_36':;
NODE_NAME	U16 L15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L10P_MRCC_36':;
NODE_NAME	U16 L14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L10N_MRCC_36':;
NODE_NAME	U16 A16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L11P_SRCC_36':;
NODE_NAME	U16 B16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L11N_SRCC_36':;
NODE_NAME	U16 E16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L13P_36':;
NODE_NAME	U16 D16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L13N_36':;
NODE_NAME	U16 J17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L14P_36':;
NODE_NAME	U16 A15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L15P_36':;
NODE_NAME	U16 B15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L15N_36':;
NODE_NAME	U16 G15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L16P_36':;
NODE_NAME	U16 F15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L16N_36':;
NODE_NAME	U16 M16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L17P_36':;
NODE_NAME	U16 M15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L17N_36':;
NODE_NAME	U16 H15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L18P_36':;
NODE_NAME	U16 J15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L18N_36':;
NODE_NAME	U16 D15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L19P_36':;
NODE_NAME	U16 C15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19532457@原理图库.XC6VLX130T-7.NORMAL(CHIPS)':
 'IO_L19N_36':;
NODE_NAME	U16 U25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L0P_14':;
NODE_NAME	U16 T25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L0N_14':;
NODE_NAME	U16 T28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L1P_14':;
NODE_NAME	U16 T29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L1N_14':;
NODE_NAME	U16 R33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L2P_14':;
NODE_NAME	U16 R34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L2N_14':;
NODE_NAME	U16 T30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L3P_14':;
NODE_NAME	U16 T31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L3N_14':;
NODE_NAME	U16 T33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L4P_14':;
NODE_NAME	U16 U26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L5P_14':;
NODE_NAME	U16 U27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L5N_14':;
NODE_NAME	U16 U33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L6P_14':;
NODE_NAME	U16 U32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L6N_14':;
NODE_NAME	U16 U28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L7P_14':;
NODE_NAME	U16 V29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L7N_14':;
NODE_NAME	U16 U31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L8P_SRCC_14':;
NODE_NAME	U16 U30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L8N_SRCC_14':;
NODE_NAME	U16 V30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L9P_MRCC_14':;
NODE_NAME	U16 W30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L9N_MRCC_14':;
NODE_NAME	U16 W26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L19N_14':;
NODE_NAME	U16 Y27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L17N_14':;
NODE_NAME	U16 Y28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L17P_14':;
NODE_NAME	U16 Y33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L14P_14':;
NODE_NAME	U16 Y31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L13N_14':;
NODE_NAME	U16 V27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L11N_SRCC_14':;
NODE_NAME	U16 V28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19537381@原理图库.XC6VLX130T-3.NORMAL(CHIPS)':
 'IO_L11P_SRCC_14':;
NODE_NAME	U16 H8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'DIN_0':;
NODE_NAME	U16 AA8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS19540366@原理图库.XC6VLX130T-11.NORMAL(CHIPS)':
 'DOUT_BUSY_0':;
NODE_NAME	U13 B3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'RSV':;
NODE_NAME	U13 F2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'RSV1':;
NODE_NAME	U13 G1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'RSV2':;
NODE_NAME	U13 G2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'RSV3':;
NODE_NAME	U13 G4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'RSV0':;
NODE_NAME	U13 J1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'SDO':;
NODE_NAME	U13 K1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2773420@原理图库.GS2970.NORMAL(CHIPS)':
 'S\D\O\':;
NODE_NAME	U2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'NC0':;
NODE_NAME	U2 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U2 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U2 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS43494744@原理图库.AT88SC.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U27 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'INHIBIT':;
NODE_NAME	U27 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'UVLO PROG':;
NODE_NAME	U27 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'MARGIN UP':;
NODE_NAME	U27 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31427545@原理图库.PTH12040W.NORMAL(CHIPS)':
 'MARGIN DOWN':;
NODE_NAME	U30 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32300012@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'INHIBIT_L':;
NODE_NAME	U29 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS31408795@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'INHIBIT_L':;
NODE_NAME	U14 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC0':;
NODE_NAME	U14 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U14 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U14 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U14 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U14 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U14 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2790062@原理图库.GS2978.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U16 Y26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L6N_13':;
NODE_NAME	U16 AE34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L8P_SRCC_13':;
NODE_NAME	U16 AF34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L8N_SRCC_13':;
NODE_NAME	U16 AD30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L9P_MRCC_13':;
NODE_NAME	U16 AC30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L9N_MRCC_13':;
NODE_NAME	U16 AE33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L10P_MRCC_13':;
NODE_NAME	U16 AF33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L10N_MRCC_13':;
NODE_NAME	U16 AC29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L11N_SRCC_13':;
NODE_NAME	U16 AD29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L11P_SRCC_13':;
NODE_NAME	U16 M31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L0P_15':;
NODE_NAME	U16 L31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L0N_15':;
NODE_NAME	U16 N25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L1P_15':;
NODE_NAME	U16 M25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L1N_15':;
NODE_NAME	U16 K32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L2P_SM8P_15':;
NODE_NAME	U16 K31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L2N_SM8N_15':;
NODE_NAME	U16 M26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L3P_SM9P_15':;
NODE_NAME	U16 M27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L3N_SM9N_15':;
NODE_NAME	U16 P31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L4P_15':;
NODE_NAME	U16 N27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L5P_SM10P_15':;
NODE_NAME	U16 P27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L5N_SM10N_15':;
NODE_NAME	U16 L33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L6P_SM11P_15':;
NODE_NAME	U16 M32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L6N_SM11N_15':;
NODE_NAME	U16 L28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L7P_SM12P_15':;
NODE_NAME	U16 M28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L7N_SM12N_15':;
NODE_NAME	U16 N32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L8P_SRCC_15':;
NODE_NAME	U16 P32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L8N_SRCC_15':;
NODE_NAME	U16 N28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L9P_MRCC_15':;
NODE_NAME	U16 N29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L9N_MRCC_15':;
NODE_NAME	U16 R31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L14P_15':;
NODE_NAME	U16 R26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L15P_SM15P_15':;
NODE_NAME	U16 T26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L15N_SM15N_15':;
NODE_NAME	U16 M30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L17P_15':;
NODE_NAME	U16 N30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L17N_15':;
NODE_NAME	U16 N34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L18P_15':;
NODE_NAME	U16 P34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L18N_15':;
NODE_NAME	U16 P29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L19P_15':;
NODE_NAME	U16 R29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20253623@原理图库.XC6VLX130T-8.NORMAL(CHIPS)':
 'IO_L19N_15':;
NODE_NAME	U31 4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS32342208@原理图库.PTH05050WAD.NORMAL(CHIPS)':
 'INHIBIT_L':;
NODE_NAME	U18 A2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'NC.5':;
NODE_NAME	U18 E2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS20616396@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'NC.11':;
NODE_NAME	U3 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'HSYNC':;
NODE_NAME	U3 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'FID/GLCO':;
NODE_NAME	U3 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'XTAL2':;
NODE_NAME	U3 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'AVID':;
NODE_NAME	U3 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8155194@原理图库.TVP5150AM1PBS.NORMAL(CHIPS)':
 'VSYNC/PALI':;
NODE_NAME	U4 43
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'TTXRQ':;
NODE_NAME	U4 37
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'XCLK':;
NODE_NAME	U4 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'XTALO':;
NODE_NAME	U4 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RES1':;
NODE_NAME	U4 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RES2':;
NODE_NAME	U4 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RES3':;
NODE_NAME	U4 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RES4':;
NODE_NAME	U4 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RES5':;
NODE_NAME	U4 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS8156882@原理图库.SAA7121H.NORMAL(CHIPS)':
 'RES6':;
NODE_NAME	J4 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J4 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J4 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2880013@原理图库.DB15.NORMAL(CHIPS)':
 '15':;
NODE_NAME	U20 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC0':;
NODE_NAME	U20 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U20 3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U20 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U20 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U20 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'OSC_OUT':;
NODE_NAME	U20 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U20 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U20 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC7':;
NODE_NAME	U20 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC8':;
NODE_NAME	U20 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC9':;
NODE_NAME	U20 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS16778697@原理图库.CDCM61001.NORMAL(CHIPS)':
 'NC10':;
NODE_NAME	U17 B6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC0':;
NODE_NAME	U17 C6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U17 D6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U17 E6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U17 F6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U17 D5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U17 E8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U17 F7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC7':;
NODE_NAME	U17 H2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC8':;
NODE_NAME	U17 H8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21556211@原理图库.XCF128X.NORMAL(CHIPS)':
 'NC9':;
NODE_NAME	U16 L23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L0P_GC_24':;
NODE_NAME	U16 M22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L0N_GC_24':;
NODE_NAME	U16 K24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L1P_GC_24':;
NODE_NAME	U16 K23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L1N_GC_24':;
NODE_NAME	U16 T24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L8P_SRCC_24':;
NODE_NAME	U16 T23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L8N_SRCC_24':;
NODE_NAME	U16 J25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L9P_MRCC_24':;
NODE_NAME	U16 J24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L9N_MRCC_24':;
NODE_NAME	U16 U23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L10P_MRCC_24':;
NODE_NAME	U16 V23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L10N_MRCC_24':;
NODE_NAME	U16 AD22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L19N_24':;
NODE_NAME	U16 AC22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L19P_24':;
NODE_NAME	U16 AC24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L18N_24':;
NODE_NAME	U16 AB23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L16N_CSO_B_24':;
NODE_NAME	U16 AA23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L16P_RS0_24':;
NODE_NAME	U16 AG23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L15N_RS1_24':;
NODE_NAME	U16 AE24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L11N_SRCC_24':;
NODE_NAME	U16 AD24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS21758358@原理图库.XC6VLX130T-9.NORMAL(CHIPS)':
 'IO_L11P_SRCC_24':;
NODE_NAME	U16 G13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L0P_35':;
NODE_NAME	U16 H14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L0N_35':;
NODE_NAME	U16 D14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L1P_35':;
NODE_NAME	U16 C14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L1N_35':;
NODE_NAME	U16 G11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L2P_SM0P_35':;
NODE_NAME	U16 F11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L2N_SM0N_35':;
NODE_NAME	U16 A13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L3P_SM1P_35':;
NODE_NAME	U16 A14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L3N_SM1N_35':;
NODE_NAME	U16 G12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L4P_35':;
NODE_NAME	U16 F14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L5P_SM2P_35':;
NODE_NAME	U16 E14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L5N_SM2N_35':;
NODE_NAME	U16 H10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L6P_SM3P_35':;
NODE_NAME	U16 G10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L6N_SM3N_35':;
NODE_NAME	U16 B12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L7P_SM4P_35':;
NODE_NAME	U16 B13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L7N_SM4N_35':;
NODE_NAME	U16 K14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L8P_SRCC_35':;
NODE_NAME	U16 J14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L8N_SRCC_35':;
NODE_NAME	U16 L13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L9P_MRCC_35':;
NODE_NAME	U16 M13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L9N_MRCC_35':;
NODE_NAME	U16 M12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L10P_MRCC_35':;
NODE_NAME	U16 M11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L10N_MRCC_35':;
NODE_NAME	U16 E11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L19N_GC_35':;
NODE_NAME	U16 K12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L18N_GC_35':;
NODE_NAME	U16 E12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L17N_35':;
NODE_NAME	U16 D12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L17P_35':;
NODE_NAME	U16 F13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L15N_SM7N_35':;
NODE_NAME	U16 E13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L15P_SM7P_35':;
NODE_NAME	U16 J11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L14P_35':;
NODE_NAME	U16 B11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L13N_SM6N_35':;
NODE_NAME	U16 A11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L13P_SM6P_35':;
NODE_NAME	U16 J12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L12N_SM5N_35':;
NODE_NAME	U16 H12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L12P_SM5P_35':;
NODE_NAME	U16 C12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L11N_SRCC_35':;
NODE_NAME	U16 C13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22076622@原理图库.XC6VLX130T-10.NORMAL(CHIPS)':
 'IO_L11P_SRCC_35':;
NODE_NAME	U16 J9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L0P_GC_34':;
NODE_NAME	U16 H9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L0N_GC_34':;
NODE_NAME	U16 A10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L1P_GC_34':;
NODE_NAME	U16 B10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L1N_GC_34':;
NODE_NAME	U16 L9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L8P_SRCC_34':;
NODE_NAME	U16 K9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L8N_SRCC_34':;
NODE_NAME	U16 L10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L9P_MRCC_34':;
NODE_NAME	U16 M10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L9N_MRCC_34':;
NODE_NAME	U16 AC10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L10P_MRCC_34':;
NODE_NAME	U16 AB10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L10N_MRCC_34':;
NODE_NAME	U16 AK9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L15P_A23_34':;
NODE_NAME	U16 AD9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L14P_A25_34':;
NODE_NAME	U16 AH9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L11P_SRCC_34':;
NODE_NAME	U16 AJ9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22104544@原理图库.XC6VLX130T-17.NORMAL(CHIPS)':
 'IO_L11N_SRCC_34':;
NODE_NAME	OSC1 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18072726@原理图库.OSC.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	OSC2 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18361739@原理图库.OSC.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	OSC3 1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18388311@原理图库.OSC.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	J8 2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'TRST#':;
NODE_NAME	J8 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	J8 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'TCK_RET':;
NODE_NAME	J8 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'EMU0':;
NODE_NAME	J8 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22326439@原理图库.JTAG.NORMAL(CHIPS)':
 'EMU1':;
NODE_NAME	U6 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS4207202@原理图库.TVP7002.NORMAL(CHIPS)':
 'SOGOUT':;
NODE_NAME	U16 AG22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L2P_22':;
NODE_NAME	U16 AH22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L2N_22':;
NODE_NAME	U16 AK22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L4P_22':;
NODE_NAME	U16 AE19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L8N_SRCC_22':;
NODE_NAME	U16 AP21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L9N_MRCC_22':;
NODE_NAME	U16 AL19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L10N_MRCC_22':;
NODE_NAME	U16 AL21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L13N_22':;
NODE_NAME	U16 AM21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L13P_22':;
NODE_NAME	U16 AF21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L11N_SRCC_22':;
NODE_NAME	U16 AF20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667617@原理图库.XC6VLX130T-13.NORMAL(CHIPS)':
 'IO_L11P_SRCC_22':;
NODE_NAME	U16 AH24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS22667771@原理图库.XC6VLX130T-14.NORMAL(CHIPS)':
 'IO_L11N_SRCC_23':;
NODE_NAME	U22 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y2':;
NODE_NAME	U22 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y3':;
NODE_NAME	U22 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y4':;
NODE_NAME	U22 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y5':;
NODE_NAME	U22 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y6':;
NODE_NAME	U22 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y7':;
NODE_NAME	U22 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y8':;
NODE_NAME	U22 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS18756229@原理图库.CDCE949.NORMAL(CHIPS)':
 'Y9':;
NODE_NAME	JP1 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	JP1 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '7':;
NODE_NAME	JP1 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '9':;
NODE_NAME	JP1 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '11':;
NODE_NAME	JP1 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '13':;
NODE_NAME	JP1 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '15':;
NODE_NAME	JP1 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '17':;
NODE_NAME	JP1 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '19':;
NODE_NAME	JP1 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '21':;
NODE_NAME	JP1 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '23':;
NODE_NAME	JP1 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '25':;
NODE_NAME	JP1 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '27':;
NODE_NAME	JP1 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '29':;
NODE_NAME	JP1 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '31':;
NODE_NAME	JP1 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '33':;
NODE_NAME	JP1 55
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '55':;
NODE_NAME	JP1 57
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '57':;
NODE_NAME	JP1 71
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '71':;
NODE_NAME	JP1 73
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '73':;
NODE_NAME	JP1 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '6':;
NODE_NAME	JP1 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '8':;
NODE_NAME	JP1 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '10':;
NODE_NAME	JP1 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '12':;
NODE_NAME	JP1 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '14':;
NODE_NAME	JP1 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '16':;
NODE_NAME	JP1 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '18':;
NODE_NAME	JP1 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '20':;
NODE_NAME	JP1 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '22':;
NODE_NAME	JP1 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '24':;
NODE_NAME	JP1 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '26':;
NODE_NAME	JP1 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '28':;
NODE_NAME	JP1 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '30':;
NODE_NAME	JP1 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '32':;
NODE_NAME	JP1 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '34':;
NODE_NAME	JP1 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '36':;
NODE_NAME	JP1 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '38':;
NODE_NAME	JP1 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '40':;
NODE_NAME	JP1 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '42':;
NODE_NAME	JP1 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '44':;
NODE_NAME	JP1 46
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '46':;
NODE_NAME	JP1 48
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '48':;
NODE_NAME	JP1 50
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '50':;
NODE_NAME	JP1 56
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '56':;
NODE_NAME	JP1 58
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '58':;
NODE_NAME	JP1 72
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '72':;
NODE_NAME	JP1 74
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23484147@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '74':;
NODE_NAME	JP1 89
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '89':;
NODE_NAME	JP1 91
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '91':;
NODE_NAME	JP1 99
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '99':;
NODE_NAME	JP1 101
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '101':;
NODE_NAME	JP1 109
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '109':;
NODE_NAME	JP1 111
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '111':;
NODE_NAME	JP1 113
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '113':;
NODE_NAME	JP1 115
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '115':;
NODE_NAME	JP1 117
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '117':;
NODE_NAME	JP1 119
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '119':;
NODE_NAME	JP1 121
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '121':;
NODE_NAME	JP1 123
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '123':;
NODE_NAME	JP1 125
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '125':;
NODE_NAME	JP1 127
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '127':;
NODE_NAME	JP1 133
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '133':;
NODE_NAME	JP1 135
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '135':;
NODE_NAME	JP1 141
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '141':;
NODE_NAME	JP1 143
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '143':;
NODE_NAME	JP1 149
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '149':;
NODE_NAME	JP1 151
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '151':;
NODE_NAME	JP1 80
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '80':;
NODE_NAME	JP1 82
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '82':;
NODE_NAME	JP1 84
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '84':;
NODE_NAME	JP1 86
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '86':;
NODE_NAME	JP1 96
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '96':;
NODE_NAME	JP1 98
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '98':;
NODE_NAME	JP1 106
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '106':;
NODE_NAME	JP1 108
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '108':;
NODE_NAME	JP1 114
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '114':;
NODE_NAME	JP1 116
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '116':;
NODE_NAME	JP1 118
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '118':;
NODE_NAME	JP1 120
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '120':;
NODE_NAME	JP1 122
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '122':;
NODE_NAME	JP1 124
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '124':;
NODE_NAME	JP1 126
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '126':;
NODE_NAME	JP1 128
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '128':;
NODE_NAME	JP1 134
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '134':;
NODE_NAME	JP1 136
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '136':;
NODE_NAME	JP1 142
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '142':;
NODE_NAME	JP1 144
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '144':;
NODE_NAME	JP1 150
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '150':;
NODE_NAME	JP1 152
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23628016@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '152':;
NODE_NAME	JP2 5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	JP2 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '7':;
NODE_NAME	JP2 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '9':;
NODE_NAME	JP2 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '11':;
NODE_NAME	JP2 13
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '13':;
NODE_NAME	JP2 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '15':;
NODE_NAME	JP2 17
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '17':;
NODE_NAME	JP2 19
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '19':;
NODE_NAME	JP2 21
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '21':;
NODE_NAME	JP2 23
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '23':;
NODE_NAME	JP2 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '25':;
NODE_NAME	JP2 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '27':;
NODE_NAME	JP2 29
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '29':;
NODE_NAME	JP2 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '31':;
NODE_NAME	JP2 33
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '33':;
NODE_NAME	JP2 55
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '55':;
NODE_NAME	JP2 57
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '57':;
NODE_NAME	JP2 71
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '71':;
NODE_NAME	JP2 73
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '73':;
NODE_NAME	JP2 6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '6':;
NODE_NAME	JP2 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '8':;
NODE_NAME	JP2 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '10':;
NODE_NAME	JP2 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '12':;
NODE_NAME	JP2 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '14':;
NODE_NAME	JP2 16
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '16':;
NODE_NAME	JP2 18
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '18':;
NODE_NAME	JP2 20
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '20':;
NODE_NAME	JP2 22
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '22':;
NODE_NAME	JP2 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '24':;
NODE_NAME	JP2 26
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '26':;
NODE_NAME	JP2 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '28':;
NODE_NAME	JP2 30
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '30':;
NODE_NAME	JP2 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '32':;
NODE_NAME	JP2 34
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '34':;
NODE_NAME	JP2 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '36':;
NODE_NAME	JP2 38
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '38':;
NODE_NAME	JP2 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '40':;
NODE_NAME	JP2 42
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '42':;
NODE_NAME	JP2 44
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '44':;
NODE_NAME	JP2 46
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '46':;
NODE_NAME	JP2 48
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '48':;
NODE_NAME	JP2 50
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '50':;
NODE_NAME	JP2 56
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '56':;
NODE_NAME	JP2 58
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '58':;
NODE_NAME	JP2 72
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '72':;
NODE_NAME	JP2 74
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906753@原理图库.MP_CONAA.NORMAL(CHIPS)':
 '74':;
NODE_NAME	JP2 89
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '89':;
NODE_NAME	JP2 91
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '91':;
NODE_NAME	JP2 99
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '99':;
NODE_NAME	JP2 101
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '101':;
NODE_NAME	JP2 109
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '109':;
NODE_NAME	JP2 111
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '111':;
NODE_NAME	JP2 113
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '113':;
NODE_NAME	JP2 115
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '115':;
NODE_NAME	JP2 117
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '117':;
NODE_NAME	JP2 119
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '119':;
NODE_NAME	JP2 121
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '121':;
NODE_NAME	JP2 123
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '123':;
NODE_NAME	JP2 125
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '125':;
NODE_NAME	JP2 127
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '127':;
NODE_NAME	JP2 133
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '133':;
NODE_NAME	JP2 135
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '135':;
NODE_NAME	JP2 141
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '141':;
NODE_NAME	JP2 143
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '143':;
NODE_NAME	JP2 149
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '149':;
NODE_NAME	JP2 151
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '151':;
NODE_NAME	JP2 80
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '80':;
NODE_NAME	JP2 82
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '82':;
NODE_NAME	JP2 84
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '84':;
NODE_NAME	JP2 86
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '86':;
NODE_NAME	JP2 96
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '96':;
NODE_NAME	JP2 98
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '98':;
NODE_NAME	JP2 106
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '106':;
NODE_NAME	JP2 108
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '108':;
NODE_NAME	JP2 114
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '114':;
NODE_NAME	JP2 116
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '116':;
NODE_NAME	JP2 118
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '118':;
NODE_NAME	JP2 120
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '120':;
NODE_NAME	JP2 122
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '122':;
NODE_NAME	JP2 124
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '124':;
NODE_NAME	JP2 126
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '126':;
NODE_NAME	JP2 128
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '128':;
NODE_NAME	JP2 134
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '134':;
NODE_NAME	JP2 136
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '136':;
NODE_NAME	JP2 142
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '142':;
NODE_NAME	JP2 144
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '144':;
NODE_NAME	JP2 150
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '150':;
NODE_NAME	JP2 152
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS23906891@原理图库.MP_CONBB.NORMAL(CHIPS)':
 '152':;
NODE_NAME	U10 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'B_CH_1':;
NODE_NAME	U10 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'B_CH_2':;
NODE_NAME	U10 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'B_CH_3':;
NODE_NAME	U10 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'B_HSYNC':;
NODE_NAME	U10 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'B_VSYNC':;
NODE_NAME	U10 35
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH1_A':;
NODE_NAME	U10 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH1_B':;
NODE_NAME	U10 31
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH2_A':;
NODE_NAME	U10 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH2_B':;
NODE_NAME	U10 27
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH3_A':;
NODE_NAME	U10 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH3_B':;
NODE_NAME	U10 25
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'HSYNC_OUT':;
NODE_NAME	U10 24
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'VSYNC_OUT':;
NODE_NAME	U10 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6440388@原理图库.THS7327.NORMAL(CHIPS)':
 'SCH_TRI':;
NODE_NAME	J5 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J5 12
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J5 15
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS6625631@原理图库.DB15.NORMAL(CHIPS)':
 '15':;
NODE_NAME	U7 7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'B_CH_1':;
NODE_NAME	U7 8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'B_CH_2':;
NODE_NAME	U7 9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'B_CH_3':;
NODE_NAME	U7 10
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'B_HSYNC':;
NODE_NAME	U7 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'B_VSYNC':;
NODE_NAME	U7 36
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH1_B':;
NODE_NAME	U7 32
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH2_B':;
NODE_NAME	U7 28
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'BUFOUT_CH3_B':;
NODE_NAME	U7 40
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_HSYNC':;
NODE_NAME	U7 39
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'MONOUT_VSYNC':;
NODE_NAME	U7 14
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS2901047@原理图库.THS7327.NORMAL(CHIPS)':
 'SCH_TRI':;
NODE_NAME	U19 A2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'NC.5':;
NODE_NAME	U19 E2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS34919555@原理图库.MT47H64M16.NORMAL(CHIPS)':
 'NC.11':;
NODE_NAME	U28 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35336931@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'INH/UVLO':;
NODE_NAME	U26 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35341980@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'INH/UVLO':;
NODE_NAME	U25 11
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS35343269@原理图库.PTH08T240F.NORMAL(CHIPS)':
 'INH/UVLO':;
NODE_NAME	U15 E7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U15 A9
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV6':;
NODE_NAME	U15 D5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV0':;
NODE_NAME	U15 D6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV3':;
NODE_NAME	U15 D7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV4':;
NODE_NAME	U15 D8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV5':;
NODE_NAME	U15 E8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U15 F8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U15 F4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV2':;
NODE_NAME	U15 J8
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	U15 F7
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS26152306@原理图库.GS2972.NORMAL(CHIPS)':
 'RSV1':;
NODE_NAME	U16 AK5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0N_112':;
NODE_NAME	U16 AK6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0P_112':;
NODE_NAME	U16 AH5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1N_112':;
NODE_NAME	U16 AH6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1P_112':;
NODE_NAME	U16 AP2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN0_112':;
NODE_NAME	U16 AN4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN1_112':;
NODE_NAME	U16 AM2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN2_112':;
NODE_NAME	U16 AK2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN3_112':;
NODE_NAME	U16 AP1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP0_112':;
NODE_NAME	U16 AN3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP1_112':;
NODE_NAME	U16 AM1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP2_112':;
NODE_NAME	U16 AK1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP3_112':;
NODE_NAME	U16 AD5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0N_113':;
NODE_NAME	U16 AD6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0P_113':;
NODE_NAME	U16 AB5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1N_113':;
NODE_NAME	U16 AB6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1P_113':;
NODE_NAME	U16 AH2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN0_113':;
NODE_NAME	U16 AF2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN1_113':;
NODE_NAME	U16 AD2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN2_113':;
NODE_NAME	U16 AB2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN3_113':;
NODE_NAME	U16 AH1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP0_113':;
NODE_NAME	U16 AF1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP1_113':;
NODE_NAME	U16 AD1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP2_113':;
NODE_NAME	U16 AB1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP3_113':;
NODE_NAME	U16 P1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP3_114':;
NODE_NAME	U16 T1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP2_114':;
NODE_NAME	U16 V1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP1_114':;
NODE_NAME	U16 Y1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP0_114':;
NODE_NAME	U16 P2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN3_114':;
NODE_NAME	U16 T2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN2_114':;
NODE_NAME	U16 V2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN1_114':;
NODE_NAME	U16 Y2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN0_114':;
NODE_NAME	U16 T6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1P_114':;
NODE_NAME	U16 T5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK1N_114':;
NODE_NAME	U16 V6
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0P_114':;
NODE_NAME	U16 V5
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTREFCLK0N_114':;
NODE_NAME	U16 A3
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP3_116':;
NODE_NAME	U16 B1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP2_116':;
NODE_NAME	U16 A4
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN3_116':;
NODE_NAME	U16 B2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN2_116':;
NODE_NAME	U16 F1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP3_115':;
NODE_NAME	U16 H1
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXP2_115':;
NODE_NAME	U16 F2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN3_115':;
NODE_NAME	U16 H2
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS38097618@原理图库.XC6VLX130T-18.NORMAL(CHIPS)':
 'MGTTXN2_115':;
NODE_NAME	U9 71
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'D1CLKO':;
NODE_NAME	U9 77
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO0':;
NODE_NAME	U9 76
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO1':;
NODE_NAME	U9 75
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO2':;
NODE_NAME	U9 74
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO3':;
NODE_NAME	U9 73
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO4':;
NODE_NAME	U9 69
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO5':;
NODE_NAME	U9 68
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO6':;
NODE_NAME	U9 67
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO7':;
NODE_NAME	U9 66
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO8':;
NODE_NAME	U9 65
 '@DSP_FPGA_PCB.SCHEMATIC(SCH_1):INS39414477@原理图库.THS8200.NORMAL(CHIPS)':
 'DO9':;
END.
