#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  uint counter0 = 0;
  while ((counter0 < 3)) {
    counter0 = (counter0 + 1);
    for (uint i1 = 0; (i1 < 2); i1 = (i1 + 1)) {
      if ((WaveGetLaneIndex() >= 31)) {
        if ((WaveGetLaneIndex() >= 22)) {
          result = (result + WaveActiveMin(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((24 << 6) | (counter0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((WaveGetLaneIndex() >= 19)) {
          result = (result + WaveActiveSum(10));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((31 << 6) | (counter0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
      if ((WaveGetLaneIndex() >= 22)) {
        result = (result + WaveActiveMin(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((38 << 6) | (counter0 << 4)) | (i1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 432
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [1552, 2147483648, 0, 1556, 2147483648, 0, 1568, 2147483648, 0, 1572, 2147483648, 0, 1584, 2147483648, 0, 1588, 2147483648, 0, 2000, 2147483648, 0, 2004, 2147483648, 0, 2016, 2147483648, 0, 2020, 2147483648, 0, 2032, 2147483648, 0, 2036, 2147483648, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 1552, 2147483648, 0, 1556, 2147483648, 0, 1568, 2147483648, 0, 1572, 2147483648, 0, 1584, 2147483648, 0, 1588, 2147483648, 0, 2000, 2147483648, 0, 2004, 2147483648, 0, 2016, 2147483648, 0, 2020, 2147483648, 0, 2032, 2147483648, 0, 2036, 2147483648, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2448, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2452, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2464, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2468, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2480, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0, 2484, 4290772992, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
