// Seed: 3831529375
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  type_4(
      id_2, 1, 1'h0 == 1'h0, 1, 1'b0 - id_2
  ); type_5(
      1, 1
  );
  logic id_3;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3
    , id_9,
    output id_4
    , id_10,
    input id_5,
    input logic id_6,
    output id_7,
    input id_8
);
  assign id_4 = "" ? 1 : id_5;
endmodule
