/* Copyright (c) 2015 Microsemi Corporation

   Permission is hereby granted, free of charge, to any person obtaining a copy
   of this software and associated documentation files (the "Software"), to deal
   in the Software without restriction, including without limitation the rights
   to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
   copies of the Software, and to permit persons to whom the Software is
   furnished to do so, subject to the following conditions:

   The above copyright notice and this permission notice shall be included in
   all copies or substantial portions of the Software.

   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
   AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
   LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
   OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
   THE SOFTWARE.
*/
#ifndef _VTSS_SERVALT_REGS_HSIO_H_
#define _VTSS_SERVALT_REGS_HSIO_H_

#include "vtss_servalt_regs_common.h"

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG0(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,0)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_ROT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_ROT  VTSS_BIT(31)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_ROT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_LANE(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_LANE  VTSS_BIT(30)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_LANE(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_CLKTREE(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_CLKTREE  VTSS_BIT(29)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_CLKTREE(x)  VTSS_EXTRACT_BITFIELD(x,29,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_DIV4(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_DIV4  VTSS_BIT(28)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_DIV4(x)  VTSS_EXTRACT_BITFIELD(x,28,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_LOCK_FINE(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_LOCK_FINE  VTSS_BIT(27)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_LOCK_FINE(x)  VTSS_EXTRACT_BITFIELD(x,27,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_SELBGV820(x)  VTSS_ENCODE_BITFIELD(x,23,4)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_SELBGV820     VTSS_ENCODE_BITMASK(23,4)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_SELBGV820(x)  VTSS_EXTRACT_BITFIELD(x,23,4)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_LOOP_BW_RES(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_LOOP_BW_RES     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_LOOP_BW_RES(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_SELCPI(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_SELCPI     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_SELCPI(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_CONTRH(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_CONTRH  VTSS_BIT(15)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_CONTRH(x)  VTSS_EXTRACT_BITFIELD(x,15,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_CP1(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_CP1  VTSS_BIT(14)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_CP1(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_BUF(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_BUF  VTSS_BIT(13)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_BUF(x)  VTSS_EXTRACT_BITFIELD(x,13,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_BIAS(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_BIAS  VTSS_BIT(12)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_ENA_BIAS(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_CPU_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_CPU_CLK_DIV     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_CPU_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG0_CORE_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG0_CORE_CLK_DIV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG0_CORE_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG1(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_ENA_DIRECT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_ENA_DIRECT  VTSS_BIT(18)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_ENA_DIRECT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_ROT_SPEED(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_ROT_SPEED  VTSS_BIT(17)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_ROT_SPEED(x)  VTSS_EXTRACT_BITFIELD(x,17,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_ROT_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_ROT_DIR  VTSS_BIT(16)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_ROT_DIR(x)  VTSS_EXTRACT_BITFIELD(x,16,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_READBACK_DATA_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_READBACK_DATA_SEL  VTSS_BIT(15)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_READBACK_DATA_SEL(x)  VTSS_EXTRACT_BITFIELD(x,15,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_RC_ENABLE(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_RC_ENABLE  VTSS_BIT(14)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_RC_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_RC_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_RC_CTRL_DATA     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_RC_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,6,8)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_QUARTER_RATE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_QUARTER_RATE  VTSS_BIT(5)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_QUARTER_RATE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_PWD_TX(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_PWD_TX  VTSS_BIT(4)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_PWD_TX(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_PWD_RX(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_PWD_RX  VTSS_BIT(3)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_PWD_RX(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_OUT_OF_RANGE_RECAL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_OUT_OF_RANGE_RECAL_ENA  VTSS_BIT(2)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_OUT_OF_RANGE_RECAL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_HALF_RATE(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_HALF_RATE  VTSS_BIT(1)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_HALF_RATE(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG1_FORCE_SET_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG1_FORCE_SET_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG1_FORCE_SET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG2(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,2)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_TEST_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_TEST_MODE  VTSS_BIT(30)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_TEST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_PFD_IN_FLIP(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_PFD_IN_FLIP  VTSS_BIT(29)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_PFD_IN_FLIP(x)  VTSS_EXTRACT_BITFIELD(x,29,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_VCO_NREF_TESTOUT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_VCO_NREF_TESTOUT  VTSS_BIT(28)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_VCO_NREF_TESTOUT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_FBTESTOUT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_FBTESTOUT  VTSS_BIT(27)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_FBTESTOUT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_RCPLL(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_RCPLL  VTSS_BIT(26)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_RCPLL(x)  VTSS_EXTRACT_BITFIELD(x,26,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CP2(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CP2  VTSS_BIT(25)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CP2(x)  VTSS_EXTRACT_BITFIELD(x,25,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS1(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS1  VTSS_BIT(24)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS1(x)  VTSS_EXTRACT_BITFIELD(x,24,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_AMPC_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_AMPC_SEL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_AMPC_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS  VTSS_BIT(15)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS(x)  VTSS_EXTRACT_BITFIELD(x,15,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_PWD_AMPCTRL_N(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_PWD_AMPCTRL_N  VTSS_BIT(14)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_PWD_AMPCTRL_N(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_AMPCTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_AMPCTRL  VTSS_BIT(13)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_AMPCTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_AMP_CTRL_FORCE(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_AMP_CTRL_FORCE  VTSS_BIT(12)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_AMP_CTRL_FORCE(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_FRC_FSM_POR(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_FRC_FSM_POR  VTSS_BIT(11)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_FRC_FSM_POR(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM_POR(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM_POR  VTSS_BIT(10)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM_POR(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_GAIN_TEST(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_GAIN_TEST     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_GAIN_TEST(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_OVERRUN(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_OVERRUN  VTSS_BIT(4)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_OVERRUN(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_LIM_DET(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_LIM_DET  VTSS_BIT(3)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_LIM_DET(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_FRQ_DET(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_FRQ_DET  VTSS_BIT(2)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_EN_RESET_FRQ_DET(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM  VTSS_BIT(1)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_GAIN_TEST(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_GAIN_TEST  VTSS_BIT(0)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG2_ENA_GAIN_TEST(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG3(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,3)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_TEST_ANA_OUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_TEST_ANA_OUT_SEL     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_TEST_ANA_OUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,22,2)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_CLKOUT2_SEL(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_CLKOUT2_SEL     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_CLKOUT2_SEL(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_ENA_ANA_TEST_OUT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_ENA_ANA_TEST_OUT  VTSS_BIT(18)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_ENA_ANA_TEST_OUT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_ENA_TEST_OUT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_ENA_TEST_OUT  VTSS_BIT(17)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_ENA_TEST_OUT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_SEL_FBDCLK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_SEL_FBDCLK  VTSS_BIT(16)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_SEL_FBDCLK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_SEL_CML_CMOS_PFD(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_SEL_CML_CMOS_PFD  VTSS_BIT(15)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_SEL_CML_CMOS_PFD(x)  VTSS_EXTRACT_BITFIELD(x,15,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_RST_FB_N(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_RST_FB_N  VTSS_BIT(14)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_RST_FB_N(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_VCO_CONTRH(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_VCO_CONTRH  VTSS_BIT(13)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_VCO_CONTRH(x)  VTSS_EXTRACT_BITFIELD(x,13,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_LO(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_LO  VTSS_BIT(12)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_LO(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_HI(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_HI  VTSS_BIT(11)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_HI(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_ENA  VTSS_BIT(10)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_CP(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_CP  VTSS_BIT(9)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FORCE_CP(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL_TST_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL_TST_ENA  VTSS_BIT(8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL_TST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG4(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,4)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG4_IB_BIAS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG4_IB_BIAS_CTRL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG4_IB_BIAS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG4_IB_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG4_IB_CTRL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG4_IB_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG5(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,5)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG5_OB_BIAS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG5_OB_BIAS_CTRL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG5_OB_BIAS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG5_OB_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG5_OB_CTRL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG5_OB_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_PLL5G_CFG_PLL5G_CFG6(gi)   VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,6)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SEL_SRC(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SEL_SRC  VTSS_BIT(23)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SEL_SRC(x)  VTSS_EXTRACT_BITFIELD(x,23,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SEL(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SEL     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,3)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SRC(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SRC  VTSS_BIT(19)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_REFCLK_SRC(x)  VTSS_EXTRACT_BITFIELD(x,19,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_POR_DEL_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_POR_DEL_SEL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_POR_DEL_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_DIV125REF_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_DIV125REF_SEL     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_DIV125REF_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_ENA_REFCLKC2(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_ENA_REFCLKC2  VTSS_BIT(7)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_ENA_REFCLKC2(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_ENA_FBCLKC2(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_ENA_FBCLKC2  VTSS_BIT(6)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_ENA_FBCLKC2(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_PLL5G_CFG_PLL5G_CFG6_DDR_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_PLL5G_CFG_PLL5G_CFG6_DDR_CLK_DIV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_PLL5G_CFG_PLL5G_CFG6_DDR_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_PLL5G_STATUS_PLL5G_STATUS0(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0xe,gi,2,0,0)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS0_RANGE_LIM(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS0_RANGE_LIM  VTSS_BIT(12)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS0_RANGE_LIM(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS0_OUT_OF_RANGE_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS0_OUT_OF_RANGE_ERR  VTSS_BIT(11)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS0_OUT_OF_RANGE_ERR(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_ERR  VTSS_BIT(10)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_ERR(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_DONE  VTSS_BIT(9)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_DONE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS0_READBACK_DATA(x)  VTSS_ENCODE_BITFIELD(x,1,8)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS0_READBACK_DATA     VTSS_ENCODE_BITMASK(1,8)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS0_READBACK_DATA(x)  VTSS_EXTRACT_BITFIELD(x,1,8)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS0_LOCK_STATUS(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS0_LOCK_STATUS  VTSS_BIT(0)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS0_LOCK_STATUS(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_PLL5G_STATUS_PLL5G_STATUS1(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0xe,gi,2,0,1)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS1_SIG_DEL(x)  VTSS_ENCODE_BITFIELD(x,21,8)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS1_SIG_DEL     VTSS_ENCODE_BITMASK(21,8)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS1_SIG_DEL(x)  VTSS_EXTRACT_BITFIELD(x,21,8)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS1_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS1_GAIN_STAT     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS1_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16,5)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FBCNT_DIF(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FBCNT_DIF     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FBCNT_DIF(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FSM_STAT     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FSM_LOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FSM_LOCK  VTSS_BIT(0)
#define  VTSS_X_HSIO_PLL5G_STATUS_PLL5G_STATUS1_FSM_LOCK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,3,0,0)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_START_BIST(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_START_BIST  VTSS_BIT(31)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_START_BIST(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_MEAS_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_MEAS_MODE  VTSS_BIT(30)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_MEAS_MODE(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_LOCK_REPEAT(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_LOCK_REPEAT     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_LOCK_REPEAT(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_LOCK_UNCERT(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_LOCK_UNCERT     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_LOCK_UNCERT(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_DIV_FACTOR_PRE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_DIV_FACTOR_PRE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG0_PLLB_DIV_FACTOR_PRE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG1(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,3,0,1)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG1_PLLB_DIV_FACTOR_M(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG1_PLLB_DIV_FACTOR_M     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG1_PLLB_DIV_FACTOR_M(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG2(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,3,0,2)
#define  VTSS_F_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG2_PLLB_DIV_FACTOR_N(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG2_PLLB_DIV_FACTOR_N     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_PLL5G_BIST_CFG_PLL5G_BIST_CFG2_PLLB_DIV_FACTOR_N(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x18,gi,2,0,0)
#define  VTSS_F_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FSM_STAT     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_BUSY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_BUSY  VTSS_BIT(2)
#define  VTSS_X_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_DONE_N(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_DONE_N  VTSS_BIT(1)
#define  VTSS_X_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_DONE_N(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FAIL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FAIL  VTSS_BIT(0)
#define  VTSS_X_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FAIL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x18,gi,2,0,1)
#define  VTSS_F_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1_PLLB_CNT_OUT(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1_PLLB_CNT_OUT     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1_PLLB_CNT_OUT(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1_PLLB_CNT_REF_DIFF(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1_PLLB_CNT_REF_DIFF     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1_PLLB_CNT_REF_DIFF(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_RCOMP_CFG_RCOMP_CFG0       VTSS_IOREG(VTSS_TO_HSIO,0x1c)
#define  VTSS_F_HSIO_RCOMP_CFG_RCOMP_CFG0_PWD_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_HSIO_RCOMP_CFG_RCOMP_CFG0_PWD_ENA  VTSS_BIT(13)
#define  VTSS_X_HSIO_RCOMP_CFG_RCOMP_CFG0_PWD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,13,1)
#define  VTSS_F_HSIO_RCOMP_CFG_RCOMP_CFG0_RUN_CAL(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_RCOMP_CFG_RCOMP_CFG0_RUN_CAL  VTSS_BIT(12)
#define  VTSS_X_HSIO_RCOMP_CFG_RCOMP_CFG0_RUN_CAL(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_RCOMP_CFG_RCOMP_CFG0_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_HSIO_RCOMP_CFG_RCOMP_CFG0_SPEED_SEL     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_HSIO_RCOMP_CFG_RCOMP_CFG0_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,10,2)
#define  VTSS_F_HSIO_RCOMP_CFG_RCOMP_CFG0_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_HSIO_RCOMP_CFG_RCOMP_CFG0_MODE_SEL     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_HSIO_RCOMP_CFG_RCOMP_CFG0_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,2)
#define  VTSS_F_HSIO_RCOMP_CFG_RCOMP_CFG0_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_RCOMP_CFG_RCOMP_CFG0_FORCE_ENA  VTSS_BIT(4)
#define  VTSS_X_HSIO_RCOMP_CFG_RCOMP_CFG0_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_RCOMP_CFG_RCOMP_CFG0_RCOMP_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_HSIO_RCOMP_CFG_RCOMP_CFG0_RCOMP_VAL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_HSIO_RCOMP_CFG_RCOMP_CFG0_RCOMP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_HSIO_RCOMP_STATUS_RCOMP_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x1d)
#define  VTSS_F_HSIO_RCOMP_STATUS_RCOMP_STATUS_BUSY(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_RCOMP_STATUS_RCOMP_STATUS_BUSY  VTSS_BIT(12)
#define  VTSS_X_HSIO_RCOMP_STATUS_RCOMP_STATUS_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_RCOMP_STATUS_RCOMP_STATUS_DELTA_ALERT(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_RCOMP_STATUS_RCOMP_STATUS_DELTA_ALERT  VTSS_BIT(7)
#define  VTSS_X_HSIO_RCOMP_STATUS_RCOMP_STATUS_DELTA_ALERT(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_RCOMP_STATUS_RCOMP_STATUS_RCOMP(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_HSIO_RCOMP_STATUS_RCOMP_STATUS_RCOMP     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_HSIO_RCOMP_STATUS_RCOMP_STATUS_RCOMP(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x1e + (ri))
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RCVRD_CLK_SRC(x)  VTSS_ENCODE_BITFIELD(x,4,5)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RCVRD_CLK_SRC     VTSS_ENCODE_BITMASK(4,5)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RCVRD_CLK_SRC(x)  VTSS_EXTRACT_BITFIELD(x,4,5)
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RCVRD_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RCVRD_CLK_DIV     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RCVRD_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_RCVRD_CLK_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_RCVRD_CLK_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_CFG_RCVRD_CLK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SYNC_ETH_CFG_SYNC_ETH_PLL_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x26 + (ri))
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_PLL_CFG_PLL_AUTO_SQUELCH_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_PLL_CFG_PLL_AUTO_SQUELCH_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_PLL_CFG_PLL_AUTO_SQUELCH_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x28 + (ri))
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_RCVRD_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_RCVRD_CLK_DIV     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_RCVRD_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_AUTO_SQUELCH_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_AUTO_SQUELCH_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_AUTO_SQUELCH_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SYNC_ETH_CFG_SYNC_ETH_PHY_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x2c + (ri))
#define  VTSS_F_HSIO_SYNC_ETH_CFG_SYNC_ETH_PHY_CFG_PHY_AUTO_SQUELCH_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SYNC_ETH_CFG_SYNC_ETH_PHY_CFG_PHY_AUTO_SQUELCH_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SYNC_ETH_CFG_SYNC_ETH_PHY_CFG_PHY_AUTO_SQUELCH_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2e)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_PHS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_PHS_CTRL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_PHS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_CPMD_SEL(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_CPMD_SEL     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_CPMD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_MBTR_CTRL     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_ANA(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_ANA     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_ANA(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_ANA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_ANA  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_ANA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_HYST(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_HYST     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_HYST(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_HYST(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_HYST  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_HYST(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2f)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_FX100_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_FX100_ENA  VTSS_BIT(27)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_FX100_ENA(x)  VTSS_EXTRACT_BITFIELD(x,27,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_ACJTAG_HYST(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_ACJTAG_HYST     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_ACJTAG_HYST(x)  VTSS_EXTRACT_BITFIELD(x,24,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_DET_LEV(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_DET_LEV     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_DET_LEV(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_HYST_LEV(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_HYST_LEV  VTSS_BIT(14)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_HYST_LEV(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_CMV_TERM(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_CMV_TERM  VTSS_BIT(13)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_CMV_TERM(x)  VTSS_EXTRACT_BITFIELD(x,13,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DC_COUPLING(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DC_COUPLING  VTSS_BIT(12)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DC_COUPLING(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DETLEV(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DETLEV  VTSS_BIT(11)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DETLEV(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_HYST(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_HYST  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_HYST(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_OFFSET_COMP(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_OFFSET_COMP  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_OFFSET_COMP(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_EQ_GAIN(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_EQ_GAIN     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_EQ_GAIN(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_SEL_CORNER_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_SEL_CORNER_FREQ     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_SEL_CORNER_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_RESISTOR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_RESISTOR_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_RESISTOR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x30)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_SLP(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_SLP     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_SLP(x)  VTSS_EXTRACT_BITFIELD(x,17,2)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_AMP_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_AMP_CTRL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_AMP_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_CMM_BIAS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_CMM_BIAS_CTRL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_CMM_BIAS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_DIS_VCM_CTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_DIS_VCM_CTRL  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_DIS_VCM_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_EN_MEAS_VREG(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_EN_MEAS_VREG  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_EN_MEAS_VREG(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_VCM_CTRL(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_VCM_CTRL     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_VCM_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_RESISTOR_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x31)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_IDLE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_IDLE  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_IDLE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_DEEMPH(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_DEEMPH  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_DEEMPH(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_CPMD_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_CPMD_SEL  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_CPMD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_SWAP_CPMD(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_SWAP_CPMD  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_SWAP_CPMD(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ALISEL(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ALISEL     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ALISEL(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENHYS(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENHYS  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENHYS(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_BIG_WIN(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_BIG_WIN  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_BIG_WIN(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_EN_WIN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_EN_WIN  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_EN_WIN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENALI(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENALI  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENALI(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x32)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SYS_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SYS_RST  VTSS_BIT(31)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SYS_RST(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SE_AUTO_SQUELCH_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SE_AUTO_SQUELCH_ENA  VTSS_BIT(21)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SE_AUTO_SQUELCH_ENA(x)  VTSS_EXTRACT_BITFIELD(x,21,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_LANE(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_LANE  VTSS_BIT(18)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_LANE(x)  VTSS_EXTRACT_BITFIELD(x,18,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_RX(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_RX  VTSS_BIT(17)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_RX(x)  VTSS_EXTRACT_BITFIELD(x,17,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_TX(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_TX  VTSS_BIT(16)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_TX(x)  VTSS_EXTRACT_BITFIELD(x,16,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_LANE_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_LANE_CTRL     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_LANE_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,3)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_DIRECT(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_DIRECT  VTSS_BIT(12)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_DIRECT(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ELOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ELOOP  VTSS_BIT(11)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ELOOP(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_FLOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_FLOOP  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_FLOOP(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ILOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ILOOP  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ILOOP(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_PLOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_PLOOP  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_PLOOP(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_HRATE(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_HRATE  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_HRATE(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_IF_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_IF_MODE  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_IF_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x33)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_FB_DIV2(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_FB_DIV2  VTSS_BIT(22)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_FB_DIV2(x)  VTSS_EXTRACT_BITFIELD(x,22,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_RC_DIV2(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_RC_DIV2  VTSS_BIT(21)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_RC_DIV2(x)  VTSS_EXTRACT_BITFIELD(x,21,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_CTRL_DATA     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_ENA  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_FORCE_SET_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_FORCE_SET_ENA  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_FORCE_SET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_RB_DATA_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_RB_DATA_SEL  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_RB_DATA_SEL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

#define VTSS_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x34)
#define  VTSS_F_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_NOT_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_NOT_DONE  VTSS_BIT(12)
#define  VTSS_X_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_NOT_DONE(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_ERR  VTSS_BIT(11)
#define  VTSS_X_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_ERR(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_RB_DATA     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x35)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_LAZYBIT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_LAZYBIT  VTSS_BIT(31)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_LAZYBIT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_INV_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_INV_DIS  VTSS_BIT(23)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_INV_DIS(x)  VTSS_EXTRACT_BITFIELD(x,23,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_PRBS_SEL(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_PRBS_SEL     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_PRBS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TEST_MODE(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TEST_MODE     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TEST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PHS_CORR_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PHS_CORR_DIS  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PHS_CORR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PDSENS_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PDSENS_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PDSENS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_DFT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_DFT_ENA  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_DFT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TX_DFT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TX_DFT_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TX_DFT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x36)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JI_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JI_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JI_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_WAVEFORM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_WAVEFORM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_DIR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2  VTSS_IOREG(VTSS_TO_HSIO,0x37)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JI_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JI_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JI_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_WAVEFORM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_WAVEFORM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_DIR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_DIG_CFG_SERDES1G_TP_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x38)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_TP_CFG_STATIC_PATTERN(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_TP_CFG_STATIC_PATTERN     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_TP_CFG_STATIC_PATTERN(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

#define VTSS_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x39)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_ENA  VTSS_BIT(20)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,20,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_HIGH     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_LOW     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x3a)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_KICK_MODE     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_SWAP(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_SWAP  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_SWAP(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_MODE  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_MODE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_ENA  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_LPI_MODE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_LPI_MODE_ENA  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_LPI_MODE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_LPI_MODE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_LPI_MODE_ENA  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_LPI_MODE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_DATA_INV_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_DATA_INV_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_DATA_INV_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_DATA_INV_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_DATA_INV_ENA  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_DATA_INV_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_LANE_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_LANE_RST  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_LANE_RST(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x3b)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_NOT_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_NOT_DONE  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_NOT_DONE(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_FAILED(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_FAILED  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_FAILED(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ACTIVE(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ACTIVE  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ACTIVE(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_NOSYNC(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_NOSYNC  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_NOSYNC(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_COMPLETE_N(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_COMPLETE_N  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_COMPLETE_N(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ERROR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ERROR  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ERROR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES1G_DIG_STATUS_SERDES1G_MISC_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x3c)
#define  VTSS_F_HSIO_SERDES1G_DIG_STATUS_SERDES1G_MISC_STATUS_DES_100FX_PHASE_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES1G_DIG_STATUS_SERDES1G_MISC_STATUS_DES_100FX_PHASE_SEL  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES1G_DIG_STATUS_SERDES1G_MISC_STATUS_DES_100FX_PHASE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x3d)
#define  VTSS_F_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_WR_ONE_SHOT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_WR_ONE_SHOT  VTSS_BIT(31)
#define  VTSS_X_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_WR_ONE_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_RD_ONE_SHOT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_RD_ONE_SHOT  VTSS_BIT(30)
#define  VTSS_X_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_RD_ONE_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_ADDR     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_HSIO_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x3e)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_GP(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_GP     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_GP(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_TX_BIT_DOUBLING_MODE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_TX_BIT_DOUBLING_MODE_ENA  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_TX_BIT_DOUBLING_MODE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_TESTMODE(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_TESTMODE  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_TESTMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_AST(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_AST     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_AST(x)  VTSS_EXTRACT_BITFIELD(x,3,3)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_DST(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_DST     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_DST(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x3f)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_LAZYBIT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_LAZYBIT  VTSS_BIT(31)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_LAZYBIT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_INV_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_INV_DIS  VTSS_BIT(23)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_INV_DIS(x)  VTSS_EXTRACT_BITFIELD(x,23,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_PRBS_SEL(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_PRBS_SEL     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_PRBS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TEST_MODE(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TEST_MODE     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TEST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PHS_CORR_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PHS_CORR_DIS  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PHS_CORR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PDSENS_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PDSENS_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PDSENS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TX_DFT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TX_DFT_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TX_DFT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x40)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JI_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JI_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JI_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_WAVEFORM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_WAVEFORM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_DIR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2  VTSS_IOREG(VTSS_TO_HSIO,0x41)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JI_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JI_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JI_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_WAVEFORM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_WAVEFORM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_DIR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x42)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0_STATIC_PATTERN0(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0_STATIC_PATTERN0     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0_STATIC_PATTERN0(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x43)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1_STATIC_PATTERN1(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1_STATIC_PATTERN1     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1_STATIC_PATTERN1(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x44)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_ENA  VTSS_BIT(20)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,20,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_HIGH     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_LOW     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x45)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_SEL_RECO_CLK(x)  VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_SEL_RECO_CLK     VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_SEL_RECO_CLK(x)  VTSS_EXTRACT_BITFIELD(x,13,2)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_KICK_MODE     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_SWAP(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_SWAP  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_SWAP(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_ENA  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_BUS_FLIP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_BUS_FLIP_ENA  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_BUS_FLIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_BUS_FLIP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_BUS_FLIP_ENA  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_BUS_FLIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_LPI_MODE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_LPI_MODE_ENA  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_LPI_MODE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_LPI_MODE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_LPI_MODE_ENA  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_LPI_MODE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_DATA_INV_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_DATA_INV_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_DATA_INV_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_DATA_INV_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_DATA_INV_ENA  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_DATA_INV_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x46)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST0(x)  VTSS_ENCODE_BITFIELD(x,23,6)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST0     VTSS_ENCODE_BITMASK(23,6)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST0(x)  VTSS_EXTRACT_BITFIELD(x,23,6)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST1(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST1     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST1(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_PREC(x)  VTSS_ENCODE_BITFIELD(x,13,5)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_PREC     VTSS_ENCODE_BITMASK(13,5)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_PREC(x)  VTSS_EXTRACT_BITFIELD(x,13,5)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_ENA_CAS(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_ENA_CAS     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_ENA_CAS(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_LEV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_LEV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_LEV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x47)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PRBS_SYNC_STAT(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PRBS_SYNC_STAT  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PRBS_SYNC_STAT(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_NOT_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_NOT_DONE  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_NOT_DONE(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_FAILED(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_FAILED  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_FAILED(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ACTIVE(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ACTIVE  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ACTIVE(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_NOSYNC(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_NOSYNC  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_NOSYNC(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_COMPLETE_N(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_COMPLETE_N  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_COMPLETE_N(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ERROR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ERROR  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ERROR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT  VTSS_IOREG(VTSS_TO_HSIO,0x48)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT_PRBS_ERR_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT_PRBS_ERR_CNT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT_PRBS_ERR_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_SERDES6G_DIG_STATUS_SERDES6G_MISC_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x49)
#define  VTSS_F_HSIO_SERDES6G_DIG_STATUS_SERDES6G_MISC_STATUS_DES_100FX_PHASE_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_DIG_STATUS_SERDES6G_MISC_STATUS_DES_100FX_PHASE_SEL  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_DIG_STATUS_SERDES6G_MISC_STATUS_DES_100FX_PHASE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x4a)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_PHS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_PHS_CTRL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_PHS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_MBTR_CTRL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_CPMD_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_CPMD_SEL     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_CPMD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_HYST(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_HYST     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_HYST(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_HYST(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_HYST  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_HYST(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_ANA(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_ANA     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_ANA(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_ANA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_ANA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_ANA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x4b)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SOFSI(x)  VTSS_ENCODE_BITFIELD(x,29,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SOFSI     VTSS_ENCODE_BITMASK(29,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SOFSI(x)  VTSS_EXTRACT_BITFIELD(x,29,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_VBULK_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_VBULK_SEL  VTSS_BIT(28)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_VBULK_SEL(x)  VTSS_EXTRACT_BITFIELD(x,28,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_RTRM_ADJ(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_RTRM_ADJ     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_RTRM_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ICML_ADJ(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ICML_ADJ     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ICML_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_TERM_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_TERM_MODE_SEL     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_TERM_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,18,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_CLK_SEL(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_CLK_SEL     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_CLK_SEL(x)  VTSS_EXTRACT_BITFIELD(x,15,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_HP(x)  VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_HP     VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_HP(x)  VTSS_EXTRACT_BITFIELD(x,13,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_MID(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_MID     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_MID(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_LP(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_LP     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_LP(x)  VTSS_EXTRACT_BITFIELD(x,9,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_OFFSET     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,7,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ANA_TEST_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ANA_TEST_ENA  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ANA_TEST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_ENA  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CONCUR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CONCUR  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CONCUR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CAL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CAL_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CAL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SAM_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SAM_ENA  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SAM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_EQZ_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_EQZ_ENA  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_EQZ_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x4c)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TJTAG(x)  VTSS_ENCODE_BITFIELD(x,17,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TJTAG     VTSS_ENCODE_BITMASK(17,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TJTAG(x)  VTSS_EXTRACT_BITFIELD(x,17,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TSDET(x)  VTSS_ENCODE_BITFIELD(x,12,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TSDET     VTSS_ENCODE_BITMASK(12,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TSDET(x)  VTSS_EXTRACT_BITFIELD(x,12,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_SCALY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_SCALY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_SCALY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_HP(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_HP  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_HP(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_MID(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_MID  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_MID(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_LP(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_LP  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_LP(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_OFFSET(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_OFFSET  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_HP(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_HP  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_HP(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_MID(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_MID  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_MID(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_LP(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_LP  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_LP(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_OFFSET(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_OFFSET  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2  VTSS_IOREG(VTSS_TO_HSIO,0x4d)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TINFV(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TINFV     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TINFV(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFI(x)  VTSS_ENCODE_BITFIELD(x,22,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFI     VTSS_ENCODE_BITMASK(22,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFI(x)  VTSS_EXTRACT_BITFIELD(x,22,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TAUX(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TAUX     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TAUX(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFS(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFS     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFS(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OCALS(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OCALS     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OCALS(x)  VTSS_EXTRACT_BITFIELD(x,10,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TCALV(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TCALV     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TCALV(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UMAX(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UMAX     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UMAX(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UREG(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UREG     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UREG(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3  VTSS_IOREG(VTSS_TO_HSIO,0x4e)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_HP(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_HP     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_HP(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_MID(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_MID     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_MID(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_LP(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_LP     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_LP(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_OFFSET     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4  VTSS_IOREG(VTSS_TO_HSIO,0x4f)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_HP(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_HP     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_HP(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_MID(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_MID     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_MID(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_LP(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_LP     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_LP(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_OFFSET     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5  VTSS_IOREG(VTSS_TO_HSIO,0x50)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_HP(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_HP     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_HP(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_MID(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_MID     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_MID(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_LP(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_LP     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_LP(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_OFFSET     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x51)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_IDLE(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_IDLE  VTSS_BIT(31)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_IDLE(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_ENA1V_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_ENA1V_MODE  VTSS_BIT(30)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_ENA1V_MODE(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POL(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POL  VTSS_BIT(29)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POL(x)  VTSS_EXTRACT_BITFIELD(x,29,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST0(x)  VTSS_ENCODE_BITFIELD(x,23,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST0     VTSS_ENCODE_BITMASK(23,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST0(x)  VTSS_EXTRACT_BITFIELD(x,23,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_PREC(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_PREC     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_PREC(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_MUX(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_MUX  VTSS_BIT(17)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_MUX(x)  VTSS_EXTRACT_BITFIELD(x,17,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_PDR(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_PDR  VTSS_BIT(16)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_PDR(x)  VTSS_EXTRACT_BITFIELD(x,16,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST1(x)  VTSS_ENCODE_BITFIELD(x,11,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST1     VTSS_ENCODE_BITMASK(11,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST1(x)  VTSS_EXTRACT_BITFIELD(x,11,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_COR(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_COR  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_COR(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SEL_RCTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SEL_RCTRL  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SEL_RCTRL(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR_H(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR_H  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR_H(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_RESISTOR_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x52)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x53)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_CPMD_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_CPMD_SEL  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_CPMD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_SWAP_CPMD(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_SWAP_CPMD  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_SWAP_CPMD(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENHYS(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENHYS  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENHYS(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_BIG_WIN(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_BIG_WIN  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_BIG_WIN(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x54)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SYS_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SYS_RST  VTSS_BIT(17)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SYS_RST(x)  VTSS_EXTRACT_BITFIELD(x,17,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_DIV2_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_DIV2_ENA  VTSS_BIT(16)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_DIV2_ENA(x)  VTSS_EXTRACT_BITFIELD(x,16,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_AUTO_SQUELCH_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_AUTO_SQUELCH_ENA  VTSS_BIT(15)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_AUTO_SQUELCH_ENA(x)  VTSS_EXTRACT_BITFIELD(x,15,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_LANE(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_LANE  VTSS_BIT(14)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_LANE(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_RX(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_RX  VTSS_BIT(13)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_RX(x)  VTSS_EXTRACT_BITFIELD(x,13,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_TX(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_TX  VTSS_BIT(12)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_TX(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_LANE_CTRL(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_LANE_CTRL     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_LANE_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_DIRECT(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_DIRECT  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_DIRECT(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ELOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ELOOP  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ELOOP(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_FLOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_FLOOP  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_FLOOP(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ILOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ILOOP  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ILOOP(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_PLOOP(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_PLOOP  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_PLOOP(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_HRATE(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_HRATE  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_HRATE(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_QRATE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_QRATE  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_QRATE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_IF_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_IF_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_IF_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x55)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_OFFS(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_OFFS     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_OFFS(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_DIV4(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_DIV4  VTSS_BIT(15)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_DIV4(x)  VTSS_EXTRACT_BITFIELD(x,15,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_ROT(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_ROT  VTSS_BIT(14)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_ROT(x)  VTSS_EXTRACT_BITFIELD(x,14,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_CTRL_DATA     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,6,8)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_ENA  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_FORCE_SET_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_FORCE_SET_ENA  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_FORCE_SET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_RB_DATA_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_RB_DATA_SEL  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_RB_DATA_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_DIR  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_DIR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_FRQ(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_FRQ  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_FRQ(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x56)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_N(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_N  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_N(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_P(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_P  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_P(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_CLK(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_CLK  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_CLK(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_OB_DIRECT(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_OB_DIRECT  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_OB_DIRECT(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_ENA  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_JTAG_CTRL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_JTAG_CTRL_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_JTAG_CTRL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x57)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_MSB(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_MSB     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_MSB(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_LSB(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_LSB     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_HSIO_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_LSB(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0  VTSS_IOREG(VTSS_TO_HSIO,0x58)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_HP_GAIN_ACT(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_HP_GAIN_ACT  VTSS_BIT(7)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_HP_GAIN_ACT(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_MID_GAIN_ACT(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_MID_GAIN_ACT  VTSS_BIT(6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_MID_GAIN_ACT(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_LP_GAIN_ACT(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_LP_GAIN_ACT  VTSS_BIT(5)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_LP_GAIN_ACT(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ACT(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ACT  VTSS_BIT(4)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ACT(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_VLD(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_VLD  VTSS_BIT(3)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_VLD(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ERR  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSDIR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSDIR  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSDIR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_SIG_DET(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_SIG_DET  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_SIG_DET(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1  VTSS_IOREG(VTSS_TO_HSIO,0x59)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_HP_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_HP_GAIN_STAT     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_HP_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_MID_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_MID_GAIN_STAT     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_MID_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_LP_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_LP_GAIN_STAT     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_LP_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_OFFSET_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_OFFSET_STAT     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_OFFSET_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x5a)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_N(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_N  VTSS_BIT(2)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_N(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_P(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_P  VTSS_BIT(1)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_P(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_IB_DIRECT(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_IB_DIRECT  VTSS_BIT(0)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_IB_DIRECT(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x5b)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE  VTSS_BIT(10)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR  VTSS_BIT(9)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR  VTSS_BIT(8)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_RB_DATA     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID  VTSS_IOREG(VTSS_TO_HSIO,0x5c)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_SERDES_REV(x)  VTSS_ENCODE_BITFIELD(x,26,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_SERDES_REV     VTSS_ENCODE_BITMASK(26,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_SERDES_REV(x)  VTSS_EXTRACT_BITFIELD(x,26,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_RCPLL_REV(x)  VTSS_ENCODE_BITFIELD(x,21,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_RCPLL_REV     VTSS_ENCODE_BITMASK(21,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_RCPLL_REV(x)  VTSS_EXTRACT_BITFIELD(x,21,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_SER_REV(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_SER_REV     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_SER_REV(x)  VTSS_EXTRACT_BITFIELD(x,16,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_DES_REV(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_DES_REV     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_DES_REV(x)  VTSS_EXTRACT_BITFIELD(x,10,6)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_OB_REV(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_OB_REV     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_OB_REV(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_IB_REV(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_IB_REV     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_HSIO_SERDES6G_ANA_STATUS_SERDES6G_REVID_IB_REV(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x5d)
#define  VTSS_F_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_WR_ONE_SHOT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_WR_ONE_SHOT  VTSS_BIT(31)
#define  VTSS_X_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_WR_ONE_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_RD_ONE_SHOT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_RD_ONE_SHOT  VTSS_BIT(30)
#define  VTSS_X_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_RD_ONE_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,25)
#define  VTSS_M_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_ADDR     VTSS_ENCODE_BITMASK(0,25)
#define  VTSS_X_HSIO_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,25)

#define VTSS_HSIO_HW_CFGSTAT_HW_CFG          VTSS_IOREG(VTSS_TO_HSIO,0x5e)
#define  VTSS_F_HSIO_HW_CFGSTAT_HW_CFG_ANAOUT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_HW_CFGSTAT_HW_CFG_ANAOUT_ENA  VTSS_BIT(4)
#define  VTSS_X_HSIO_HW_CFGSTAT_HW_CFG_ANAOUT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_HW_CFGSTAT_HW_CFG_DEV10G_1_MODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_HSIO_HW_CFGSTAT_HW_CFG_DEV10G_1_MODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_HSIO_HW_CFGSTAT_HW_CFG_DEV10G_1_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_HSIO_HW_CFGSTAT_HW_CFG_DEV10G_0_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_HSIO_HW_CFGSTAT_HW_CFG_DEV10G_0_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_HSIO_HW_CFGSTAT_HW_CFG_DEV10G_0_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_HSIO_HW_CFGSTAT_TIMEX_CH_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x5f + (ri))
#define  VTSS_F_HSIO_HW_CFGSTAT_TIMEX_CH_CFG_LOL_SRC(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_HSIO_HW_CFGSTAT_TIMEX_CH_CFG_LOL_SRC     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_HSIO_HW_CFGSTAT_TIMEX_CH_CFG_LOL_SRC(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_HSIO_HW_CFGSTAT_CLK_CFG         VTSS_IOREG(VTSS_TO_HSIO,0x63)
#define  VTSS_F_HSIO_HW_CFGSTAT_CLK_CFG_CLKDIV_PHY(x)  VTSS_ENCODE_BITFIELD(x,5,8)
#define  VTSS_M_HSIO_HW_CFGSTAT_CLK_CFG_CLKDIV_PHY     VTSS_ENCODE_BITMASK(5,8)
#define  VTSS_X_HSIO_HW_CFGSTAT_CLK_CFG_CLKDIV_PHY(x)  VTSS_EXTRACT_BITFIELD(x,5,8)
#define  VTSS_F_HSIO_HW_CFGSTAT_CLK_CFG_CLKDIV_PHY_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_HW_CFGSTAT_CLK_CFG_CLKDIV_PHY_DIS  VTSS_BIT(4)
#define  VTSS_X_HSIO_HW_CFGSTAT_CLK_CFG_CLKDIV_PHY_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_HW_CFGSTAT_CLK_CFG_PLL2_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_HW_CFGSTAT_CLK_CFG_PLL2_ENA  VTSS_BIT(3)
#define  VTSS_X_HSIO_HW_CFGSTAT_CLK_CFG_PLL2_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_HW_CFGSTAT_CLK_CFG_SWC_CLK_DIV2(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_HW_CFGSTAT_CLK_CFG_SWC_CLK_DIV2  VTSS_BIT(2)
#define  VTSS_X_HSIO_HW_CFGSTAT_CLK_CFG_SWC_CLK_DIV2(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_HW_CFGSTAT_CLK_CFG_SWC_CLK_SRC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_HSIO_HW_CFGSTAT_CLK_CFG_SWC_CLK_SRC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_HSIO_HW_CFGSTAT_CLK_CFG_SWC_CLK_SRC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL  VTSS_IOREG(VTSS_TO_HSIO,0x64)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_TEMP_RD(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_TEMP_RD  VTSS_BIT(5)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_TEMP_RD(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_RUN(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_RUN  VTSS_BIT(4)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_RUN(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_NO_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_NO_RST  VTSS_BIT(3)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_NO_RST(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_POWER_UP(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_POWER_UP  VTSS_BIT(2)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_POWER_UP(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_CLK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_CLK  VTSS_BIT(1)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_FORCE_CLK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_SAMPLE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_SAMPLE_ENA  VTSS_BIT(0)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CTRL_SAMPLE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x65)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG_RUN_WID(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG_RUN_WID     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG_RUN_WID(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG_SAMPLE_PER(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG_SAMPLE_PER     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_CFG_SAMPLE_PER(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT  VTSS_IOREG(VTSS_TO_HSIO,0x66)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT_TEMP_VALID(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT_TEMP_VALID  VTSS_BIT(8)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT_TEMP_VALID(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT_TEMP(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT_TEMP     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HSIO_TEMP_SENSOR_TEMP_SENSOR_STAT_TEMP(x)  VTSS_EXTRACT_BITFIELD(x,0,8)


#endif /* _VTSS_SERVALT_REGS_HSIO_H_ */
