    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_bSAR_SEQ
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB06_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB06_ST

; ADC_FinalBuf
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_IntClock
ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_IntClock__INDEX EQU 0x00
ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_IntClock__PM_ACT_MSK EQU 0x01
ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_IntClock__PM_STBY_MSK EQU 0x01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_ADC_SAR
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_TempBuf
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

; STR1
STR1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
STR1__0__MASK EQU 0x40
STR1__0__PC EQU CYREG_PRT0_PC6
STR1__0__PORT EQU 0
STR1__0__SHIFT EQU 6
STR1__AG EQU CYREG_PRT0_AG
STR1__AMUX EQU CYREG_PRT0_AMUX
STR1__BIE EQU CYREG_PRT0_BIE
STR1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STR1__BYP EQU CYREG_PRT0_BYP
STR1__CTL EQU CYREG_PRT0_CTL
STR1__DM0 EQU CYREG_PRT0_DM0
STR1__DM1 EQU CYREG_PRT0_DM1
STR1__DM2 EQU CYREG_PRT0_DM2
STR1__DR EQU CYREG_PRT0_DR
STR1__INP_DIS EQU CYREG_PRT0_INP_DIS
STR1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STR1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STR1__LCD_EN EQU CYREG_PRT0_LCD_EN
STR1__MASK EQU 0x40
STR1__PORT EQU 0
STR1__PRT EQU CYREG_PRT0_PRT
STR1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STR1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STR1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STR1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STR1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STR1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STR1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STR1__PS EQU CYREG_PRT0_PS
STR1__SHIFT EQU 6
STR1__SLW EQU CYREG_PRT0_SLW

; STR2
STR2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
STR2__0__MASK EQU 0x80
STR2__0__PC EQU CYREG_PRT0_PC7
STR2__0__PORT EQU 0
STR2__0__SHIFT EQU 7
STR2__AG EQU CYREG_PRT0_AG
STR2__AMUX EQU CYREG_PRT0_AMUX
STR2__BIE EQU CYREG_PRT0_BIE
STR2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STR2__BYP EQU CYREG_PRT0_BYP
STR2__CTL EQU CYREG_PRT0_CTL
STR2__DM0 EQU CYREG_PRT0_DM0
STR2__DM1 EQU CYREG_PRT0_DM1
STR2__DM2 EQU CYREG_PRT0_DM2
STR2__DR EQU CYREG_PRT0_DR
STR2__INP_DIS EQU CYREG_PRT0_INP_DIS
STR2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STR2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STR2__LCD_EN EQU CYREG_PRT0_LCD_EN
STR2__MASK EQU 0x80
STR2__PORT EQU 0
STR2__PRT EQU CYREG_PRT0_PRT
STR2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STR2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STR2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STR2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STR2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STR2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STR2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STR2__PS EQU CYREG_PRT0_PS
STR2__SHIFT EQU 7
STR2__SLW EQU CYREG_PRT0_SLW

; CAR_X
CAR_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
CAR_X__0__MASK EQU 0x01
CAR_X__0__PC EQU CYREG_PRT0_PC0
CAR_X__0__PORT EQU 0
CAR_X__0__SHIFT EQU 0
CAR_X__AG EQU CYREG_PRT0_AG
CAR_X__AMUX EQU CYREG_PRT0_AMUX
CAR_X__BIE EQU CYREG_PRT0_BIE
CAR_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CAR_X__BYP EQU CYREG_PRT0_BYP
CAR_X__CTL EQU CYREG_PRT0_CTL
CAR_X__DM0 EQU CYREG_PRT0_DM0
CAR_X__DM1 EQU CYREG_PRT0_DM1
CAR_X__DM2 EQU CYREG_PRT0_DM2
CAR_X__DR EQU CYREG_PRT0_DR
CAR_X__INP_DIS EQU CYREG_PRT0_INP_DIS
CAR_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CAR_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CAR_X__LCD_EN EQU CYREG_PRT0_LCD_EN
CAR_X__MASK EQU 0x01
CAR_X__PORT EQU 0
CAR_X__PRT EQU CYREG_PRT0_PRT
CAR_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CAR_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CAR_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CAR_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CAR_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CAR_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CAR_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CAR_X__PS EQU CYREG_PRT0_PS
CAR_X__SHIFT EQU 0
CAR_X__SLW EQU CYREG_PRT0_SLW

; CAR_Y
CAR_Y__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
CAR_Y__0__MASK EQU 0x02
CAR_Y__0__PC EQU CYREG_PRT4_PC1
CAR_Y__0__PORT EQU 4
CAR_Y__0__SHIFT EQU 1
CAR_Y__AG EQU CYREG_PRT4_AG
CAR_Y__AMUX EQU CYREG_PRT4_AMUX
CAR_Y__BIE EQU CYREG_PRT4_BIE
CAR_Y__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CAR_Y__BYP EQU CYREG_PRT4_BYP
CAR_Y__CTL EQU CYREG_PRT4_CTL
CAR_Y__DM0 EQU CYREG_PRT4_DM0
CAR_Y__DM1 EQU CYREG_PRT4_DM1
CAR_Y__DM2 EQU CYREG_PRT4_DM2
CAR_Y__DR EQU CYREG_PRT4_DR
CAR_Y__INP_DIS EQU CYREG_PRT4_INP_DIS
CAR_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CAR_Y__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CAR_Y__LCD_EN EQU CYREG_PRT4_LCD_EN
CAR_Y__MASK EQU 0x02
CAR_Y__PORT EQU 4
CAR_Y__PRT EQU CYREG_PRT4_PRT
CAR_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CAR_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CAR_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CAR_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CAR_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CAR_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CAR_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CAR_Y__PS EQU CYREG_PRT4_PS
CAR_Y__SHIFT EQU 1
CAR_Y__SLW EQU CYREG_PRT4_SLW

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
LED_1__0__MASK EQU 0x01
LED_1__0__PC EQU CYREG_PRT4_PC0
LED_1__0__PORT EQU 4
LED_1__0__SHIFT EQU 0
LED_1__AG EQU CYREG_PRT4_AG
LED_1__AMUX EQU CYREG_PRT4_AMUX
LED_1__BIE EQU CYREG_PRT4_BIE
LED_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_1__BYP EQU CYREG_PRT4_BYP
LED_1__CTL EQU CYREG_PRT4_CTL
LED_1__DM0 EQU CYREG_PRT4_DM0
LED_1__DM1 EQU CYREG_PRT4_DM1
LED_1__DM2 EQU CYREG_PRT4_DM2
LED_1__DR EQU CYREG_PRT4_DR
LED_1__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_1__MASK EQU 0x01
LED_1__PORT EQU 4
LED_1__PRT EQU CYREG_PRT4_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_1__PS EQU CYREG_PRT4_PS
LED_1__SHIFT EQU 0
LED_1__SLW EQU CYREG_PRT4_SLW

; LED_2
LED_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
LED_2__0__MASK EQU 0x08
LED_2__0__PC EQU CYREG_IO_PC_PRT15_PC3
LED_2__0__PORT EQU 15
LED_2__0__SHIFT EQU 3
LED_2__AG EQU CYREG_PRT15_AG
LED_2__AMUX EQU CYREG_PRT15_AMUX
LED_2__BIE EQU CYREG_PRT15_BIE
LED_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED_2__BYP EQU CYREG_PRT15_BYP
LED_2__CTL EQU CYREG_PRT15_CTL
LED_2__DM0 EQU CYREG_PRT15_DM0
LED_2__DM1 EQU CYREG_PRT15_DM1
LED_2__DM2 EQU CYREG_PRT15_DM2
LED_2__DR EQU CYREG_PRT15_DR
LED_2__INP_DIS EQU CYREG_PRT15_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT15_LCD_EN
LED_2__MASK EQU 0x08
LED_2__PORT EQU 15
LED_2__PRT EQU CYREG_PRT15_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED_2__PS EQU CYREG_PRT15_PS
LED_2__SHIFT EQU 3
LED_2__SLW EQU CYREG_PRT15_SLW

; LED_3
LED_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED_3__0__MASK EQU 0x20
LED_3__0__PC EQU CYREG_PRT0_PC5
LED_3__0__PORT EQU 0
LED_3__0__SHIFT EQU 5
LED_3__AG EQU CYREG_PRT0_AG
LED_3__AMUX EQU CYREG_PRT0_AMUX
LED_3__BIE EQU CYREG_PRT0_BIE
LED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_3__BYP EQU CYREG_PRT0_BYP
LED_3__CTL EQU CYREG_PRT0_CTL
LED_3__DM0 EQU CYREG_PRT0_DM0
LED_3__DM1 EQU CYREG_PRT0_DM1
LED_3__DM2 EQU CYREG_PRT0_DM2
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_3__MASK EQU 0x20
LED_3__PORT EQU 0
LED_3__PRT EQU CYREG_PRT0_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 5
LED_3__SLW EQU CYREG_PRT0_SLW

; PTZ_X
PTZ_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
PTZ_X__0__MASK EQU 0x04
PTZ_X__0__PC EQU CYREG_PRT0_PC2
PTZ_X__0__PORT EQU 0
PTZ_X__0__SHIFT EQU 2
PTZ_X__AG EQU CYREG_PRT0_AG
PTZ_X__AMUX EQU CYREG_PRT0_AMUX
PTZ_X__BIE EQU CYREG_PRT0_BIE
PTZ_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PTZ_X__BYP EQU CYREG_PRT0_BYP
PTZ_X__CTL EQU CYREG_PRT0_CTL
PTZ_X__DM0 EQU CYREG_PRT0_DM0
PTZ_X__DM1 EQU CYREG_PRT0_DM1
PTZ_X__DM2 EQU CYREG_PRT0_DM2
PTZ_X__DR EQU CYREG_PRT0_DR
PTZ_X__INP_DIS EQU CYREG_PRT0_INP_DIS
PTZ_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PTZ_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PTZ_X__LCD_EN EQU CYREG_PRT0_LCD_EN
PTZ_X__MASK EQU 0x04
PTZ_X__PORT EQU 0
PTZ_X__PRT EQU CYREG_PRT0_PRT
PTZ_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PTZ_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PTZ_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PTZ_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PTZ_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PTZ_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PTZ_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PTZ_X__PS EQU CYREG_PRT0_PS
PTZ_X__SHIFT EQU 2
PTZ_X__SLW EQU CYREG_PRT0_SLW

; PTZ_Y
PTZ_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
PTZ_Y__0__MASK EQU 0x02
PTZ_Y__0__PC EQU CYREG_PRT0_PC1
PTZ_Y__0__PORT EQU 0
PTZ_Y__0__SHIFT EQU 1
PTZ_Y__AG EQU CYREG_PRT0_AG
PTZ_Y__AMUX EQU CYREG_PRT0_AMUX
PTZ_Y__BIE EQU CYREG_PRT0_BIE
PTZ_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PTZ_Y__BYP EQU CYREG_PRT0_BYP
PTZ_Y__CTL EQU CYREG_PRT0_CTL
PTZ_Y__DM0 EQU CYREG_PRT0_DM0
PTZ_Y__DM1 EQU CYREG_PRT0_DM1
PTZ_Y__DM2 EQU CYREG_PRT0_DM2
PTZ_Y__DR EQU CYREG_PRT0_DR
PTZ_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
PTZ_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PTZ_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PTZ_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
PTZ_Y__MASK EQU 0x02
PTZ_Y__PORT EQU 0
PTZ_Y__PRT EQU CYREG_PRT0_PRT
PTZ_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PTZ_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PTZ_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PTZ_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PTZ_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PTZ_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PTZ_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PTZ_Y__PS EQU CYREG_PRT0_PS
PTZ_Y__SHIFT EQU 1
PTZ_Y__SLW EQU CYREG_PRT0_SLW

; Rx_net
Rx_net__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Rx_net__0__MASK EQU 0x04
Rx_net__0__PC EQU CYREG_PRT3_PC2
Rx_net__0__PORT EQU 3
Rx_net__0__SHIFT EQU 2
Rx_net__AG EQU CYREG_PRT3_AG
Rx_net__AMUX EQU CYREG_PRT3_AMUX
Rx_net__BIE EQU CYREG_PRT3_BIE
Rx_net__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_net__BYP EQU CYREG_PRT3_BYP
Rx_net__CTL EQU CYREG_PRT3_CTL
Rx_net__DM0 EQU CYREG_PRT3_DM0
Rx_net__DM1 EQU CYREG_PRT3_DM1
Rx_net__DM2 EQU CYREG_PRT3_DM2
Rx_net__DR EQU CYREG_PRT3_DR
Rx_net__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_net__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_net__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_net__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_net__MASK EQU 0x04
Rx_net__PORT EQU 3
Rx_net__PRT EQU CYREG_PRT3_PRT
Rx_net__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_net__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_net__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_net__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_net__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_net__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_net__PS EQU CYREG_PRT3_PS
Rx_net__SHIFT EQU 2
Rx_net__SLW EQU CYREG_PRT3_SLW

; Tx_net
Tx_net__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Tx_net__0__MASK EQU 0x08
Tx_net__0__PC EQU CYREG_PRT3_PC3
Tx_net__0__PORT EQU 3
Tx_net__0__SHIFT EQU 3
Tx_net__AG EQU CYREG_PRT3_AG
Tx_net__AMUX EQU CYREG_PRT3_AMUX
Tx_net__BIE EQU CYREG_PRT3_BIE
Tx_net__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_net__BYP EQU CYREG_PRT3_BYP
Tx_net__CTL EQU CYREG_PRT3_CTL
Tx_net__DM0 EQU CYREG_PRT3_DM0
Tx_net__DM1 EQU CYREG_PRT3_DM1
Tx_net__DM2 EQU CYREG_PRT3_DM2
Tx_net__DR EQU CYREG_PRT3_DR
Tx_net__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_net__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_net__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_net__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_net__MASK EQU 0x08
Tx_net__PORT EQU 3
Tx_net__PRT EQU CYREG_PRT3_PRT
Tx_net__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_net__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_net__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_net__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_net__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_net__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_net__PS EQU CYREG_PRT3_PS
Tx_net__SHIFT EQU 3
Tx_net__SLW EQU CYREG_PRT3_SLW

; BATTERY
BATTERY__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
BATTERY__0__MASK EQU 0x10
BATTERY__0__PC EQU CYREG_PRT1_PC4
BATTERY__0__PORT EQU 1
BATTERY__0__SHIFT EQU 4
BATTERY__AG EQU CYREG_PRT1_AG
BATTERY__AMUX EQU CYREG_PRT1_AMUX
BATTERY__BIE EQU CYREG_PRT1_BIE
BATTERY__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BATTERY__BYP EQU CYREG_PRT1_BYP
BATTERY__CTL EQU CYREG_PRT1_CTL
BATTERY__DM0 EQU CYREG_PRT1_DM0
BATTERY__DM1 EQU CYREG_PRT1_DM1
BATTERY__DM2 EQU CYREG_PRT1_DM2
BATTERY__DR EQU CYREG_PRT1_DR
BATTERY__INP_DIS EQU CYREG_PRT1_INP_DIS
BATTERY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BATTERY__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BATTERY__LCD_EN EQU CYREG_PRT1_LCD_EN
BATTERY__MASK EQU 0x10
BATTERY__PORT EQU 1
BATTERY__PRT EQU CYREG_PRT1_PRT
BATTERY__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BATTERY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BATTERY__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BATTERY__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BATTERY__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BATTERY__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BATTERY__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BATTERY__PS EQU CYREG_PRT1_PS
BATTERY__SHIFT EQU 4
BATTERY__SLW EQU CYREG_PRT1_SLW

; MSR_LOW
MSR_LOW__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
MSR_LOW__0__MASK EQU 0x08
MSR_LOW__0__PC EQU CYREG_PRT4_PC3
MSR_LOW__0__PORT EQU 4
MSR_LOW__0__SHIFT EQU 3
MSR_LOW__AG EQU CYREG_PRT4_AG
MSR_LOW__AMUX EQU CYREG_PRT4_AMUX
MSR_LOW__BIE EQU CYREG_PRT4_BIE
MSR_LOW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MSR_LOW__BYP EQU CYREG_PRT4_BYP
MSR_LOW__CTL EQU CYREG_PRT4_CTL
MSR_LOW__DM0 EQU CYREG_PRT4_DM0
MSR_LOW__DM1 EQU CYREG_PRT4_DM1
MSR_LOW__DM2 EQU CYREG_PRT4_DM2
MSR_LOW__DR EQU CYREG_PRT4_DR
MSR_LOW__INP_DIS EQU CYREG_PRT4_INP_DIS
MSR_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MSR_LOW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MSR_LOW__LCD_EN EQU CYREG_PRT4_LCD_EN
MSR_LOW__MASK EQU 0x08
MSR_LOW__PORT EQU 4
MSR_LOW__PRT EQU CYREG_PRT4_PRT
MSR_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MSR_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MSR_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MSR_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MSR_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MSR_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MSR_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MSR_LOW__PS EQU CYREG_PRT4_PS
MSR_LOW__SHIFT EQU 3
MSR_LOW__SLW EQU CYREG_PRT4_SLW

; Timer_1_TimerHW
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; MSR_HIGH
MSR_HIGH__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
MSR_HIGH__0__MASK EQU 0x04
MSR_HIGH__0__PC EQU CYREG_PRT4_PC2
MSR_HIGH__0__PORT EQU 4
MSR_HIGH__0__SHIFT EQU 2
MSR_HIGH__AG EQU CYREG_PRT4_AG
MSR_HIGH__AMUX EQU CYREG_PRT4_AMUX
MSR_HIGH__BIE EQU CYREG_PRT4_BIE
MSR_HIGH__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MSR_HIGH__BYP EQU CYREG_PRT4_BYP
MSR_HIGH__CTL EQU CYREG_PRT4_CTL
MSR_HIGH__DM0 EQU CYREG_PRT4_DM0
MSR_HIGH__DM1 EQU CYREG_PRT4_DM1
MSR_HIGH__DM2 EQU CYREG_PRT4_DM2
MSR_HIGH__DR EQU CYREG_PRT4_DR
MSR_HIGH__INP_DIS EQU CYREG_PRT4_INP_DIS
MSR_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MSR_HIGH__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MSR_HIGH__LCD_EN EQU CYREG_PRT4_LCD_EN
MSR_HIGH__MASK EQU 0x04
MSR_HIGH__PORT EQU 4
MSR_HIGH__PRT EQU CYREG_PRT4_PRT
MSR_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MSR_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MSR_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MSR_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MSR_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MSR_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MSR_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MSR_HIGH__PS EQU CYREG_PRT4_PS
MSR_HIGH__SHIFT EQU 2
MSR_HIGH__SLW EQU CYREG_PRT4_SLW

; UART_net_BUART
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_net_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_net_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_net_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_net_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_net_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_net_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_net_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_net_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_net_BUART_sRX_RxSts__3__POS EQU 3
UART_net_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_net_BUART_sRX_RxSts__4__POS EQU 4
UART_net_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_net_BUART_sRX_RxSts__5__POS EQU 5
UART_net_BUART_sRX_RxSts__MASK EQU 0x38
UART_net_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_net_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_net_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_net_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_net_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_net_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_net_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_net_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_net_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_net_BUART_sTX_TxSts__0__POS EQU 0
UART_net_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_net_BUART_sTX_TxSts__1__POS EQU 1
UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_net_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_net_BUART_sTX_TxSts__2__POS EQU 2
UART_net_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_net_BUART_sTX_TxSts__3__POS EQU 3
UART_net_BUART_sTX_TxSts__MASK EQU 0x0F
UART_net_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_net_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST

; UART_net_IntClock
UART_net_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_net_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_net_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_net_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_net_IntClock__INDEX EQU 0x01
UART_net_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_net_IntClock__PM_ACT_MSK EQU 0x02
UART_net_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_net_IntClock__PM_STBY_MSK EQU 0x02

; CAR_SPEED
CAR_SPEED__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
CAR_SPEED__0__MASK EQU 0x10
CAR_SPEED__0__PC EQU CYREG_PRT0_PC4
CAR_SPEED__0__PORT EQU 0
CAR_SPEED__0__SHIFT EQU 4
CAR_SPEED__AG EQU CYREG_PRT0_AG
CAR_SPEED__AMUX EQU CYREG_PRT0_AMUX
CAR_SPEED__BIE EQU CYREG_PRT0_BIE
CAR_SPEED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CAR_SPEED__BYP EQU CYREG_PRT0_BYP
CAR_SPEED__CTL EQU CYREG_PRT0_CTL
CAR_SPEED__DM0 EQU CYREG_PRT0_DM0
CAR_SPEED__DM1 EQU CYREG_PRT0_DM1
CAR_SPEED__DM2 EQU CYREG_PRT0_DM2
CAR_SPEED__DR EQU CYREG_PRT0_DR
CAR_SPEED__INP_DIS EQU CYREG_PRT0_INP_DIS
CAR_SPEED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CAR_SPEED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CAR_SPEED__LCD_EN EQU CYREG_PRT0_LCD_EN
CAR_SPEED__MASK EQU 0x10
CAR_SPEED__PORT EQU 0
CAR_SPEED__PRT EQU CYREG_PRT0_PRT
CAR_SPEED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CAR_SPEED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CAR_SPEED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CAR_SPEED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CAR_SPEED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CAR_SPEED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CAR_SPEED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CAR_SPEED__PS EQU CYREG_PRT0_PS
CAR_SPEED__SHIFT EQU 4
CAR_SPEED__SLW EQU CYREG_PRT0_SLW

; isr_timer
isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer__INTC_MASK EQU 0x04
isr_timer__INTC_NUMBER EQU 2
isr_timer__INTC_PRIOR_NUM EQU 7
isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_rx_net
isr_rx_net__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx_net__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx_net__INTC_MASK EQU 0x02
isr_rx_net__INTC_NUMBER EQU 1
isr_rx_net__INTC_PRIOR_NUM EQU 7
isr_rx_net__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_rx_net__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx_net__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_tx_net
isr_tx_net__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_tx_net__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_tx_net__INTC_MASK EQU 0x08
isr_tx_net__INTC_NUMBER EQU 3
isr_tx_net__INTC_PRIOR_NUM EQU 7
isr_tx_net__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_tx_net__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_tx_net__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; WARNING_RED
WARNING_RED__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
WARNING_RED__0__MASK EQU 0x10
WARNING_RED__0__PC EQU CYREG_PRT2_PC4
WARNING_RED__0__PORT EQU 2
WARNING_RED__0__SHIFT EQU 4
WARNING_RED__AG EQU CYREG_PRT2_AG
WARNING_RED__AMUX EQU CYREG_PRT2_AMUX
WARNING_RED__BIE EQU CYREG_PRT2_BIE
WARNING_RED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
WARNING_RED__BYP EQU CYREG_PRT2_BYP
WARNING_RED__CTL EQU CYREG_PRT2_CTL
WARNING_RED__DM0 EQU CYREG_PRT2_DM0
WARNING_RED__DM1 EQU CYREG_PRT2_DM1
WARNING_RED__DM2 EQU CYREG_PRT2_DM2
WARNING_RED__DR EQU CYREG_PRT2_DR
WARNING_RED__INP_DIS EQU CYREG_PRT2_INP_DIS
WARNING_RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
WARNING_RED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
WARNING_RED__LCD_EN EQU CYREG_PRT2_LCD_EN
WARNING_RED__MASK EQU 0x10
WARNING_RED__PORT EQU 2
WARNING_RED__PRT EQU CYREG_PRT2_PRT
WARNING_RED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
WARNING_RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
WARNING_RED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
WARNING_RED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
WARNING_RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
WARNING_RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
WARNING_RED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
WARNING_RED__PS EQU CYREG_PRT2_PS
WARNING_RED__SHIFT EQU 4
WARNING_RED__SLW EQU CYREG_PRT2_SLW

; SWITCH_1_LOW
SWITCH_1_LOW__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
SWITCH_1_LOW__0__MASK EQU 0x20
SWITCH_1_LOW__0__PC EQU CYREG_PRT4_PC5
SWITCH_1_LOW__0__PORT EQU 4
SWITCH_1_LOW__0__SHIFT EQU 5
SWITCH_1_LOW__AG EQU CYREG_PRT4_AG
SWITCH_1_LOW__AMUX EQU CYREG_PRT4_AMUX
SWITCH_1_LOW__BIE EQU CYREG_PRT4_BIE
SWITCH_1_LOW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SWITCH_1_LOW__BYP EQU CYREG_PRT4_BYP
SWITCH_1_LOW__CTL EQU CYREG_PRT4_CTL
SWITCH_1_LOW__DM0 EQU CYREG_PRT4_DM0
SWITCH_1_LOW__DM1 EQU CYREG_PRT4_DM1
SWITCH_1_LOW__DM2 EQU CYREG_PRT4_DM2
SWITCH_1_LOW__DR EQU CYREG_PRT4_DR
SWITCH_1_LOW__INP_DIS EQU CYREG_PRT4_INP_DIS
SWITCH_1_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SWITCH_1_LOW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SWITCH_1_LOW__LCD_EN EQU CYREG_PRT4_LCD_EN
SWITCH_1_LOW__MASK EQU 0x20
SWITCH_1_LOW__PORT EQU 4
SWITCH_1_LOW__PRT EQU CYREG_PRT4_PRT
SWITCH_1_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SWITCH_1_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SWITCH_1_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SWITCH_1_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SWITCH_1_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SWITCH_1_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SWITCH_1_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SWITCH_1_LOW__PS EQU CYREG_PRT4_PS
SWITCH_1_LOW__SHIFT EQU 5
SWITCH_1_LOW__SLW EQU CYREG_PRT4_SLW

; SWITCH_2_LOW
SWITCH_2_LOW__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
SWITCH_2_LOW__0__MASK EQU 0x80
SWITCH_2_LOW__0__PC EQU CYREG_PRT4_PC7
SWITCH_2_LOW__0__PORT EQU 4
SWITCH_2_LOW__0__SHIFT EQU 7
SWITCH_2_LOW__AG EQU CYREG_PRT4_AG
SWITCH_2_LOW__AMUX EQU CYREG_PRT4_AMUX
SWITCH_2_LOW__BIE EQU CYREG_PRT4_BIE
SWITCH_2_LOW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SWITCH_2_LOW__BYP EQU CYREG_PRT4_BYP
SWITCH_2_LOW__CTL EQU CYREG_PRT4_CTL
SWITCH_2_LOW__DM0 EQU CYREG_PRT4_DM0
SWITCH_2_LOW__DM1 EQU CYREG_PRT4_DM1
SWITCH_2_LOW__DM2 EQU CYREG_PRT4_DM2
SWITCH_2_LOW__DR EQU CYREG_PRT4_DR
SWITCH_2_LOW__INP_DIS EQU CYREG_PRT4_INP_DIS
SWITCH_2_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SWITCH_2_LOW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SWITCH_2_LOW__LCD_EN EQU CYREG_PRT4_LCD_EN
SWITCH_2_LOW__MASK EQU 0x80
SWITCH_2_LOW__PORT EQU 4
SWITCH_2_LOW__PRT EQU CYREG_PRT4_PRT
SWITCH_2_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SWITCH_2_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SWITCH_2_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SWITCH_2_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SWITCH_2_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SWITCH_2_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SWITCH_2_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SWITCH_2_LOW__PS EQU CYREG_PRT4_PS
SWITCH_2_LOW__SHIFT EQU 7
SWITCH_2_LOW__SLW EQU CYREG_PRT4_SLW

; WARNING_BLUE
WARNING_BLUE__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
WARNING_BLUE__0__MASK EQU 0x04
WARNING_BLUE__0__PC EQU CYREG_PRT2_PC2
WARNING_BLUE__0__PORT EQU 2
WARNING_BLUE__0__SHIFT EQU 2
WARNING_BLUE__AG EQU CYREG_PRT2_AG
WARNING_BLUE__AMUX EQU CYREG_PRT2_AMUX
WARNING_BLUE__BIE EQU CYREG_PRT2_BIE
WARNING_BLUE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
WARNING_BLUE__BYP EQU CYREG_PRT2_BYP
WARNING_BLUE__CTL EQU CYREG_PRT2_CTL
WARNING_BLUE__DM0 EQU CYREG_PRT2_DM0
WARNING_BLUE__DM1 EQU CYREG_PRT2_DM1
WARNING_BLUE__DM2 EQU CYREG_PRT2_DM2
WARNING_BLUE__DR EQU CYREG_PRT2_DR
WARNING_BLUE__INP_DIS EQU CYREG_PRT2_INP_DIS
WARNING_BLUE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
WARNING_BLUE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
WARNING_BLUE__LCD_EN EQU CYREG_PRT2_LCD_EN
WARNING_BLUE__MASK EQU 0x04
WARNING_BLUE__PORT EQU 2
WARNING_BLUE__PRT EQU CYREG_PRT2_PRT
WARNING_BLUE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
WARNING_BLUE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
WARNING_BLUE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
WARNING_BLUE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
WARNING_BLUE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
WARNING_BLUE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
WARNING_BLUE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
WARNING_BLUE__PS EQU CYREG_PRT2_PS
WARNING_BLUE__SHIFT EQU 2
WARNING_BLUE__SLW EQU CYREG_PRT2_SLW

; SWITCH_1_HIGH
SWITCH_1_HIGH__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
SWITCH_1_HIGH__0__MASK EQU 0x10
SWITCH_1_HIGH__0__PC EQU CYREG_PRT4_PC4
SWITCH_1_HIGH__0__PORT EQU 4
SWITCH_1_HIGH__0__SHIFT EQU 4
SWITCH_1_HIGH__AG EQU CYREG_PRT4_AG
SWITCH_1_HIGH__AMUX EQU CYREG_PRT4_AMUX
SWITCH_1_HIGH__BIE EQU CYREG_PRT4_BIE
SWITCH_1_HIGH__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SWITCH_1_HIGH__BYP EQU CYREG_PRT4_BYP
SWITCH_1_HIGH__CTL EQU CYREG_PRT4_CTL
SWITCH_1_HIGH__DM0 EQU CYREG_PRT4_DM0
SWITCH_1_HIGH__DM1 EQU CYREG_PRT4_DM1
SWITCH_1_HIGH__DM2 EQU CYREG_PRT4_DM2
SWITCH_1_HIGH__DR EQU CYREG_PRT4_DR
SWITCH_1_HIGH__INP_DIS EQU CYREG_PRT4_INP_DIS
SWITCH_1_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SWITCH_1_HIGH__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SWITCH_1_HIGH__LCD_EN EQU CYREG_PRT4_LCD_EN
SWITCH_1_HIGH__MASK EQU 0x10
SWITCH_1_HIGH__PORT EQU 4
SWITCH_1_HIGH__PRT EQU CYREG_PRT4_PRT
SWITCH_1_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SWITCH_1_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SWITCH_1_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SWITCH_1_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SWITCH_1_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SWITCH_1_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SWITCH_1_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SWITCH_1_HIGH__PS EQU CYREG_PRT4_PS
SWITCH_1_HIGH__SHIFT EQU 4
SWITCH_1_HIGH__SLW EQU CYREG_PRT4_SLW

; SWITCH_2_HIGH
SWITCH_2_HIGH__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
SWITCH_2_HIGH__0__MASK EQU 0x40
SWITCH_2_HIGH__0__PC EQU CYREG_PRT4_PC6
SWITCH_2_HIGH__0__PORT EQU 4
SWITCH_2_HIGH__0__SHIFT EQU 6
SWITCH_2_HIGH__AG EQU CYREG_PRT4_AG
SWITCH_2_HIGH__AMUX EQU CYREG_PRT4_AMUX
SWITCH_2_HIGH__BIE EQU CYREG_PRT4_BIE
SWITCH_2_HIGH__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SWITCH_2_HIGH__BYP EQU CYREG_PRT4_BYP
SWITCH_2_HIGH__CTL EQU CYREG_PRT4_CTL
SWITCH_2_HIGH__DM0 EQU CYREG_PRT4_DM0
SWITCH_2_HIGH__DM1 EQU CYREG_PRT4_DM1
SWITCH_2_HIGH__DM2 EQU CYREG_PRT4_DM2
SWITCH_2_HIGH__DR EQU CYREG_PRT4_DR
SWITCH_2_HIGH__INP_DIS EQU CYREG_PRT4_INP_DIS
SWITCH_2_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SWITCH_2_HIGH__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SWITCH_2_HIGH__LCD_EN EQU CYREG_PRT4_LCD_EN
SWITCH_2_HIGH__MASK EQU 0x40
SWITCH_2_HIGH__PORT EQU 4
SWITCH_2_HIGH__PRT EQU CYREG_PRT4_PRT
SWITCH_2_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SWITCH_2_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SWITCH_2_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SWITCH_2_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SWITCH_2_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SWITCH_2_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SWITCH_2_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SWITCH_2_HIGH__PS EQU CYREG_PRT4_PS
SWITCH_2_HIGH__SHIFT EQU 6
SWITCH_2_HIGH__SLW EQU CYREG_PRT4_SLW

; WARNING_GREEN
WARNING_GREEN__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
WARNING_GREEN__0__MASK EQU 0x08
WARNING_GREEN__0__PC EQU CYREG_PRT2_PC3
WARNING_GREEN__0__PORT EQU 2
WARNING_GREEN__0__SHIFT EQU 3
WARNING_GREEN__AG EQU CYREG_PRT2_AG
WARNING_GREEN__AMUX EQU CYREG_PRT2_AMUX
WARNING_GREEN__BIE EQU CYREG_PRT2_BIE
WARNING_GREEN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
WARNING_GREEN__BYP EQU CYREG_PRT2_BYP
WARNING_GREEN__CTL EQU CYREG_PRT2_CTL
WARNING_GREEN__DM0 EQU CYREG_PRT2_DM0
WARNING_GREEN__DM1 EQU CYREG_PRT2_DM1
WARNING_GREEN__DM2 EQU CYREG_PRT2_DM2
WARNING_GREEN__DR EQU CYREG_PRT2_DR
WARNING_GREEN__INP_DIS EQU CYREG_PRT2_INP_DIS
WARNING_GREEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
WARNING_GREEN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
WARNING_GREEN__LCD_EN EQU CYREG_PRT2_LCD_EN
WARNING_GREEN__MASK EQU 0x08
WARNING_GREEN__PORT EQU 2
WARNING_GREEN__PRT EQU CYREG_PRT2_PRT
WARNING_GREEN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
WARNING_GREEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
WARNING_GREEN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
WARNING_GREEN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
WARNING_GREEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
WARNING_GREEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
WARNING_GREEN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
WARNING_GREEN__PS EQU CYREG_PRT2_PS
WARNING_GREEN__SHIFT EQU 3
WARNING_GREEN__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000B
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
