#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fcc8b3dac0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55fcc8b6bf30_0 .var "clk", 0 0;
v0x55fcc8b6bfd0_0 .var "reset", 0 0;
S_0x55fcc8b3d760 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x55fcc8b3dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x55fcc8b6b670_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  1 drivers
v0x55fcc8b6b730_0 .net "op_alu", 2 0, v0x55fcc8b6ac00_0;  1 drivers
v0x55fcc8b6b7f0_0 .net "opcode", 5 0, L_0x55fcc8b7db50;  1 drivers
v0x55fcc8b6b8e0_0 .net "pop", 0 0, v0x55fcc8b6adf0_0;  1 drivers
v0x55fcc8b6b980_0 .net "push", 0 0, v0x55fcc8b6aee0_0;  1 drivers
v0x55fcc8b6ba70_0 .net "reset", 0 0, v0x55fcc8b6bfd0_0;  1 drivers
v0x55fcc8b6bb10_0 .net "s_inc", 0 0, v0x55fcc8b6afd0_0;  1 drivers
v0x55fcc8b6bbb0_0 .net "s_inm", 0 0, v0x55fcc8b6b110_0;  1 drivers
v0x55fcc8b6bc50_0 .net "s_pila", 0 0, v0x55fcc8b6b200_0;  1 drivers
v0x55fcc8b6bcf0_0 .net "we3", 0 0, v0x55fcc8b6b2f0_0;  1 drivers
v0x55fcc8b6bd90_0 .net "wez", 0 0, v0x55fcc8b6b3e0_0;  1 drivers
v0x55fcc8b6be30_0 .net "z", 0 0, v0x55fcc8b66080_0;  1 drivers
S_0x55fcc8b3d450 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x55fcc8b3d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "s_pila"
    .port_info 7 /INPUT 1 "push"
    .port_info 8 /INPUT 1 "pop"
    .port_info 9 /INPUT 3 "op_alu"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 6 "opcode"
v0x55fcc8b69580_0 .net "alu_to_mux", 7 0, v0x55fcc8b63f60_0;  1 drivers
v0x55fcc8b69690_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  alias, 1 drivers
v0x55fcc8b69750_0 .net "mux_to_mux", 9 0, L_0x55fcc8b6c090;  1 drivers
v0x55fcc8b69840_0 .net "mux_to_pc", 9 0, L_0x55fcc8b7d990;  1 drivers
v0x55fcc8b69930_0 .net "op_alu", 2 0, v0x55fcc8b6ac00_0;  alias, 1 drivers
v0x55fcc8b69a40_0 .net "opcode", 5 0, L_0x55fcc8b7db50;  alias, 1 drivers
v0x55fcc8b69b00_0 .net "pc_to_mem", 9 0, v0x55fcc8b68490_0;  1 drivers
v0x55fcc8b69bc0_0 .net "pila_to_mux", 9 0, v0x55fcc8b68b90_0;  1 drivers
v0x55fcc8b69c80_0 .net "pop", 0 0, v0x55fcc8b6adf0_0;  alias, 1 drivers
v0x55fcc8b69d20_0 .net "push", 0 0, v0x55fcc8b6aee0_0;  alias, 1 drivers
v0x55fcc8b69dc0_0 .net "rd1", 7 0, L_0x55fcc8b7c940;  1 drivers
v0x55fcc8b69e60_0 .net "rd2", 7 0, L_0x55fcc8b7d050;  1 drivers
v0x55fcc8b69f50_0 .net "reset", 0 0, v0x55fcc8b6bfd0_0;  alias, 1 drivers
v0x55fcc8b69ff0_0 .net "s_inc", 0 0, v0x55fcc8b6afd0_0;  alias, 1 drivers
v0x55fcc8b6a090_0 .net "s_inm", 0 0, v0x55fcc8b6b110_0;  alias, 1 drivers
v0x55fcc8b6a130_0 .net "s_pila", 0 0, v0x55fcc8b6b200_0;  alias, 1 drivers
v0x55fcc8b6a1d0_0 .net "sal_mem_pro", 15 0, L_0x55fcc8b178c0;  1 drivers
v0x55fcc8b6a2a0_0 .net "sum_to_mux", 9 0, L_0x55fcc8b7d7f0;  1 drivers
v0x55fcc8b6a390_0 .net "wd3", 7 0, L_0x55fcc8b7d410;  1 drivers
v0x55fcc8b6a480_0 .net "we3", 0 0, v0x55fcc8b6b2f0_0;  alias, 1 drivers
v0x55fcc8b6a520_0 .net "wez", 0 0, v0x55fcc8b6b3e0_0;  alias, 1 drivers
v0x55fcc8b6a5c0_0 .net "z", 0 0, v0x55fcc8b66080_0;  alias, 1 drivers
v0x55fcc8b6a690_0 .net "zalu", 0 0, L_0x55fcc8b7d780;  1 drivers
L_0x55fcc8b6c1e0 .part L_0x55fcc8b178c0, 0, 10;
L_0x55fcc8b7d1a0 .part L_0x55fcc8b178c0, 8, 4;
L_0x55fcc8b7d2d0 .part L_0x55fcc8b178c0, 4, 4;
L_0x55fcc8b7d370 .part L_0x55fcc8b178c0, 0, 4;
L_0x55fcc8b7d540 .part L_0x55fcc8b178c0, 4, 8;
L_0x55fcc8b7db50 .part L_0x55fcc8b178c0, 10, 6;
S_0x55fcc8b12d50 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55fcc8b7d780 .functor NOT 1, L_0x55fcc8b7d6e0, C4<0>, C4<0>, C4<0>;
v0x55fcc8b36da0_0 .net *"_s3", 0 0, L_0x55fcc8b7d6e0;  1 drivers
v0x55fcc8b36e70_0 .net "a", 7 0, L_0x55fcc8b7c940;  alias, 1 drivers
v0x55fcc8b63dc0_0 .net "b", 7 0, L_0x55fcc8b7d050;  alias, 1 drivers
v0x55fcc8b63e80_0 .net "op_alu", 2 0, v0x55fcc8b6ac00_0;  alias, 1 drivers
v0x55fcc8b63f60_0 .var "s", 7 0;
v0x55fcc8b64090_0 .net "y", 7 0, v0x55fcc8b63f60_0;  alias, 1 drivers
v0x55fcc8b64170_0 .net "zero", 0 0, L_0x55fcc8b7d780;  alias, 1 drivers
E_0x55fcc8b20da0 .event edge, v0x55fcc8b63e80_0, v0x55fcc8b63dc0_0, v0x55fcc8b36e70_0;
L_0x55fcc8b7d6e0 .reduce/or v0x55fcc8b63f60_0;
S_0x55fcc8b642d0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55fcc8b64600_0 .net *"_s0", 31 0, L_0x55fcc8b6c480;  1 drivers
v0x55fcc8b64700_0 .net *"_s10", 5 0, L_0x55fcc8b7c760;  1 drivers
L_0x7f3a595060f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b647e0_0 .net *"_s13", 1 0, L_0x7f3a595060f0;  1 drivers
L_0x7f3a59506138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b648a0_0 .net/2u *"_s14", 7 0, L_0x7f3a59506138;  1 drivers
v0x55fcc8b64980_0 .net *"_s18", 31 0, L_0x55fcc8b7cad0;  1 drivers
L_0x7f3a59506180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b64ab0_0 .net *"_s21", 27 0, L_0x7f3a59506180;  1 drivers
L_0x7f3a595061c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b64b90_0 .net/2u *"_s22", 31 0, L_0x7f3a595061c8;  1 drivers
v0x55fcc8b64c70_0 .net *"_s24", 0 0, L_0x55fcc8b7cc00;  1 drivers
v0x55fcc8b64d30_0 .net *"_s26", 7 0, L_0x55fcc8b7cd40;  1 drivers
v0x55fcc8b64e10_0 .net *"_s28", 5 0, L_0x55fcc8b7ce30;  1 drivers
L_0x7f3a59506060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b64ef0_0 .net *"_s3", 27 0, L_0x7f3a59506060;  1 drivers
L_0x7f3a59506210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b64fd0_0 .net *"_s31", 1 0, L_0x7f3a59506210;  1 drivers
L_0x7f3a59506258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b650b0_0 .net/2u *"_s32", 7 0, L_0x7f3a59506258;  1 drivers
L_0x7f3a595060a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b65190_0 .net/2u *"_s4", 31 0, L_0x7f3a595060a8;  1 drivers
v0x55fcc8b65270_0 .net *"_s6", 0 0, L_0x55fcc8b7c580;  1 drivers
v0x55fcc8b65330_0 .net *"_s8", 7 0, L_0x55fcc8b7c6c0;  1 drivers
v0x55fcc8b65410_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  alias, 1 drivers
v0x55fcc8b654d0_0 .net "ra1", 3 0, L_0x55fcc8b7d1a0;  1 drivers
v0x55fcc8b655b0_0 .net "ra2", 3 0, L_0x55fcc8b7d2d0;  1 drivers
v0x55fcc8b65690_0 .net "rd1", 7 0, L_0x55fcc8b7c940;  alias, 1 drivers
v0x55fcc8b65750_0 .net "rd2", 7 0, L_0x55fcc8b7d050;  alias, 1 drivers
v0x55fcc8b657f0 .array "regb", 15 0, 7 0;
v0x55fcc8b65890_0 .net "wa3", 3 0, L_0x55fcc8b7d370;  1 drivers
v0x55fcc8b65970_0 .net "wd3", 7 0, L_0x55fcc8b7d410;  alias, 1 drivers
v0x55fcc8b65a50_0 .net "we3", 0 0, v0x55fcc8b6b2f0_0;  alias, 1 drivers
E_0x55fcc8b46b30 .event posedge, v0x55fcc8b65410_0;
L_0x55fcc8b6c480 .concat [ 4 28 0 0], L_0x55fcc8b7d1a0, L_0x7f3a59506060;
L_0x55fcc8b7c580 .cmp/ne 32, L_0x55fcc8b6c480, L_0x7f3a595060a8;
L_0x55fcc8b7c6c0 .array/port v0x55fcc8b657f0, L_0x55fcc8b7c760;
L_0x55fcc8b7c760 .concat [ 4 2 0 0], L_0x55fcc8b7d1a0, L_0x7f3a595060f0;
L_0x55fcc8b7c940 .functor MUXZ 8, L_0x7f3a59506138, L_0x55fcc8b7c6c0, L_0x55fcc8b7c580, C4<>;
L_0x55fcc8b7cad0 .concat [ 4 28 0 0], L_0x55fcc8b7d2d0, L_0x7f3a59506180;
L_0x55fcc8b7cc00 .cmp/ne 32, L_0x55fcc8b7cad0, L_0x7f3a595061c8;
L_0x55fcc8b7cd40 .array/port v0x55fcc8b657f0, L_0x55fcc8b7ce30;
L_0x55fcc8b7ce30 .concat [ 4 2 0 0], L_0x55fcc8b7d2d0, L_0x7f3a59506210;
L_0x55fcc8b7d050 .functor MUXZ 8, L_0x7f3a59506258, L_0x55fcc8b7cd40, L_0x55fcc8b7cc00, C4<>;
S_0x55fcc8b65c10 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55fcc8b65db0_0 .net "carga", 0 0, v0x55fcc8b6b3e0_0;  alias, 1 drivers
v0x55fcc8b65e90_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  alias, 1 drivers
v0x55fcc8b65f80_0 .net "d", 0 0, L_0x55fcc8b7d780;  alias, 1 drivers
v0x55fcc8b66080_0 .var "q", 0 0;
v0x55fcc8b66120_0 .net "reset", 0 0, v0x55fcc8b6bfd0_0;  alias, 1 drivers
E_0x55fcc8b46940 .event posedge, v0x55fcc8b66120_0, v0x55fcc8b65410_0;
S_0x55fcc8b66270 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55fcc8b178c0 .functor BUFZ 16, L_0x55fcc8b6c280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55fcc8b664b0_0 .net *"_s0", 15 0, L_0x55fcc8b6c280;  1 drivers
v0x55fcc8b665b0_0 .net *"_s2", 11 0, L_0x55fcc8b6c340;  1 drivers
L_0x7f3a59506018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b66690_0 .net *"_s5", 1 0, L_0x7f3a59506018;  1 drivers
v0x55fcc8b66750_0 .net "a", 9 0, v0x55fcc8b68490_0;  alias, 1 drivers
v0x55fcc8b66830_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  alias, 1 drivers
v0x55fcc8b66970 .array "mem", 1023 0, 15 0;
v0x55fcc8b66a30_0 .net "rd", 15 0, L_0x55fcc8b178c0;  alias, 1 drivers
L_0x55fcc8b6c280 .array/port v0x55fcc8b66970, L_0x55fcc8b6c340;
L_0x55fcc8b6c340 .concat [ 10 2 0 0], v0x55fcc8b68490_0, L_0x7f3a59506018;
S_0x55fcc8b66b90 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55fcc8b66db0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55fcc8b66e50_0 .net "d0", 9 0, L_0x55fcc8b6c1e0;  1 drivers
v0x55fcc8b66f30_0 .net "d1", 9 0, L_0x55fcc8b7d7f0;  alias, 1 drivers
v0x55fcc8b67010_0 .net "s", 0 0, v0x55fcc8b6afd0_0;  alias, 1 drivers
v0x55fcc8b670b0_0 .net "y", 9 0, L_0x55fcc8b6c090;  alias, 1 drivers
L_0x55fcc8b6c090 .functor MUXZ 10, L_0x55fcc8b6c1e0, L_0x55fcc8b7d7f0, v0x55fcc8b6afd0_0, C4<>;
S_0x55fcc8b67240 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55fcc8b67410 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55fcc8b674e0_0 .net "d0", 7 0, v0x55fcc8b63f60_0;  alias, 1 drivers
v0x55fcc8b675f0_0 .net "d1", 7 0, L_0x55fcc8b7d540;  1 drivers
v0x55fcc8b676b0_0 .net "s", 0 0, v0x55fcc8b6b110_0;  alias, 1 drivers
v0x55fcc8b67780_0 .net "y", 7 0, L_0x55fcc8b7d410;  alias, 1 drivers
L_0x55fcc8b7d410 .functor MUXZ 8, v0x55fcc8b63f60_0, L_0x55fcc8b7d540, v0x55fcc8b6b110_0, C4<>;
S_0x55fcc8b67900 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55fcc8b67ad0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55fcc8b67ba0_0 .net "d0", 9 0, L_0x55fcc8b6c090;  alias, 1 drivers
v0x55fcc8b67cb0_0 .net "d1", 9 0, v0x55fcc8b68b90_0;  alias, 1 drivers
v0x55fcc8b67d70_0 .net "s", 0 0, v0x55fcc8b6b200_0;  alias, 1 drivers
v0x55fcc8b67e40_0 .net "y", 9 0, L_0x55fcc8b7d990;  alias, 1 drivers
L_0x55fcc8b7d990 .functor MUXZ 10, L_0x55fcc8b6c090, v0x55fcc8b68b90_0, v0x55fcc8b6b200_0, C4<>;
S_0x55fcc8b67fd0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55fcc8b681a0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55fcc8b682e0_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  alias, 1 drivers
v0x55fcc8b683a0_0 .net "d", 9 0, L_0x55fcc8b7d990;  alias, 1 drivers
v0x55fcc8b68490_0 .var "q", 9 0;
v0x55fcc8b68590_0 .net "reset", 0 0, v0x55fcc8b6bfd0_0;  alias, 1 drivers
S_0x55fcc8b686b0 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55fcc8b68970_0 .net "clk", 0 0, v0x55fcc8b6bf30_0;  alias, 1 drivers
v0x55fcc8b68a30_0 .net "inpush", 9 0, v0x55fcc8b68490_0;  alias, 1 drivers
v0x55fcc8b68af0 .array "mem", 7 0, 9 0;
v0x55fcc8b68b90_0 .var "outpop", 9 0;
v0x55fcc8b68c50_0 .net "pop", 0 0, v0x55fcc8b6adf0_0;  alias, 1 drivers
v0x55fcc8b68cf0_0 .net "push", 0 0, v0x55fcc8b6aee0_0;  alias, 1 drivers
v0x55fcc8b68db0_0 .net "reset", 0 0, v0x55fcc8b6bfd0_0;  alias, 1 drivers
v0x55fcc8b68ea0_0 .var "sp", 2 0;
E_0x55fcc8b46900/0 .event edge, v0x55fcc8b66120_0, v0x55fcc8b68c50_0, v0x55fcc8b68cf0_0;
E_0x55fcc8b46900/1 .event posedge, v0x55fcc8b65410_0;
E_0x55fcc8b46900 .event/or E_0x55fcc8b46900/0, E_0x55fcc8b46900/1;
S_0x55fcc8b69080 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55fcc8b3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55fcc8b692c0_0 .net "a", 9 0, v0x55fcc8b68490_0;  alias, 1 drivers
L_0x7f3a595062a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fcc8b693a0_0 .net "b", 9 0, L_0x7f3a595062a0;  1 drivers
v0x55fcc8b69480_0 .net "y", 9 0, L_0x55fcc8b7d7f0;  alias, 1 drivers
L_0x55fcc8b7d7f0 .arith/sum 10, v0x55fcc8b68490_0, L_0x7f3a595062a0;
S_0x55fcc8b6a8f0 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x55fcc8b3d760;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "s_pila"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "pop"
    .port_info 9 /OUTPUT 3 "op_alu"
v0x55fcc8b6ac00_0 .var "op_alu", 2 0;
v0x55fcc8b6ad30_0 .net "opcode", 5 0, L_0x55fcc8b7db50;  alias, 1 drivers
v0x55fcc8b6adf0_0 .var "pop", 0 0;
v0x55fcc8b6aee0_0 .var "push", 0 0;
v0x55fcc8b6afd0_0 .var "s_inc", 0 0;
v0x55fcc8b6b110_0 .var "s_inm", 0 0;
v0x55fcc8b6b200_0 .var "s_pila", 0 0;
v0x55fcc8b6b2f0_0 .var "we3", 0 0;
v0x55fcc8b6b3e0_0 .var "wez", 0 0;
v0x55fcc8b6b480_0 .net "z", 0 0, v0x55fcc8b66080_0;  alias, 1 drivers
E_0x55fcc8b466b0 .event edge, v0x55fcc8b69a40_0;
    .scope S_0x55fcc8b67fd0;
T_0 ;
    %wait E_0x55fcc8b46940;
    %load/vec4 v0x55fcc8b68590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fcc8b68490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fcc8b683a0_0;
    %assign/vec4 v0x55fcc8b68490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fcc8b66270;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55fcc8b66970 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55fcc8b642d0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55fcc8b657f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55fcc8b642d0;
T_3 ;
    %wait E_0x55fcc8b46b30;
    %load/vec4 v0x55fcc8b65a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fcc8b65970_0;
    %load/vec4 v0x55fcc8b65890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcc8b657f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fcc8b12d50;
T_4 ;
    %wait E_0x55fcc8b20da0;
    %load/vec4 v0x55fcc8b63e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %inv;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %load/vec4 v0x55fcc8b63dc0_0;
    %add;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %load/vec4 v0x55fcc8b63dc0_0;
    %sub;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %load/vec4 v0x55fcc8b63dc0_0;
    %and;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %load/vec4 v0x55fcc8b63dc0_0;
    %or;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55fcc8b36e70_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55fcc8b63dc0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55fcc8b63f60_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55fcc8b65c10;
T_5 ;
    %wait E_0x55fcc8b46940;
    %load/vec4 v0x55fcc8b66120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcc8b66080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55fcc8b65db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55fcc8b65f80_0;
    %assign/vec4 v0x55fcc8b66080_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fcc8b686b0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcc8b68ea0_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x55fcc8b686b0;
T_7 ;
    %wait E_0x55fcc8b46900;
    %load/vec4 v0x55fcc8b68db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcc8b68ea0_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x55fcc8b68cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55fcc8b68a30_0;
    %load/vec4 v0x55fcc8b68ea0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55fcc8b68af0, 4, 0;
    %load/vec4 v0x55fcc8b68ea0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fcc8b68ea0_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x55fcc8b68c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55fcc8b68ea0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fcc8b68af0, 4;
    %store/vec4 v0x55fcc8b68b90_0, 0, 10;
    %load/vec4 v0x55fcc8b68ea0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55fcc8b68ea0_0, 0, 3;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fcc8b6a8f0;
T_8 ;
    %wait E_0x55fcc8b466b0;
    %load/vec4 v0x55fcc8b6ad30_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_8.6, 4;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x55fcc8b6ad30_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x55fcc8b6ac00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6b2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6b110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6b2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b3e0_0, 0, 1;
    %load/vec4 v0x55fcc8b6b480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
T_8.10 ;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6b3e0_0, 0, 1;
    %load/vec4 v0x55fcc8b6b480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6afd0_0, 0, 1;
T_8.12 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6aee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6adf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6b200_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55fcc8b3dac0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6bf30_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6bf30_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fcc8b3dac0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcc8b6bfd0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcc8b6bfd0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55fcc8b3dac0;
T_11 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
