#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 27 12:13:36 2023
# Process ID: 263337
# Current directory: /home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.runs/synth_1
# Command line: vivado -log OffRAMPS_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OffRAMPS_top.tcl
# Log file: /home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.runs/synth_1/OffRAMPS_top.vds
# Journal file: /home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.runs/synth_1/vivado.jou
# Running On: M910q, OS: Linux, CPU Frequency: 3564.314 MHz, CPU Physical cores: 4, Host memory: 33529 MB
#-----------------------------------------------------------
source OffRAMPS_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.656 ; gain = 0.023 ; free physical = 3040 ; free virtual = 25095
Command: read_checkpoint -auto_incremental -incremental /home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/utils_1/imports/synth_1/OffRAMPS_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/utils_1/imports/synth_1/OffRAMPS_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top OffRAMPS_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 263402
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.715 ; gain = 378.801 ; free physical = 2132 ; free virtual = 24185
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OffRAMPS_top' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/OFFRAMPS_TOP.vhd:77]
INFO: [Synth 8-3491] module 'DETECT_HOME' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:6' bound to instance 'HomingDetector' of component 'DETECT_HOME' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/OFFRAMPS_TOP.vhd:172]
INFO: [Synth 8-638] synthesizing module 'DETECT_HOME' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:19]
INFO: [Synth 8-3491] module 'FALLING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:4' bound to instance 'X_MIN_EDGE' of component 'FALLING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:41]
INFO: [Synth 8-638] synthesizing module 'FALLING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:12]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:15]
WARNING: [Synth 8-614] signal 'prev_input' is read in the process but is not in the sensitivity list [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FALLING_EDGE_DETECTOR' (0#1) [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:12]
INFO: [Synth 8-3491] module 'FALLING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:4' bound to instance 'Y_MIN_EDGE' of component 'FALLING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:42]
INFO: [Synth 8-3491] module 'FALLING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/FALLING_EDGE_DETECTOR.vhd:4' bound to instance 'Z_MIN_EDGE' of component 'FALLING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'DETECT_HOME' (0#1) [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/DETECT_HOME.vhd:19]
INFO: [Synth 8-3491] module 'TROJAN_TOP' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:4' bound to instance 'Trojans' of component 'TROJAN_TOP' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/OFFRAMPS_TOP.vhd:183]
INFO: [Synth 8-638] synthesizing module 'TROJAN_TOP' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:54]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'E_STEP_EDGE' of component 'RISING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:74]
INFO: [Synth 8-638] synthesizing module 'RISING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:12]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:15]
WARNING: [Synth 8-614] signal 'prev_input' is read in the process but is not in the sensitivity list [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RISING_EDGE_DETECTOR' (0#1) [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:12]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'X_STEP_EDGE' of component 'RISING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:75]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'Y_STEP_EDGE' of component 'RISING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:76]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'Z_STEP_EDGE' of component 'RISING_EDGE_DETECTOR' [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'TROJAN_TOP' (0#1) [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'OffRAMPS_top' (0#1) [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/OFFRAMPS_TOP.vhd:77]
WARNING: [Synth 8-3848] Net o_E0_DIR in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:33]
WARNING: [Synth 8-3848] Net o_E0_EN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:34]
WARNING: [Synth 8-3848] Net o_E0_STEP in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:35]
WARNING: [Synth 8-3848] Net o_X_DIR in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:37]
WARNING: [Synth 8-3848] Net o_X_EN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:38]
WARNING: [Synth 8-3848] Net o_X_MIN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:39]
WARNING: [Synth 8-3848] Net o_X_STEP in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:40]
WARNING: [Synth 8-3848] Net o_Y_DIR in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:42]
WARNING: [Synth 8-3848] Net o_Y_EN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:43]
WARNING: [Synth 8-3848] Net o_Y_MIN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:44]
WARNING: [Synth 8-3848] Net o_Y_STEP in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:45]
WARNING: [Synth 8-3848] Net o_Z_DIR in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:47]
WARNING: [Synth 8-3848] Net o_Z_EN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:48]
WARNING: [Synth 8-3848] Net o_Z_MIN in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:49]
WARNING: [Synth 8-3848] Net o_Z_STEP in module/entity TROJAN_TOP does not have driver. [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/sources_1/new/TROJAN_TOP.vhd:50]
WARNING: [Synth 8-7129] Port o_E0_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_E0_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_E0_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_x_troj in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_y_troj in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_z_troj in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port homing_complete in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_E0_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_E0_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_STEP in module DETECT_HOME is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_STEP in module DETECT_HOME is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_STEP in module DETECT_HOME is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_n_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_p_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_n_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_p_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D8 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SCL in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SDA in module OffRAMPS_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2048.652 ; gain = 445.738 ; free physical = 2044 ; free virtual = 24098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.496 ; gain = 460.582 ; free physical = 2041 ; free virtual = 24095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.496 ; gain = 460.582 ; free physical = 2041 ; free virtual = 24095
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.496 ; gain = 0.000 ; free physical = 2041 ; free virtual = 24095
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OffRAMPS_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OffRAMPS_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.246 ; gain = 0.000 ; free physical = 2031 ; free virtual = 24085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.246 ; gain = 0.000 ; free physical = 2031 ; free virtual = 24085
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2028 ; free virtual = 24082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2028 ; free virtual = 24082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2028 ; free virtual = 24082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2027 ; free virtual = 24082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_THERM0_n_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_p_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_n_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_p_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D8 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SCL in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SDA in module OffRAMPS_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2001 ; free virtual = 24085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2027 ; free virtual = 24085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2027 ; free virtual = 24085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2027 ; free virtual = 24085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     4|
|3     |LUT2  |    16|
|4     |LUT3  |     1|
|5     |LUT4  |     2|
|6     |FDRE  |     3|
|7     |IBUF  |    26|
|8     |OBUF  |    18|
|9     |OBUFT |     8|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2019 ; free virtual = 24076
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.246 ; gain = 460.582 ; free physical = 2018 ; free virtual = 24076
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2201.246 ; gain = 598.332 ; free physical = 2018 ; free virtual = 24076
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.246 ; gain = 0.000 ; free physical = 2018 ; free virtual = 24076
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.246 ; gain = 0.000 ; free physical = 2304 ; free virtual = 24362
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3867bd86
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2201.246 ; gain = 862.590 ; free physical = 2304 ; free virtual = 24362
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1739.299; main = 1411.487; forked = 375.305
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3147.312; main = 2201.250; forked = 978.078
INFO: [Common 17-1381] The checkpoint '/home/md/Desktop/Workspace/FPGA/OffRAMPS_HDL/OffRAMPS_HDL.runs/synth_1/OffRAMPS_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OffRAMPS_top_utilization_synth.rpt -pb OffRAMPS_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 12:14:09 2023...
