
---------- Begin Simulation Statistics ----------
final_tick                               872537478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138821                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864276                       # Number of bytes of host memory used
host_op_rate                                   162438                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7563.70                       # Real time elapsed on the host
host_tick_rate                              115358500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000004                       # Number of instructions simulated
sim_ops                                    1228632572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.872537                       # Number of seconds simulated
sim_ticks                                872537478000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              15                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    2                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           43                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.046512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.213083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           41     95.35%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            2      4.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           43                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         2                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                2    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           2                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             168.500000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       168.500000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     17                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       40                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         3                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.CacheLines                         4                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             3                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             17                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       3                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.050445                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 46                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.369565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.651379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       43     93.48%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        1      2.17%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        2      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   46                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.047478                       # Inst execution rate
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  17                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 1                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    16                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            1                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         8                       # num instructions consuming a value
system.cpu.iew.wb_count                            15                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_producers                         8                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.044510                       # insts written-back per cycle
system.cpu.iew.wb_sent                             15                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       55                       # number of integer regfile reads
system.cpu.int_regfile_writes                      15                       # number of integer regfile writes
system.cpu.ipc                               0.005935                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005935                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     94.12%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1      5.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     17                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     17                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 80                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           15                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                32                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         17                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        17                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              15                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined            1                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            46                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.369565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.142292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  40     86.96%     86.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   2      4.35%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0      0.00%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   3      6.52%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              46                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.050445                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      21                       # number of misc regfile reads
system.cpu.numCycles                              337                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     2                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       40                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    13                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     17                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  17                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         3                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               13                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           59                       # The number of ROB reads
system.cpu.rob.rob_writes                          36                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       44                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22540397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45114011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   7082789                       # Number of branches fetched
system.switch_cpus.committedInsts            50000001                       # Number of instructions committed
system.switch_cpus.committedOps              54185242                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.000009                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.999991                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                247244583                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       247242299.096570                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13439178                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     12328791                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      4641307                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             2440884                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        2283.903430                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      50947282                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             50947282                       # number of integer instructions
system.switch_cpus.num_int_register_reads     74575819                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     43739470                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             9520176                       # Number of load instructions
system.switch_cpus.num_mem_refs              15866721                       # number of memory refs
system.switch_cpus.num_store_insts            6346545                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses          1073                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                 1073                       # number of vector instructions
system.switch_cpus.num_vec_register_reads         1303                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes          562                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass            35      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          30708642     56.59%     56.59% # Class of executed instruction
system.switch_cpus.op_class::IntMult          5199811      9.58%     66.17% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           2489829      4.59%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               83      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              138      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp              140      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             103      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus.op_class::MemRead          9520176     17.54%     88.30% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         6346545     11.70%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           54265502                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.996768                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      53247364                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     53249085                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         1798                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     81446547                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      3478217                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      3478597                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          380                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     113074403                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      14851749                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259324749                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      255109553                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         1424                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        112963504                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     93813353                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          202                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      1241732                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000056                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1174447383                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1497600579                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.784219                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.100109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1243133720     83.01%     83.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     41809712      2.79%     85.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     54340959      3.63%     89.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27908831      1.86%     91.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9069117      0.61%     91.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     13930308      0.93%     92.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11367625      0.76%     93.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2226954      0.15%     93.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     93813353      6.26%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1497600579                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     14836193                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       814070541                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           232711536                       # Number of loads committed
system.switch_cpus_1.commit.membars               182                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass           51      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    535859661     45.63%     45.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult     21840629      1.86%     47.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv     12870184      1.10%     48.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      9600002      0.82%     49.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp      5254279      0.45%     49.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      3267133      0.28%     50.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     47703656      4.06%     54.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc    199829922     17.01%     71.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            2      0.00%     71.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      6830648      0.58%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      2251828      0.19%     71.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          102      0.00%     71.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     71.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          204      0.00%     71.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp          204      0.00%     71.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     71.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      9015462      0.77%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     72.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd      1125915      0.10%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     72.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    232711536     19.81%     92.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     86285965      7.35%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1174447383                       # Class of committed instruction
system.switch_cpus_1.commit.refs            318997501                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       492034800                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1174447328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.497814                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.497814                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1281101957                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          391                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     53234948                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1175793957                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       52889683                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        80159256                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        10802                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1427                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     83599426                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  2                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         113074403                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       118935357                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1378780956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1001436776                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          220                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles         22360                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075493                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    118968549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     71577330                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.668599                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1497761128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.785315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.119089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1266930512     84.59%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       37007198      2.47%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18703298      1.25%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19745596      1.32%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       22466522      1.50%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       20021759      1.34%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       16357883      1.09%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17785783      1.19%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       78742577      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1497761128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 53126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         1572                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      113025243                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                 108                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.862899                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          436334328                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         86357701                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     604713506                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    233004449                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          272                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     86400153                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1175693239                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    349976627                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         7932                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1292462823                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      9634228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     68251021                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        10802                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     84350314                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      7489229                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          759                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         1273                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads     28646226                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       292890                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       114180                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1273                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1436236036                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1175404285                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.581818                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       835627483                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.784746                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1175432977                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1149713840                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     562395110                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.667640                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.667640                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           61      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    536286427     41.49%     41.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult     21847518      1.69%     43.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv     12873747      1.00%     44.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      9600005      0.74%     44.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp      5254281      0.41%     45.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      3267137      0.25%     45.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     47751355      3.69%     49.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc    200028629     15.48%     64.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            2      0.00%     64.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      6830672      0.53%     65.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      2251829      0.17%     65.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          108      0.00%     65.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          214      0.00%     65.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          212      0.00%     65.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     65.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      9015494      0.70%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd      1125915      0.09%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    349978330     27.08%     93.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     86358823      6.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1292470759                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         201225739                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.155691                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1261333      0.63%      0.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult     49926537     24.81%     25.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv      61552944     30.59%     56.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     56.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     56.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     56.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     29701693     14.76%     70.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     31633610     15.72%     86.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      6290076      3.13%     89.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt        11263      0.01%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            2      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     20675555     10.27%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       172725      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    827568082                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3038567657                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    682950545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    683859866                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1175692859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1292470759                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      1245648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        12405                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined       826404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1497761128                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.862935                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.534752                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1007567295     67.27%     67.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    138317521      9.23%     76.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    144913769      9.68%     86.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     73963844      4.94%     91.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     70279066      4.69%     95.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     31856353      2.13%     97.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     18259574      1.22%     99.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      8350953      0.56%     99.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4252753      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1497761128                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.862905                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    666128355                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads   1245373129                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    492453740                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    493080183                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  2                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      6949948                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     16592490                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    233004449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     86400153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2028363507                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    266086343                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1497814254                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     808942965                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1622766921                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    197799291                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       80424515                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    264167651                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      8935540                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3325371911                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1175714424                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1624442355                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       129863455                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     34566142                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        10802                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    478498971                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1675137                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1033053497                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        20416                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          544                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       475816899                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          291                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    788000118                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         2579364853                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2351539031                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      787835743                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     540284217                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22782340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1364                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     45566201                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1364                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           18094099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4480312                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18060085                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4479505                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4479505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18094101                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     67687615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               67687615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1731450624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1731450624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22573614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22573614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22573614                       # Request fanout histogram
system.membus.reqLayer0.occupancy         68088676500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       119021246000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 872537478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18301951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8963762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1496                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36358648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4481892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4481892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18299962                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     68344582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68350060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       223168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1744979328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1745202496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22541566                       # Total snoops (count)
system.tol2bus.snoopTraffic                 286739968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45325427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45324062    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1365      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45325427                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27268046500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34172786000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2986500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst          138                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst          725                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       209374                       # number of demand (read+write) hits
system.l2.demand_hits::total                   210239                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          138                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst          725                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       209374                       # number of overall hits
system.l2.overall_hits::total                  210239                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          540                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       703367                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          585                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     21869110                       # number of demand (read+write) misses
system.l2.demand_misses::total               22573606                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          540                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       703367                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          585                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     21869110                       # number of overall misses
system.l2.overall_misses::total              22573606                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     42178500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  56643461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     55540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1888604626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1945346115500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       226000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     42178500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  56643461000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     55540000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1888604626000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1945346115500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       703369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst         1310                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     22078484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22783845                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       703369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         1310                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     22078484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22783845                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.796460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.446565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.990517                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990772                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.796460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.446565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.990517                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990772                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78108.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80531.871697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94940.170940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86359.464377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86177.906866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78108.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80531.871697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94940.170940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86359.464377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86177.906866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4480312                       # number of writebacks
system.l2.writebacks::total                   4480312                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       703367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     21869110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22573606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       703367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     21869110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22573606                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       196000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     36778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  49609791000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     49690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1669913546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1719610075500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       196000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     36778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  49609791000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     49690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1669913546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1719610075500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.796460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.446565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.990517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990772                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.796460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.446565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.990517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990772                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68108.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70531.871697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84940.170940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76359.465291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76177.907752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68108.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70531.871697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84940.170940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76359.465291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76177.907752                       # average overall mshr miss latency
system.l2.replacements                       22541566                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4483450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4483450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4483450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4483450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1495                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1495                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1495                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1495                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          195                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           195                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data         2386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2387                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       333272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data      4146233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4479505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  26073402500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 357943593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  384016995500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       333273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4148619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4481892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78234.602667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86329.830716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85727.551482                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       333272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      4146233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4479505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  22740682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 316481263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 339221945500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68234.602667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76329.830716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75727.551482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       226000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     42178500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     55540000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97944500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         1310                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.796460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.446565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.566549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78108.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94940.170940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86830.230496                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       196000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     36778500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     49690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86664500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.796460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.446565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.566549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68108.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84940.170940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76830.230496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       206988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            206989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       370095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     17722877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        18092973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  30570058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 1530661033000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1561231175500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       370096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     17929865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18299962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.988456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.988689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        84000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82600.571475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 86366.397115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86289.366347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       370095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     17722877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     18092973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  26869108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 1353432283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1380301465500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.988456                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.988689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        74000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72600.571475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 76366.398243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76289.367452                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus_1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus_1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.111111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       129500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       149000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.111111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18625                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28509.562289                       # Cycle average of tags in use
system.l2.tags.total_refs                    45565995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22574342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.018486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.577991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.514958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.170704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    82.584108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1165.017776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    18.123972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 27230.572781                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.035554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.831011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.870043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 387103942                       # Number of tag accesses
system.l2.tags.data_accesses                387103942                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     45015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1399622912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1444710656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    286739968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       286739968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       703367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     21869108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22573604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4480312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4480312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data                73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        39609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     51591466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst        42909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1604083432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1655757709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        39609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        42909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            82738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      328627681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328627681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      328627681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data               73                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        39609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     51591466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        42909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1604083432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1984385390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4480311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    703337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  21868973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.086948272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       277507                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       277507                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            46969125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4208417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22573606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4480312                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22573606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4480312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1411881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1410865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1410375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1410516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1409929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1409963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1410748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1410539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1410242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1410285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1410494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1410165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1411375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1412687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1411590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1411785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            280469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            280046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            279761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            279723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            279874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            279828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            279926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            279701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           279853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           279830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           280236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           280852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           280420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           280469                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 363855460250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               112867195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            787107441500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16118.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34868.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17652002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3964296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22573606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4480312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9979822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7229778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3512020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1851806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 106668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 232603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 304066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 315987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 314794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 299966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 317171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 309651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 305751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 294653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 287684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 294587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 285035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 279333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5437423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    318.429727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.580878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.080230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       320425      5.89%      5.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3001767     55.21%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       286948      5.28%     66.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       637010     11.72%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       123686      2.27%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       312224      5.74%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       268492      4.94%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41583      0.76%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       445288      8.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5437423                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.846447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.057033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5223.461894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       277494    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.11411e+06-1.17965e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277507                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.529805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           257445     92.77%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              894      0.32%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18674      6.73%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              243      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              108      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               42      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277507                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1444700096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               286738304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1444710784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            286739968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1655.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       328.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1655.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    328.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  872537463000                       # Total gap between requests
system.mem_ctrls.avgGap                      32251.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        34560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     45013568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1399614272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    286738304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 220.047854494566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 73.349284831522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 39608.613809021961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 51589265.945548295975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 42909.331626440464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1604073529.549867630005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 328625773.940681099892                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       703367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     21869110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4480312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        72250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14722000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  20873588500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     25461750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 766193564500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19035781178500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27262.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29676.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43524.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35035.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4248762.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19410218520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10316775810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         80600768220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11699518140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68877173040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     375141751680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19145548320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585191753730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.678072                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46175605500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29135860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 797226012500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19413010260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10318244475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         80573586240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11687574780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68877173040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     375261235650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19044930240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       585175754685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        670.659736                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45890450750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29135860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 797511167250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     50079583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    118933862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        169013445                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50079583                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    118933862                       # number of overall hits
system.cpu.icache.overall_hits::total       169013445                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1493                       # number of overall misses
system.cpu.icache.overall_misses::total          2175                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       321000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     45326000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     76833496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122480496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       321000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     45326000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     76833496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122480496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            4                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50080261                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    118935355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    169015620                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            4                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50080261                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    118935355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    169015620                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        80250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66852.507375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 51462.488948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56312.871724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        80250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66852.507375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 51462.488948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56312.871724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.388889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1496                       # number of writebacks
system.cpu.icache.writebacks::total              1496                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          183                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         1310                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         1310                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     44648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     65285496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110163996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       230500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     44648000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     65285496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110163996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 65852.507375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 49836.256489                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55330.987443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 65852.507375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 49836.256489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55330.987443                       # average overall mshr miss latency
system.cpu.icache.replacements                   1496                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50079583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    118933862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       169013445                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2175                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       321000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     45326000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     76833496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122480496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50080261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    118935355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    169015620                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        80250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66852.507375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 51462.488948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56312.871724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         1310                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     44648000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     65285496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110163996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 65852.507375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 49836.256489                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55330.987443                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.628766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           169015436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1991                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          84889.721748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.751033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   207.678110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   248.199623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.405621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.484765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.891853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         338033231                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        338033231                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15082790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    205380334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        220463124                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15082842                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    205380417                       # number of overall hits
system.cpu.dcache.overall_hits::total       220463259                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       703372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    113967653                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      114671026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       703376                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    113967655                       # number of overall misses
system.cpu.dcache.overall_misses::total     114671032                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        86500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58401797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 7647948225445                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7706350108945                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        86500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58401797000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 7647948225445                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7706350108945                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15786162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    319347987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    335134150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15786218                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    319348072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    335134291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.356876                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.342165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.044556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.356876                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.342164                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83031.165585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 67106.306256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67203.986724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83030.693399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 67106.305078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67203.983208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    464783432                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           40                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           7942214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.520638                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4483450                       # number of writebacks
system.cpu.dcache.writebacks::total           4483450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     91889162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     91889163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     91889162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     91889163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       703371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     22078491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     22781863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       703375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     22078493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     22781869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57698349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 1926472650693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1984171085193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57698676000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 1926472936193                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1984171697693                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.044556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.069136                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.044556                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.069136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82031.174160                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87255.630409                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87094.329607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82031.172561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87255.635436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87094.333555                       # average overall mshr miss latency
system.cpu.dcache.replacements               22780844                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9149893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    145428823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       154578716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       370092                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     87633377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      88003470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        86500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  31494984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 5811319217500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5842814288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9519985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233062200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    242582186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.376009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.362778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        86500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85100.418274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 66313.993782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66392.998912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     69703514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     69703515                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       370091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     17929863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     18299955                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31124816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 1561276890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1592401791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.038875                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.076932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84100.440162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 87076.900141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87016.705314                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5932897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     59951511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       65884408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       333273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     26334276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     26667549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26906596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 1836629007945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1863535603945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6266170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     86285787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     92551957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.053186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.305198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.288136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80734.400927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 69742.908745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69880.272984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     22185648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     22185648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       333273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      4148628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4481901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26573323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 365195760693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 391769083693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.053186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.048080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79734.400927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 88028.080776                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87411.364886                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data           83                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data           85                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          141                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.023529                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.042553                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       327000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       285500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       612500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.071429                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.023529                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042553                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        81750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data       142750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102083.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       217000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       217000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data        31000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        31000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       210000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       210000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data        30000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        30000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data          214                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          375                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.006173                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.013825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 33833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        43375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.006173                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data          162                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data          182                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           954.510110                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           243245846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22781868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.677169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.098717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    77.714558                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   876.696835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.075893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.856149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          738                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         693051896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        693051896                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 872537478000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 872529418000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
