INFO: [HLS 200-10] Running '/home/swarnava/xillinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'swarnava' on host '01HW2125156' (Linux_x86_64 version 5.14.0-1051-oem) on Wed Nov 02 22:50:20 IST 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/swarnava/Projects/Work/aiml/cvpr2023/code/MNIST_LeNet_FPGA/lenet_sym'
Sourcing Tcl script '/home/swarnava/Projects/Work/aiml/cvpr2023/code/MNIST_LeNet_FPGA/lenet_sym/mnist_lenet_fpga/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project mnist_lenet_fpga 
INFO: [HLS 200-10] Opening project '/home/swarnava/Projects/Work/aiml/cvpr2023/code/MNIST_LeNet_FPGA/lenet_sym/mnist_lenet_fpga'.
INFO: [HLS 200-1510] Running: set_top cnn_forward 
INFO: [HLS 200-1510] Running: add_files conv.cpp 
INFO: [HLS 200-10] Adding design file 'conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/swarnava/Projects/Work/aiml/cvpr2023/code/MNIST_LeNet_FPGA/lenet_sym/mnist_lenet_fpga/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1157-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.55 seconds. CPU system time: 1.31 seconds. Elapsed time: 45.04 seconds; current allocated memory: 126.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 73.05 seconds. CPU system time: 6.56 seconds. Elapsed time: 82.89 seconds; current allocated memory: -936.777 MB.
Pre-synthesis failed.
    while executing
"source /home/swarnava/Projects/Work/aiml/cvpr2023/code/MNIST_LeNet_FPGA/lenet_sym/mnist_lenet_fpga/solution1/csynth.tcl"
    invoked from within
"hls::main /home/swarnava/Projects/Work/aiml/cvpr2023/code/MNIST_LeNet_FPGA/lenet_sym/mnist_lenet_fpga/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 74.21 seconds. Total CPU system time: 7.05 seconds. Total elapsed time: 84.22 seconds; peak allocated memory: 1.039 GB.
