A pipelined implementation of the base RV32I Instruction set.
This implementation is based on the description in Digital Design and Computer Architecture (Harris and Harris)


TODO: Expand to cover all the RV32I specification
