<stg><name>pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln6 = store i6 0, i6 %y

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln7 = store i6 0, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i293

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i293:0 %indvar_flatten6_load = load i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i293:1 %icmp_ln6 = icmp_eq  i11 %indvar_flatten6_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i293:2 %add_ln6 = add i11 %indvar_flatten6_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i293:3 %br_ln6 = br i1 %icmp_ln6, void %for.inc37.i296, void %for.body4.i327.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc37.i296:0 %x_load = load i6 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc37.i296:1 %y_load = load i6 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i296:2 %add_ln6_1 = add i6 %y_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln6_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i296:5 %icmp_ln7 = icmp_eq  i6 %x_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc37.i296:6 %select_ln6 = select i1 %icmp_ln7, i6 0, i6 %x_load

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc37.i296:7 %select_ln6_1 = select i1 %icmp_ln7, i6 %add_ln6_1, i6 %y_load

]]></Node>
<StgValue><ssdm name="select_ln6_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="6">
<![CDATA[
for.inc37.i296:8 %trunc_ln9 = trunc i6 %select_ln6_1

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6">
<![CDATA[
for.inc37.i296:9 %trunc_ln7 = trunc i6 %select_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.i296:11 %lshr_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln6, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="6">
<![CDATA[
for.inc37.i296:16 %trunc_ln9_1 = trunc i6 %select_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="1" op_3_bw="5" op_4_bw="1">
<![CDATA[
for.inc37.i296:17 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="12">
<![CDATA[
for.inc37.i296:18 %zext_ln9_1 = zext i12 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i296:19 %img2_addr = getelementptr i16 %img2, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="img2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="1" op_3_bw="5" op_4_bw="1">
<![CDATA[
for.inc37.i296:20 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
for.inc37.i296:21 %zext_ln9_2 = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i296:22 %img2_addr_1 = getelementptr i16 %img2, i64 0, i64 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="img2_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:23 %img2_load = load i12 %img2_addr

]]></Node>
<StgValue><ssdm name="img2_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:25 %img2_load_1 = load i12 %img2_addr_1

]]></Node>
<StgValue><ssdm name="img2_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.i296:47 %br_ln9 = br i1 %trunc_ln7, void %arrayidx365.i290416.case.0, void %arrayidx365.i290416.case.1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx365.i290416.exit:0 %add_ln7 = add i6 %select_ln6, i6 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx365.i290416.exit:1 %store_ln6 = store i11 %add_ln6, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx365.i290416.exit:2 %store_ln6 = store i6 %select_ln6_1, i6 %y

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx365.i290416.exit:3 %store_ln7 = store i6 %add_ln7, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx365.i290416.exit:4 %br_ln7 = br void %for.body4.i293

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:23 %img2_load = load i12 %img2_addr

]]></Node>
<StgValue><ssdm name="img2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="16">
<![CDATA[
for.inc37.i296:24 %sext_ln9 = sext i16 %img2_load

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:25 %img2_load_1 = load i12 %img2_addr_1

]]></Node>
<StgValue><ssdm name="img2_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="16">
<![CDATA[
for.inc37.i296:26 %sext_ln9_1 = sext i16 %img2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc37.i296:27 %add_ln9 = add i17 %sext_ln9_1, i17 %sext_ln9

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="1" op_3_bw="5" op_4_bw="1">
<![CDATA[
for.inc37.i296:28 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
for.inc37.i296:29 %zext_ln9_3 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i296:30 %img2_addr_2 = getelementptr i16 %img2, i64 0, i64 %zext_ln9_3

]]></Node>
<StgValue><ssdm name="img2_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="1" op_3_bw="5" op_4_bw="1">
<![CDATA[
for.inc37.i296:31 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
for.inc37.i296:32 %zext_ln10 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i296:33 %img2_addr_3 = getelementptr i16 %img2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="img2_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:35 %img2_load_2 = load i12 %img2_addr_2

]]></Node>
<StgValue><ssdm name="img2_load_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:38 %img2_load_3 = load i12 %img2_addr_3

]]></Node>
<StgValue><ssdm name="img2_load_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
for.body4.i327.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="17">
<![CDATA[
for.inc37.i296:34 %sext_ln9_2 = sext i17 %add_ln9

]]></Node>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:35 %img2_load_2 = load i12 %img2_addr_2

]]></Node>
<StgValue><ssdm name="img2_load_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="16">
<![CDATA[
for.inc37.i296:36 %sext_ln9_3 = sext i16 %img2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln9_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i296:37 %add_ln9_1 = add i18 %sext_ln9_2, i18 %sext_ln9_3

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
for.inc37.i296:38 %img2_load_3 = load i12 %img2_addr_3

]]></Node>
<StgValue><ssdm name="img2_load_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="16">
<![CDATA[
for.inc37.i296:39 %sext_ln10 = sext i16 %img2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i296:40 %add_ln10 = add i18 %add_ln9_1, i18 %sext_ln10

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc37.i296:41 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln10, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i296:42 %sub_ln10 = sub i18 0, i18 %add_ln10

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.i296:43 %trunc_ln10_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln10, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln10_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc37.i296:44 %sub_ln10_1 = sub i16 0, i16 %trunc_ln10_4

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.i296:45 %trunc_ln10_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln10, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln10_5"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc37.i296:46 %select_ln10 = select i1 %tmp, i16 %sub_ln10_1, i16 %trunc_ln10_5

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.i296:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_6_1_VITIS_LOOP_7_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37.i296:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc37.i296:10 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc37.i296:12 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln9, i4 %lshr_ln7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
for.inc37.i296:13 %zext_ln9 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i296:14 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i296:15 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
arrayidx365.i290416.case.0:0 %store_ln9 = store i16 %select_ln10, i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx365.i290416.case.0:1 %br_ln9 = br void %arrayidx365.i290416.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
arrayidx365.i290416.case.1:0 %store_ln9 = store i16 %select_ln10, i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx365.i290416.case.1:1 %br_ln9 = br void %arrayidx365.i290416.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
