vendor_name = ModelSim
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/testbench/UART_DPRAM_tb.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/testbench/key_model.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/testbench/dpram_tb.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.qip
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/db/altsyncram_ufn1.tdf
design_name = UART_DPRAM
instance = comp, \Rs232_Tx~output , Rs232_Tx~output, UART_DPRAM, 1
instance = comp, \Clk~input , Clk~input, UART_DPRAM, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[0]~16 , uart_byte_tx|div_cnt[0]~16, UART_DPRAM, 1
instance = comp, \Rst_n~input , Rst_n~input, UART_DPRAM, 1
instance = comp, \Rst_n~inputclkctrl , Rst_n~inputclkctrl, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal0~0 , uart_byte_tx|Equal0~0, UART_DPRAM, 1
instance = comp, \Key_in~input , Key_in~input, UART_DPRAM, 1
instance = comp, \key_filter|key_in_sa~feeder , key_filter|key_in_sa~feeder, UART_DPRAM, 1
instance = comp, \key_filter|key_in_sa , key_filter|key_in_sa, UART_DPRAM, 1
instance = comp, \key_filter|key_in_sb~feeder , key_filter|key_in_sb~feeder, UART_DPRAM, 1
instance = comp, \key_filter|key_in_sb , key_filter|key_in_sb, UART_DPRAM, 1
instance = comp, \key_filter|key_tmpa , key_filter|key_tmpa, UART_DPRAM, 1
instance = comp, \key_filter|key_tmpb , key_filter|key_tmpb, UART_DPRAM, 1
instance = comp, \key_filter|Selector4~2 , key_filter|Selector4~2, UART_DPRAM, 1
instance = comp, \key_filter|cnt[0]~20 , key_filter|cnt[0]~20, UART_DPRAM, 1
instance = comp, \key_filter|nedge , key_filter|nedge, UART_DPRAM, 1
instance = comp, \key_filter|Selector5~0 , key_filter|Selector5~0, UART_DPRAM, 1
instance = comp, \key_filter|Selector1~0 , key_filter|Selector1~0, UART_DPRAM, 1
instance = comp, \key_filter|Selector1~1 , key_filter|Selector1~1, UART_DPRAM, 1
instance = comp, \key_filter|state.IDEL , key_filter|state.IDEL, UART_DPRAM, 1
instance = comp, \key_filter|Selector5~1 , key_filter|Selector5~1, UART_DPRAM, 1
instance = comp, \key_filter|Selector5~2 , key_filter|Selector5~2, UART_DPRAM, 1
instance = comp, \key_filter|Selector5~3 , key_filter|Selector5~3, UART_DPRAM, 1
instance = comp, \key_filter|en_cnt , key_filter|en_cnt, UART_DPRAM, 1
instance = comp, \key_filter|cnt[0] , key_filter|cnt[0], UART_DPRAM, 1
instance = comp, \key_filter|cnt[1]~22 , key_filter|cnt[1]~22, UART_DPRAM, 1
instance = comp, \key_filter|cnt[1] , key_filter|cnt[1], UART_DPRAM, 1
instance = comp, \key_filter|cnt[2]~24 , key_filter|cnt[2]~24, UART_DPRAM, 1
instance = comp, \key_filter|cnt[2] , key_filter|cnt[2], UART_DPRAM, 1
instance = comp, \key_filter|cnt[3]~26 , key_filter|cnt[3]~26, UART_DPRAM, 1
instance = comp, \key_filter|cnt[3] , key_filter|cnt[3], UART_DPRAM, 1
instance = comp, \key_filter|cnt[4]~28 , key_filter|cnt[4]~28, UART_DPRAM, 1
instance = comp, \key_filter|cnt[4] , key_filter|cnt[4], UART_DPRAM, 1
instance = comp, \key_filter|cnt[5]~30 , key_filter|cnt[5]~30, UART_DPRAM, 1
instance = comp, \key_filter|cnt[5] , key_filter|cnt[5], UART_DPRAM, 1
instance = comp, \key_filter|cnt[6]~32 , key_filter|cnt[6]~32, UART_DPRAM, 1
instance = comp, \key_filter|cnt[6] , key_filter|cnt[6], UART_DPRAM, 1
instance = comp, \key_filter|cnt[7]~34 , key_filter|cnt[7]~34, UART_DPRAM, 1
instance = comp, \key_filter|cnt[7] , key_filter|cnt[7], UART_DPRAM, 1
instance = comp, \key_filter|cnt[8]~36 , key_filter|cnt[8]~36, UART_DPRAM, 1
instance = comp, \key_filter|cnt[8] , key_filter|cnt[8], UART_DPRAM, 1
instance = comp, \key_filter|cnt[9]~38 , key_filter|cnt[9]~38, UART_DPRAM, 1
instance = comp, \key_filter|cnt[9] , key_filter|cnt[9], UART_DPRAM, 1
instance = comp, \key_filter|cnt[10]~40 , key_filter|cnt[10]~40, UART_DPRAM, 1
instance = comp, \key_filter|cnt[10] , key_filter|cnt[10], UART_DPRAM, 1
instance = comp, \key_filter|cnt[11]~42 , key_filter|cnt[11]~42, UART_DPRAM, 1
instance = comp, \key_filter|cnt[11] , key_filter|cnt[11], UART_DPRAM, 1
instance = comp, \key_filter|cnt[12]~44 , key_filter|cnt[12]~44, UART_DPRAM, 1
instance = comp, \key_filter|cnt[12] , key_filter|cnt[12], UART_DPRAM, 1
instance = comp, \key_filter|cnt[13]~46 , key_filter|cnt[13]~46, UART_DPRAM, 1
instance = comp, \key_filter|cnt[13] , key_filter|cnt[13], UART_DPRAM, 1
instance = comp, \key_filter|cnt[14]~48 , key_filter|cnt[14]~48, UART_DPRAM, 1
instance = comp, \key_filter|cnt[14] , key_filter|cnt[14], UART_DPRAM, 1
instance = comp, \key_filter|cnt[15]~50 , key_filter|cnt[15]~50, UART_DPRAM, 1
instance = comp, \key_filter|cnt[15] , key_filter|cnt[15], UART_DPRAM, 1
instance = comp, \key_filter|cnt[16]~52 , key_filter|cnt[16]~52, UART_DPRAM, 1
instance = comp, \key_filter|cnt[16] , key_filter|cnt[16], UART_DPRAM, 1
instance = comp, \key_filter|cnt[17]~54 , key_filter|cnt[17]~54, UART_DPRAM, 1
instance = comp, \key_filter|cnt[17] , key_filter|cnt[17], UART_DPRAM, 1
instance = comp, \key_filter|cnt[18]~56 , key_filter|cnt[18]~56, UART_DPRAM, 1
instance = comp, \key_filter|cnt[18] , key_filter|cnt[18], UART_DPRAM, 1
instance = comp, \key_filter|cnt[19]~58 , key_filter|cnt[19]~58, UART_DPRAM, 1
instance = comp, \key_filter|cnt[19] , key_filter|cnt[19], UART_DPRAM, 1
instance = comp, \key_filter|Equal0~0 , key_filter|Equal0~0, UART_DPRAM, 1
instance = comp, \key_filter|Equal0~4 , key_filter|Equal0~4, UART_DPRAM, 1
instance = comp, \key_filter|Equal0~5 , key_filter|Equal0~5, UART_DPRAM, 1
instance = comp, \key_filter|Equal0~1 , key_filter|Equal0~1, UART_DPRAM, 1
instance = comp, \key_filter|Equal0~2 , key_filter|Equal0~2, UART_DPRAM, 1
instance = comp, \key_filter|Equal0~3 , key_filter|Equal0~3, UART_DPRAM, 1
instance = comp, \key_filter|Equal0~6 , key_filter|Equal0~6, UART_DPRAM, 1
instance = comp, \key_filter|cnt_full , key_filter|cnt_full, UART_DPRAM, 1
instance = comp, \key_filter|Selector2~2 , key_filter|Selector2~2, UART_DPRAM, 1
instance = comp, \key_filter|Selector2~3 , key_filter|Selector2~3, UART_DPRAM, 1
instance = comp, \key_filter|state.FILTER0 , key_filter|state.FILTER0, UART_DPRAM, 1
instance = comp, \key_filter|Selector3~0 , key_filter|Selector3~0, UART_DPRAM, 1
instance = comp, \key_filter|Selector3~1 , key_filter|Selector3~1, UART_DPRAM, 1
instance = comp, \key_filter|state.DOWN , key_filter|state.DOWN, UART_DPRAM, 1
instance = comp, \key_filter|Selector4~3 , key_filter|Selector4~3, UART_DPRAM, 1
instance = comp, \key_filter|Selector4~4 , key_filter|Selector4~4, UART_DPRAM, 1
instance = comp, \key_filter|state.FILTER1 , key_filter|state.FILTER1, UART_DPRAM, 1
instance = comp, \key_filter|key_state~0 , key_filter|key_state~0, UART_DPRAM, 1
instance = comp, \key_filter|key_state , key_filter|key_state, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[0]~4 , uart_byte_tx|bps_cnt[0]~4, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[1]~6 , uart_byte_tx|bps_cnt[1]~6, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[1] , uart_byte_tx|bps_cnt[1], UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[2]~8 , uart_byte_tx|bps_cnt[2]~8, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[2] , uart_byte_tx|bps_cnt[2], UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[3]~10 , uart_byte_tx|bps_cnt[3]~10, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[3] , uart_byte_tx|bps_cnt[3], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal2~0 , uart_byte_tx|Equal2~0, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Tx_Done , uart_byte_tx|Tx_Done, UART_DPRAM, 1
instance = comp, \key_filter|Selector0~0 , key_filter|Selector0~0, UART_DPRAM, 1
instance = comp, \key_filter|key_flag , key_filter|key_flag, UART_DPRAM, 1
instance = comp, \CTRL|do_send~0 , CTRL|do_send~0, UART_DPRAM, 1
instance = comp, \CTRL|do_send , CTRL|do_send, UART_DPRAM, 1
instance = comp, \CTRL|always2~0 , CTRL|always2~0, UART_DPRAM, 1
instance = comp, \CTRL|r0_send_done~feeder , CTRL|r0_send_done~feeder, UART_DPRAM, 1
instance = comp, \CTRL|r0_send_done , CTRL|r0_send_done, UART_DPRAM, 1
instance = comp, \CTRL|r1_send_done~feeder , CTRL|r1_send_done~feeder, UART_DPRAM, 1
instance = comp, \CTRL|r1_send_done , CTRL|r1_send_done, UART_DPRAM, 1
instance = comp, \CTRL|Send_en~0 , CTRL|Send_en~0, UART_DPRAM, 1
instance = comp, \CTRL|Send_en , CTRL|Send_en, UART_DPRAM, 1
instance = comp, \uart_byte_tx|uart_state~0 , uart_byte_tx|uart_state~0, UART_DPRAM, 1
instance = comp, \uart_byte_tx|uart_state , uart_byte_tx|uart_state, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal0~1 , uart_byte_tx|Equal0~1, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[12]~41 , uart_byte_tx|div_cnt[12]~41, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[13]~43 , uart_byte_tx|div_cnt[13]~43, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[13] , uart_byte_tx|div_cnt[13], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[14]~45 , uart_byte_tx|div_cnt[14]~45, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[14] , uart_byte_tx|div_cnt[14], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[15]~47 , uart_byte_tx|div_cnt[15]~47, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[15] , uart_byte_tx|div_cnt[15], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal1~0 , uart_byte_tx|Equal1~0, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal1~1 , uart_byte_tx|Equal1~1, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal1~2 , uart_byte_tx|Equal1~2, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[0]~18 , uart_byte_tx|div_cnt[0]~18, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[0] , uart_byte_tx|div_cnt[0], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[1]~19 , uart_byte_tx|div_cnt[1]~19, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[1] , uart_byte_tx|div_cnt[1], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[2]~21 , uart_byte_tx|div_cnt[2]~21, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[2] , uart_byte_tx|div_cnt[2], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[3]~23 , uart_byte_tx|div_cnt[3]~23, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[3] , uart_byte_tx|div_cnt[3], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[4]~25 , uart_byte_tx|div_cnt[4]~25, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[4] , uart_byte_tx|div_cnt[4], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[5]~27 , uart_byte_tx|div_cnt[5]~27, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[5] , uart_byte_tx|div_cnt[5], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[6]~29 , uart_byte_tx|div_cnt[6]~29, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[6] , uart_byte_tx|div_cnt[6], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[7]~31 , uart_byte_tx|div_cnt[7]~31, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[7] , uart_byte_tx|div_cnt[7], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[8]~33 , uart_byte_tx|div_cnt[8]~33, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[8] , uart_byte_tx|div_cnt[8], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[9]~35 , uart_byte_tx|div_cnt[9]~35, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[9] , uart_byte_tx|div_cnt[9], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[10]~37 , uart_byte_tx|div_cnt[10]~37, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[10] , uart_byte_tx|div_cnt[10], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[11]~39 , uart_byte_tx|div_cnt[11]~39, UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[11] , uart_byte_tx|div_cnt[11], UART_DPRAM, 1
instance = comp, \uart_byte_tx|div_cnt[12] , uart_byte_tx|div_cnt[12], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal1~3 , uart_byte_tx|Equal1~3, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Equal1~4 , uart_byte_tx|Equal1~4, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_clk , uart_byte_tx|bps_clk, UART_DPRAM, 1
instance = comp, \uart_byte_tx|bps_cnt[0] , uart_byte_tx|bps_cnt[0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[0]~16 , uart_byte_rx|div_cnt[0]~16, UART_DPRAM, 1
instance = comp, \Rs232_Rx~input , Rs232_Rx~input, UART_DPRAM, 1
instance = comp, \uart_byte_rx|s0_Rs232_Rx~feeder , uart_byte_rx|s0_Rs232_Rx~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|s0_Rs232_Rx , uart_byte_rx|s0_Rs232_Rx, UART_DPRAM, 1
instance = comp, \uart_byte_rx|s1_Rs232_Rx~feeder , uart_byte_rx|s1_Rs232_Rx~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|s1_Rs232_Rx , uart_byte_rx|s1_Rs232_Rx, UART_DPRAM, 1
instance = comp, \uart_byte_rx|tmp0_Rs232_Rx~feeder , uart_byte_rx|tmp0_Rs232_Rx~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|tmp0_Rs232_Rx , uart_byte_rx|tmp0_Rs232_Rx, UART_DPRAM, 1
instance = comp, \uart_byte_rx|tmp1_Rs232_Rx , uart_byte_rx|tmp1_Rs232_Rx, UART_DPRAM, 1
instance = comp, \uart_byte_rx|nedege , uart_byte_rx|nedege, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[3]~14 , uart_byte_rx|bps_cnt[3]~14, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[4]~16 , uart_byte_rx|bps_cnt[4]~16, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[5]~18 , uart_byte_rx|bps_cnt[5]~18, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[5] , uart_byte_rx|bps_cnt[5], UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[6]~20 , uart_byte_rx|bps_cnt[6]~20, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[6] , uart_byte_rx|bps_cnt[6], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal3~0 , uart_byte_rx|Equal3~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|always5~4 , uart_byte_rx|always5~4, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[4] , uart_byte_rx|bps_cnt[4], UART_DPRAM, 1
instance = comp, \uart_byte_rx|always5~1 , uart_byte_rx|always5~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[0]~8 , uart_byte_rx|bps_cnt[0]~8, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[0] , uart_byte_rx|bps_cnt[0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|always5~0 , uart_byte_rx|always5~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Selector2~0 , uart_byte_rx|Selector2~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[7]~22 , uart_byte_rx|bps_cnt[7]~22, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[7] , uart_byte_rx|bps_cnt[7], UART_DPRAM, 1
instance = comp, \uart_byte_rx|START_BIT[2]~2 , uart_byte_rx|START_BIT[2]~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|START_BIT[2]~3 , uart_byte_rx|START_BIT[2]~3, UART_DPRAM, 1
instance = comp, \uart_byte_rx|START_BIT[0] , uart_byte_rx|START_BIT[0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Selector1~0 , uart_byte_rx|Selector1~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Selector1~1 , uart_byte_rx|Selector1~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|START_BIT[1] , uart_byte_rx|START_BIT[1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add2~0 , uart_byte_rx|Add2~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Selector0~2 , uart_byte_rx|Selector0~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|START_BIT[2] , uart_byte_rx|START_BIT[2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|always5~2 , uart_byte_rx|always5~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|always5~3 , uart_byte_rx|always5~3, UART_DPRAM, 1
instance = comp, \uart_byte_rx|uart_state~0 , uart_byte_rx|uart_state~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|uart_state , uart_byte_rx|uart_state, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal0~0 , uart_byte_rx|Equal0~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal1~0 , uart_byte_rx|Equal1~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[10]~37 , uart_byte_rx|div_cnt[10]~37, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[11]~39 , uart_byte_rx|div_cnt[11]~39, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[11] , uart_byte_rx|div_cnt[11], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[12]~41 , uart_byte_rx|div_cnt[12]~41, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[12] , uart_byte_rx|div_cnt[12], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[13]~43 , uart_byte_rx|div_cnt[13]~43, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[13] , uart_byte_rx|div_cnt[13], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[14]~45 , uart_byte_rx|div_cnt[14]~45, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[14] , uart_byte_rx|div_cnt[14], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[15]~47 , uart_byte_rx|div_cnt[15]~47, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[15] , uart_byte_rx|div_cnt[15], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal1~2 , uart_byte_rx|Equal1~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal1~5 , uart_byte_rx|Equal1~5, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[2]~20 , uart_byte_rx|div_cnt[2]~20, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[0] , uart_byte_rx|div_cnt[0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[1]~18 , uart_byte_rx|div_cnt[1]~18, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[1] , uart_byte_rx|div_cnt[1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[2]~21 , uart_byte_rx|div_cnt[2]~21, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[2] , uart_byte_rx|div_cnt[2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[3]~23 , uart_byte_rx|div_cnt[3]~23, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[3] , uart_byte_rx|div_cnt[3], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[4]~25 , uart_byte_rx|div_cnt[4]~25, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[4] , uart_byte_rx|div_cnt[4], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[5]~27 , uart_byte_rx|div_cnt[5]~27, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[5] , uart_byte_rx|div_cnt[5], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[6]~29 , uart_byte_rx|div_cnt[6]~29, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[6] , uart_byte_rx|div_cnt[6], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[7]~31 , uart_byte_rx|div_cnt[7]~31, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[7] , uart_byte_rx|div_cnt[7], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[8]~33 , uart_byte_rx|div_cnt[8]~33, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[8] , uart_byte_rx|div_cnt[8], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[9]~35 , uart_byte_rx|div_cnt[9]~35, UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[9] , uart_byte_rx|div_cnt[9], UART_DPRAM, 1
instance = comp, \uart_byte_rx|div_cnt[10] , uart_byte_rx|div_cnt[10], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal1~1 , uart_byte_rx|Equal1~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal1~3 , uart_byte_rx|Equal1~3, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal1~4 , uart_byte_rx|Equal1~4, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_clk , uart_byte_rx|bps_clk, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[1]~10 , uart_byte_rx|bps_cnt[1]~10, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[1] , uart_byte_rx|bps_cnt[1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[2]~12 , uart_byte_rx|bps_cnt[2]~12, UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[2] , uart_byte_rx|bps_cnt[2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|bps_cnt[3] , uart_byte_rx|bps_cnt[3], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal3~1 , uart_byte_rx|Equal3~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Equal3~2 , uart_byte_rx|Equal3~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Rx_Done~feeder , uart_byte_rx|Rx_Done~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Rx_Done , uart_byte_rx|Rx_Done, UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add3~1 , uart_byte_rx|Add3~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[5][2]~9 , uart_byte_rx|r_data_byte[5][2]~9, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[3][2]~5 , uart_byte_rx|r_data_byte[3][2]~5, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2]~6 , uart_byte_rx|r_data_byte[6][2]~6, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2]~4 , uart_byte_rx|r_data_byte[6][2]~4, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[0][2]~17 , uart_byte_rx|r_data_byte[0][2]~17, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[0][2]~18 , uart_byte_rx|r_data_byte[0][2]~18, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[0][0] , uart_byte_rx|r_data_byte[0][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add3~2 , uart_byte_rx|Add3~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[0][1] , uart_byte_rx|r_data_byte[0][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add3~0 , uart_byte_rx|Add3~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[0][2] , uart_byte_rx|r_data_byte[0][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[0]~feeder , uart_byte_rx|data_byte[0]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[0] , uart_byte_rx|data_byte[0], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[0]~7 , CTRL|wraddress[0]~7, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[0] , CTRL|wraddress[0], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[1]~8 , CTRL|wraddress[1]~8, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[1] , CTRL|wraddress[1], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[2]~10 , CTRL|wraddress[2]~10, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[2] , CTRL|wraddress[2], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[3]~12 , CTRL|wraddress[3]~12, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[3] , CTRL|wraddress[3], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[4]~14 , CTRL|wraddress[4]~14, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[4] , CTRL|wraddress[4], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[5]~16 , CTRL|wraddress[5]~16, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[5] , CTRL|wraddress[5], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[6]~18 , CTRL|wraddress[6]~18, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[6] , CTRL|wraddress[6], UART_DPRAM, 1
instance = comp, \CTRL|wraddress[7]~20 , CTRL|wraddress[7]~20, UART_DPRAM, 1
instance = comp, \CTRL|wraddress[7] , CTRL|wraddress[7], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[0]~7 , CTRL|rdaddress[0]~7, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[0] , CTRL|rdaddress[0], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[1]~8 , CTRL|rdaddress[1]~8, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[1] , CTRL|rdaddress[1], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[2]~10 , CTRL|rdaddress[2]~10, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[2] , CTRL|rdaddress[2], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[3]~12 , CTRL|rdaddress[3]~12, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[3] , CTRL|rdaddress[3], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[4]~14 , CTRL|rdaddress[4]~14, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[4] , CTRL|rdaddress[4], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[5]~16 , CTRL|rdaddress[5]~16, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[5] , CTRL|rdaddress[5], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[6]~18 , CTRL|rdaddress[6]~18, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[6] , CTRL|rdaddress[6], UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[7]~20 , CTRL|rdaddress[7]~20, UART_DPRAM, 1
instance = comp, \CTRL|rdaddress[7] , CTRL|rdaddress[7], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add4~1 , uart_byte_rx|Add4~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[1][2]~19 , uart_byte_rx|r_data_byte[1][2]~19, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[1][2]~20 , uart_byte_rx|r_data_byte[1][2]~20, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[1][0] , uart_byte_rx|r_data_byte[1][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add4~2 , uart_byte_rx|Add4~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[1][1] , uart_byte_rx|r_data_byte[1][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add4~0 , uart_byte_rx|Add4~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[1][2] , uart_byte_rx|r_data_byte[1][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[1]~feeder , uart_byte_rx|data_byte[1]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[1] , uart_byte_rx|data_byte[1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add5~1 , uart_byte_rx|Add5~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2]~10 , uart_byte_rx|r_data_byte[6][2]~10, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[2][2]~14 , uart_byte_rx|r_data_byte[2][2]~14, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[2][2]~15 , uart_byte_rx|r_data_byte[2][2]~15, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[2][0] , uart_byte_rx|r_data_byte[2][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add5~2 , uart_byte_rx|Add5~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[2][1] , uart_byte_rx|r_data_byte[2][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add5~0 , uart_byte_rx|Add5~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[2][2] , uart_byte_rx|r_data_byte[2][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[2]~feeder , uart_byte_rx|data_byte[2]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[2] , uart_byte_rx|data_byte[2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add6~1 , uart_byte_rx|Add6~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[3][2]~12 , uart_byte_rx|r_data_byte[3][2]~12, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[3][2]~13 , uart_byte_rx|r_data_byte[3][2]~13, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[3][0] , uart_byte_rx|r_data_byte[3][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add6~2 , uart_byte_rx|Add6~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[3][1] , uart_byte_rx|r_data_byte[3][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add6~0 , uart_byte_rx|Add6~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[3][2] , uart_byte_rx|r_data_byte[3][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[3]~feeder , uart_byte_rx|data_byte[3]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[3] , uart_byte_rx|data_byte[3], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add7~1 , uart_byte_rx|Add7~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[4][2]~11 , uart_byte_rx|r_data_byte[4][2]~11, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[4][2]~24 , uart_byte_rx|r_data_byte[4][2]~24, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[4][0] , uart_byte_rx|r_data_byte[4][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add7~2 , uart_byte_rx|Add7~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[4][1] , uart_byte_rx|r_data_byte[4][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add7~0 , uart_byte_rx|Add7~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[4][2] , uart_byte_rx|r_data_byte[4][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[4]~feeder , uart_byte_rx|data_byte[4]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[4] , uart_byte_rx|data_byte[4], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add8~1 , uart_byte_rx|Add8~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[5][2]~16 , uart_byte_rx|r_data_byte[5][2]~16, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[5][2]~25 , uart_byte_rx|r_data_byte[5][2]~25, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[5][0] , uart_byte_rx|r_data_byte[5][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add8~2 , uart_byte_rx|Add8~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[5][1] , uart_byte_rx|r_data_byte[5][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add8~0 , uart_byte_rx|Add8~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[5][2] , uart_byte_rx|r_data_byte[5][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[5]~feeder , uart_byte_rx|data_byte[5]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[5] , uart_byte_rx|data_byte[5], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add9~1 , uart_byte_rx|Add9~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2]~21 , uart_byte_rx|r_data_byte[6][2]~21, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2]~22 , uart_byte_rx|r_data_byte[6][2]~22, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2]~23 , uart_byte_rx|r_data_byte[6][2]~23, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][0] , uart_byte_rx|r_data_byte[6][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add9~2 , uart_byte_rx|Add9~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][1] , uart_byte_rx|r_data_byte[6][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add9~0 , uart_byte_rx|Add9~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[6][2] , uart_byte_rx|r_data_byte[6][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[6]~feeder , uart_byte_rx|data_byte[6]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[6] , uart_byte_rx|data_byte[6], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add10~1 , uart_byte_rx|Add10~1, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[7][2]~7 , uart_byte_rx|r_data_byte[7][2]~7, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[7][2]~8 , uart_byte_rx|r_data_byte[7][2]~8, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[7][0] , uart_byte_rx|r_data_byte[7][0], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add10~2 , uart_byte_rx|Add10~2, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[7][1] , uart_byte_rx|r_data_byte[7][1], UART_DPRAM, 1
instance = comp, \uart_byte_rx|Add10~0 , uart_byte_rx|Add10~0, UART_DPRAM, 1
instance = comp, \uart_byte_rx|r_data_byte[7][2] , uart_byte_rx|r_data_byte[7][2], UART_DPRAM, 1
instance = comp, \uart_byte_rx|data_byte[7] , uart_byte_rx|data_byte[7], UART_DPRAM, 1
instance = comp, \dpram0|altsyncram_component|auto_generated|ram_block1a0 , dpram0|altsyncram_component|auto_generated|ram_block1a0, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[0] , uart_byte_tx|r_data_byte[0], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~4 , uart_byte_tx|Mux0~4, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[1]~feeder , uart_byte_tx|r_data_byte[1]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[1] , uart_byte_tx|r_data_byte[1], UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[6] , uart_byte_tx|r_data_byte[6], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~5 , uart_byte_tx|Mux0~5, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[7] , uart_byte_tx|r_data_byte[7], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~0 , uart_byte_tx|Mux0~0, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[4]~feeder , uart_byte_tx|r_data_byte[4]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[4] , uart_byte_tx|r_data_byte[4], UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[5] , uart_byte_tx|r_data_byte[5], UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[2] , uart_byte_tx|r_data_byte[2], UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[3]~feeder , uart_byte_tx|r_data_byte[3]~feeder, UART_DPRAM, 1
instance = comp, \uart_byte_tx|r_data_byte[3] , uart_byte_tx|r_data_byte[3], UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~1 , uart_byte_tx|Mux0~1, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~2 , uart_byte_tx|Mux0~2, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~3 , uart_byte_tx|Mux0~3, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Mux0~6 , uart_byte_tx|Mux0~6, UART_DPRAM, 1
instance = comp, \uart_byte_tx|Rs232_Tx , uart_byte_tx|Rs232_Tx, UART_DPRAM, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
