<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov 27 12:21:39 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="TCH_TDC_OV" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="HS_CLK_IN" SIGIS="undef" SIGNAME="External_Ports_HS_CLK_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CH1_EDGE" PORT="HS_CLK"/>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="HS_CLK"/>
        <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH0" SIGIS="undef" SIGNAME="External_Ports_CH0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="SIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH1" SIGIS="undef" SIGNAME="External_Ports_CH1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CH1_EDGE" PORT="SIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_RST" SIGIS="undef" SIGNAME="External_Ports_M_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CH1_EDGE" PORT="O_RST"/>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="RST"/>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="O_RST"/>
        <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="D_RDY" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="T_DATA" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_0_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_counter_binary_0" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CH0_EDGE" HWVERSION="1.0" INSTANCE="CH0_EDGE" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Edge_Detect" VLNV="xilinx.com:module_ref:Edge_Detect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_Edge_Detect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SIG" SIGIS="undef" SIGNAME="External_Ports_CH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DET" SIGIS="undef" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="CH1_EDGE" PORT="RST"/>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="O_RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CH1_EDGE" HWVERSION="1.0" INSTANCE="CH1_EDGE" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Edge_Detect" VLNV="xilinx.com:module_ref:Edge_Detect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_CH0_EDGE_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SIG" SIGIS="undef" SIGNAME="External_Ports_CH1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DET" SIGIS="undef" SIGNAME="CH1_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="O_RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T_DATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="CH1_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH1_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D_RDY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_3" HWVERSION="2.0" INSTANCE="util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="xor"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_util_vector_logic_3_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_xorgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="CH1_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH1_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
