Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 21:49:39 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -14.065ns  (required time - arrival time)
  Source:                 com_sprite_m/sidel_y0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_b/imageBROM/BRAM_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.642ns  (logic 19.098ns (71.684%)  route 7.544ns (28.316%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=3 LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.892 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=2163, estimated)     1.645    -0.945    com_sprite_m/clk_pixel
    DSP48_X0Y21          DSP48E1                                      r  com_sprite_m/sidel_y0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.261 r  com_sprite_m/sidel_y0__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.261    com_sprite_m/sidel_y0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     4.779 r  com_sprite_m/sidel_y0__1/P[16]
                         net (fo=1, estimated)        1.002     5.781    com_sprite_m/sidel_y0__1_n_89
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.418 r  com_sprite_m/pos_y_321_i_11/CO[3]
                         net (fo=1, estimated)        0.000     6.418    com_sprite_m/pos_y_321_i_11_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.657 r  com_sprite_m/pos_y_321_i_10/O[2]
                         net (fo=2, estimated)        0.308     6.965    com_sprite_m/pos_y_321_i_10_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.301     7.266 r  com_sprite_m/pos_y_321_i_1/O
                         net (fo=1, estimated)        0.900     8.166    com_sprite_m/sidel_y[39]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    12.202 r  com_sprite_m/pos_y_321__0/PCOUT[47]
                         net (fo=1, estimated)        0.000    12.202    com_sprite_m/pos_y_321__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.720 r  com_sprite_m/pos_y_321__1/P[0]
                         net (fo=9, estimated)        0.818    14.538    com_sprite_m/pos_y_321__1_n_105
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    14.662 r  com_sprite_m/BRAM_reg_0_i_590/O
                         net (fo=1, routed)           0.000    14.662    com_sprite_m/BRAM_reg_0_i_590_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.240 r  com_sprite_m/BRAM_reg_0_i_464/O[2]
                         net (fo=3, estimated)        0.522    15.762    com_sprite_m/BRAM_reg_0_i_464_n_5
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.301    16.063 r  com_sprite_m/BRAM_reg_0_i_452/O
                         net (fo=1, estimated)        0.324    16.387    com_sprite_m/BRAM_reg_0_i_452_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.772 r  com_sprite_m/BRAM_reg_0_i_307/CO[3]
                         net (fo=1, estimated)        0.000    16.772    com_sprite_m/BRAM_reg_0_i_307_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.106 r  com_sprite_m/BRAM_reg_0_i_185/O[1]
                         net (fo=1, estimated)        0.689    17.795    com_sprite_m/pos_y_320[21]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.303    18.098 r  com_sprite_m/BRAM_reg_0_i_94/O
                         net (fo=1, routed)           0.000    18.098    com_sprite_m/BRAM_reg_0_i_94_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.678 r  com_sprite_m/BRAM_reg_0_i_48/O[2]
                         net (fo=3, estimated)        0.471    19.149    com_sprite_m/pos_y_32[22]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    19.852 r  com_sprite_m/BRAM_reg_0_i_108/CO[3]
                         net (fo=1, estimated)        0.000    19.852    com_sprite_m/BRAM_reg_0_i_108_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.186 r  com_sprite_m/BRAM_reg_0_i_120/O[1]
                         net (fo=1, estimated)        0.504    20.690    com_sprite_m/pos_y[24]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    21.373 r  com_sprite_m/BRAM_reg_0_i_63/CO[3]
                         net (fo=1, estimated)        0.000    21.373    com_sprite_m/BRAM_reg_0_i_63_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.592 r  com_sprite_m/BRAM_reg_0_i_64/O[0]
                         net (fo=2, estimated)        0.308    21.900    com_sprite_m/image_addr3[14]
    SLICE_X3Y36          LUT2 (Prop_lut2_I1_O)        0.295    22.195 r  com_sprite_m/BRAM_reg_0_i_66/O
                         net (fo=1, routed)           0.000    22.195    com_sprite_m/BRAM_reg_0_i_66_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.775 r  com_sprite_m/BRAM_reg_0_i_37/O[2]
                         net (fo=1, estimated)        0.579    23.354    com_sprite_m/image_addr1[12]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    24.057 r  com_sprite_m/BRAM_reg_0_i_28/CO[3]
                         net (fo=1, estimated)        0.000    24.057    com_sprite_m/BRAM_reg_0_i_28_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.279 r  com_sprite_m/BRAM_reg_0_i_23/O[0]
                         net (fo=1, estimated)        0.304    24.583    com_sprite_m/image_addr0[13]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.299    24.882 r  com_sprite_m/BRAM_reg_0_i_4/O
                         net (fo=1, estimated)        0.815    25.697    com_sprite_b/imageBROM/BRAM_reg_0_2[13]
    RAMB36_X0Y8          RAMB36E1                                     r  com_sprite_b/imageBROM/BRAM_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=2163, estimated)     1.487    11.892    com_sprite_b/imageBROM/clk_pixel
    RAMB36_X0Y8          RAMB36E1                                     r  com_sprite_b/imageBROM/BRAM_reg_0/CLKBWRCLK
                         clock pessimism              0.474    12.366    
                         clock uncertainty           -0.168    12.197    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.631    com_sprite_b/imageBROM/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                         -25.697    
  -------------------------------------------------------------------
                         slack                                -14.065    




