Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,27
design__inferred_latch__count,0
design__instance__count,18553
design__instance__area,139130
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,82
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.1620320081710815
power__switching__total,1.769149899482727
power__leakage__total,1.5546942222499638E-7
power__total,2.9311821460723877
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.563564322271552
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.48783545250859894
timing__hold__ws__corner:nom_tt_025C_1v80,0.2797875343933225
timing__setup__ws__corner:nom_tt_025C_1v80,7.204752554040385
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.279788
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.695580
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,177
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,82
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7302412214940516
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6048517413682101
timing__hold__ws__corner:nom_ss_100C_1v60,0.8333729497927158
timing__setup__ws__corner:nom_ss_100C_1v60,-1.9242599169841812
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-40.79449782335219
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.9242599169841812
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.833373
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,24
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.924260
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,24
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,82
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4668777718800262
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4106379519315605
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08963463558426987
timing__setup__ws__corner:nom_ff_n40C_1v95,9.011927459357787
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.089635
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.103382
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,262
design__max_fanout_violation__count,82
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.45146118676849484
clock__skew__worst_setup,0.393311699896938
timing__hold__ws,0.0895633592640731
timing__setup__ws,-2.3456011130652272
timing__hold__tns,0.0
timing__setup__tns,-50.52593864085827
timing__hold__wns,0
timing__setup__wns,-2.3456011130652272
timing__hold_vio__count,0
timing__hold_r2r__ws,0.089563
timing__hold_r2r_vio__count,0
timing__setup_vio__count,72
timing__setup_r2r__ws,-2.345601
timing__setup_r2r_vio__count,72
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,18553
design__instance__area__stdcell,139130
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.616159
design__instance__utilization__stdcell,0.616159
design__instance__count__class:buffer,6
design__instance__count__class:inverter,225
design__instance__count__class:sequential_cell,1601
design__instance__count__class:multi_input_combinational_cell,10547
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,13166
design__instance__count__class:tap_cell,3278
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,381120
design__violations,0
design__instance__count__class:timing_repair_buffer,2286
design__instance__count__class:clock_buffer,93
design__instance__count__class:clock_inverter,426
design__instance__count__setup_buffer,5
design__instance__count__hold_buffer,1235
antenna__violating__nets,11
antenna__violating__pins,11
route__antenna_violation__count,11
antenna_diodes_count,91
design__instance__count__class:antenna_cell,91
route__net,15152
route__net__special,2
route__drc_errors__iter:1,9707
route__wirelength__iter:1,443131
route__drc_errors__iter:2,5079
route__wirelength__iter:2,438779
route__drc_errors__iter:3,5404
route__wirelength__iter:3,437811
route__drc_errors__iter:4,926
route__wirelength__iter:4,437250
route__drc_errors__iter:5,84
route__wirelength__iter:5,437156
route__drc_errors__iter:6,0
route__wirelength__iter:6,437140
route__drc_errors,0
route__wirelength,437140
route__vias,110386
route__vias__singlecut,110386
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,717.48
timing__unannotated_net__count__corner:nom_tt_025C_1v80,63
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,63
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,63
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,82
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5377889397136668
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4598331567893637
timing__hold__ws__corner:min_tt_025C_1v80,0.2818860780138198
timing__setup__ws__corner:min_tt_025C_1v80,7.3033687831255865
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.281886
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.850539
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,63
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,125
design__max_fanout_violation__count__corner:min_ss_100C_1v60,82
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6869756069561692
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5592062526874337
timing__hold__ws__corner:min_ss_100C_1v60,0.8365697260602325
timing__setup__ws__corner:min_ss_100C_1v60,-1.51908712131263
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-31.470674068597795
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.51908712131263
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.836570
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,24
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.519087
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,24
timing__unannotated_net__count__corner:min_ss_100C_1v60,63
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,82
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.45146118676849484
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.393311699896938
timing__hold__ws__corner:min_ff_n40C_1v95,0.09072676200448108
timing__setup__ws__corner:min_ff_n40C_1v95,9.08071687990906
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.090727
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.204315
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,63
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,82
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5826164160467644
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.51064121043623
timing__hold__ws__corner:max_tt_025C_1v80,0.2801070565888463
timing__setup__ws__corner:max_tt_025C_1v80,7.115584767251173
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.280107
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.564727
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,63
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,262
design__max_fanout_violation__count__corner:max_ss_100C_1v60,82
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7608727196989874
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6391536369963626
timing__hold__ws__corner:max_ss_100C_1v60,0.835009640621907
timing__setup__ws__corner:max_ss_100C_1v60,-2.3456011130652272
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-50.52593864085827
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.3456011130652272
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.835010
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,24
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.345601
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,24
timing__unannotated_net__count__corner:max_ss_100C_1v60,63
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,82
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4778533259895779
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4253321426561132
timing__hold__ws__corner:max_ff_n40C_1v95,0.0895633592640731
timing__setup__ws__corner:max_ff_n40C_1v95,8.947404848055427
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.089563
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.019392
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,63
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,63
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.54055
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79568
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.259448
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.249423
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0041641
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.249423
design_powergrid__voltage__worst,0.249423
design_powergrid__voltage__worst__net:VPWR,1.54055
design_powergrid__drop__worst,0.259448
design_powergrid__drop__worst__net:VPWR,0.259448
design_powergrid__voltage__worst__net:VGND,0.249423
design_powergrid__drop__worst__net:VGND,0.249423
ir__voltage__worst,1.54000000000000003552713678800500929355621337890625
ir__drop__avg,0.004320000000000000055233595475101537886075675487518310546875
ir__drop__worst,0.25900000000000000799360577730112709105014801025390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
