/dts-v1/;

#include "tegra234-chip.dtsi"
#include "tegra234-mb2-bct-scr-p3701-0000-override.dts"

/ {
    tfc {
        reg@5138 { /* CBB_CENTRAL_CBB_FIREWALL_QSPI0_BLF, READ_CTL */
            exclusion-info = <2>;
            value = <0x00100009>;
        };

        reg@5139 { /* CBB_CENTRAL_CBB_FIREWALL_QSPI0_BLF, WRITE_CTL */
            exclusion-info = <2>;
            value = <0x00100009>;
        };

        reg@505 { /* PADCTL_G4_SCR_SCR_SOC_GPIO19_0 */
            exclusion-info = <2>;
            value = <0x38000606>;
        };

        reg@972 { /* TKE_FSI_SCR_TKESCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@973 { /* TKE_FSI_SCR_TMRSCR0_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@974 { /* TKE_FSI_SCR_TMRSCR1_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@975 { /* TKE_FSI_SCR_TMRSCR2_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@976 { /* TKE_FSI_SCR_TMRSCR3_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@977 { /* TKE_FSI_SCR_WDTSCR0_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@978 { /* TKE_FSI_SCR_WDTSCR1_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@979 { /* TKE_FSI_SCR_WDTSCR2_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@980 { /* TKE_FSI_SCR_WDTSCR3_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@981 { /* TKE_FSI_SCR_WDTSCR4_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@982 { /* GPCDMA_FLV_8CH_SCR_SCR_CH0_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@983 { /* GPCDMA_FLV_8CH_SCR_SCR_CH1_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@984 { /* GPCDMA_FLV_8CH_SCR_SCR_CH2_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@985 { /* GPCDMA_FLV_8CH_SCR_SCR_CH3_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@986 { /* GPCDMA_FLV_8CH_SCR_SCR_CH4_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@987 { /* GPCDMA_FLV_8CH_SCR_SCR_CH5_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@988 { /* GPCDMA_FLV_8CH_SCR_SCR_CH6_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@989 { /* GPCDMA_FLV_8CH_SCR_SCR_CH7_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@990 { /* GPCDMA_FLV_8CH_SCR_SCR_TZ_0 */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@991 { /* GPCDMA_FLV_8CH_SCR_SCR_DMA_RO_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@992 { /* GPCDMA_FLV_8CH_SCR_SCR_HYPER_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@993 { /* GPCDMA_FLV_8CH_SCR_SCR_SAFETY_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@994 { /* GPCDMA_FLV_8CH_ERRCOLLATOR_SCR_EC_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@995 { /* PADCTL_G9_SCR_SCR_CAN2_DIN_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@996 { /* PADCTL_G9_SCR_SCR_CAN2_DOUT_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@997 { /* PADCTL_G9_SCR_SCR_CAN2_STB_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@998 { /* PADCTL_G9_SCR_SCR_CAN2_EN_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@999 { /* PADCTL_G9_SCR_SCR_CAN2_ERR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1000 { /* PADCTL_G9_SCR_SCR_CAN3_DIN_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1001 { /* PADCTL_G9_SCR_SCR_CAN3_DOUT_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1002 { /* PADCTL_G9_SCR_SCR_CAN3_STB_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1003 { /* PADCTL_G9_SCR_SCR_CAN3_EN_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1004 { /* PADCTL_G9_SCR_SCR_CAN3_ERR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1005 { /* PADCTL_G9_SCR_EC_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1006 { /* PADCTL_G10_SCR_SCR_SOC_ERROR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1007 { /* PADCTL_G10_SCR_SCR_UART7_TX_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1008 { /* PADCTL_G10_SCR_SCR_UART7_RX_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1009 { /* PADCTL_G10_SCR_SCR_SPI7_SCK_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1010 { /* PADCTL_G10_SCR_SCR_SPI7_MISO_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1011 { /* PADCTL_G10_SCR_SCR_SPI7_MOSI_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1012 { /* PADCTL_G10_SCR_SCR_SPI7_CS0_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1013 { /* PADCTL_G10_SCR_SCR_SOC_GPIO51_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1014 { /* PADCTL_G10_SCR_SCR_SOC_GPIO52_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1015 { /* PADCTL_G10_SCR_EC_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1016 { /* PADCTL_G11_SCR_SCR_SOC_GPIO61_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1017 { /* PADCTL_G11_SCR_SCR_SOC_GPIO62_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1018 { /* PADCTL_G11_SCR_EC_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@1019 { /* GPIO_S_SCR_00_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1020 { /* GPIO_S_SCR_01_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1021 { /* GPIO_S_SCR_02_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1022 { /* GPIO_S_SCR_03_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1023 { /* GPIO_S_SCR_04_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1024 { /* GPIO_S_SCR_05_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1025 { /* GPIO_S_SCR_06_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1026 { /* GPIO_S_SCR_07_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1027 { /* GPIO_T_SCR_00_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1028 { /* GPIO_T_SCR_01_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1029 { /* GPIO_W_SCR_00_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1030 { /* GPIO_W_SCR_01_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@1031 { /* GPIO_FSI0_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1032 { /* GPIO_U_SCR_00_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1033 { /* GPIO_U_SCR_01_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1034 { /* GPIO_U_SCR_02_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1035 { /* GPIO_U_SCR_03_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1036 { /* GPIO_U_SCR_04_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1037 { /* GPIO_U_SCR_05_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1038 { /* GPIO_U_SCR_06_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1039 { /* GPIO_U_SCR_07_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1040 { /* GPIO_V_SCR_00_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@1041 { /* GPIO_FSI1_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1042 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@1043 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1044 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1045 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1046 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1047 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1048 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1049 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1050 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1051 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1052 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1053 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1054 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1055 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1056 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1057 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1058 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1059 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1060 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1061 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1062 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1063 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1064 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1065 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1066 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1067 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1068 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1069 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1070 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1071 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1072 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1073 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1074 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1075 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1076 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1077 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1078 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1079 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1080 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1081 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1082 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1083 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1084 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1085 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1086 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1087 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1088 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1089 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1090 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1091 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@1092 { /* HSP_INT_SCR_SCR_C0_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1093 { /* HSP_SHRD_MBOX_SCR_SM_0_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1094 { /* HSP_SHRD_MBOX_SCR_SM_1_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1095 { /* HSP_SHRD_MBOX_SCR_SM_2_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1096 { /* HSP_SHRD_MBOX_SCR_SM_3_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1097 { /* HSP_SHRD_MBOX_SCR_SM_4_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1098 { /* HSP_SHRD_MBOX_SCR_SM_5_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1099 { /* HSP_SHRD_MBOX_SCR_SM_6_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1100 { /* HSP_SHRD_MBOX_SCR_SM_7_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1101 { /* HSP_SHRD_SEM_SCR_SS_0_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1102 { /* HSP_SHRD_SEM_SCR_SS_1_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1103 { /* HSP_SHRD_SEM_SCR_SS_2_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1104 { /* HSP_SHRD_SEM_SCR_SS_3_REG_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };

        reg@1105 { /* HSP_SHRD_SEM_SCR_SS_4_REG_0 */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@1106 { /* HSP_SHRD_SEM_SCR_SS_5_REG_0 */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@1107 { /* HSP_SHRD_SEM_SCR_SS_6_REG_0 */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@1108 { /* HSP_SHRD_SEM_SCR_SS_7_REG_0 */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@1109 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1110 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38000202>;
        };

        reg@1111 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1112 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1113 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1114 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1115 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1116 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1117 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1118 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1119 { /* APS_AST_SCR_AST_GBL_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002222>;
        };

        reg@1120 { /* APS_AST_SCR_AST_HYP_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38000202>;
        };

        reg@1121 { /* APS_AST_SCR_AST_REG_0_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002222>;
        };

        reg@1122 { /* APS_AST_SCR_AST_REG_1_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1123 { /* APS_AST_SCR_AST_REG_2_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1124 { /* APS_AST_SCR_AST_REG_3_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1125 { /* APS_AST_SCR_AST_REG_4_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1126 { /* APS_AST_SCR_AST_REG_5_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1127 { /* APS_AST_SCR_AST_REG_6_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1128 { /* APS_AST_SCR_AST_REG_7_SEC_CONTROL_0 */
            exclusion-info = <0>;
            value = <0x38002020>;
        };

        reg@1129 { /* GPCDMA_FLV_8CH_SCR_SCR_CH0_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@1545 { /* PMC_IMPL_SCR_PG_FSIRAIL_SCR_0 */
            exclusion-info = <0>;
            value = <0x38000414>;
        };
        reg@1832 { /* PMC_MISC_SCR_FSI_DEBUG_AUTHENTICATION_SCR_0 */
            exclusion-info = <0>;
            value = <0x00000000>;
        };
        reg@2228 { /* CLK_RST_CONTROLLER_ERR_COLLATOR_FSI_SCR_EC_SCR_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        reg@2254 { /* CORESIGHT_CFG_SCR_FSI_ALIVE_STATUS_0 */
            exclusion-info = <0>;
            value = <0x20000000>;
        };
        /* BLF Section */
        reg@2264 { /* FSI_CONTROL_FIREWALL_ERR_COLLATOR_FSI_CAR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2265 { /* FSI_CONTROL_FIREWALL_ERR_COLLATOR_FSI_CAR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2266 { /* FSI_CONTROL_FIREWALL_ERR_COLLATOR_FSI_CAR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2267 { /* FSI_CONTROL_FIREWALL_FSI_CAN0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2268 { /* FSI_CONTROL_FIREWALL_FSI_CAN0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2269 { /* FSI_CONTROL_FIREWALL_FSI_CAN0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2270 { /* FSI_CONTROL_FIREWALL_FSI_CAN1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2271 { /* FSI_CONTROL_FIREWALL_FSI_CAN1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2272 { /* FSI_CONTROL_FIREWALL_FSI_CAN1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2273 { /* FSI_CONTROL_FIREWALL_FSI_CAR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2274 { /* FSI_CONTROL_FIREWALL_FSI_CAR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2275 { /* FSI_CONTROL_FIREWALL_FSI_CAR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2276 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AST_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2277 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AST_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2278 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AST_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2279 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AVIC0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2280 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AVIC0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2281 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AVIC0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2282 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AVIC1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2283 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AVIC1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2284 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_AVIC1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2285 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_CFG_EVP_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2286 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_CFG_EVP_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2287 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_CFG_EVP_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2288 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_PROC_CFG_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2289 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_PROC_CFG_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2290 { /* FSI_CONTROL_FIREWALL_FSI_CHSM_PROC_CFG_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2291 { /* FSI_CONTROL_FIREWALL_FSI_CPU0_AST_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2292 { /* FSI_CONTROL_FIREWALL_FSI_CPU0_AST_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2293 { /* FSI_CONTROL_FIREWALL_FSI_CPU0_AST_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2294 { /* FSI_CONTROL_FIREWALL_FSI_CPU1_AST_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2295 { /* FSI_CONTROL_FIREWALL_FSI_CPU1_AST_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2296 { /* FSI_CONTROL_FIREWALL_FSI_CPU1_AST_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2297 { /* FSI_CONTROL_FIREWALL_FSI_CPU2_AST_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2298 { /* FSI_CONTROL_FIREWALL_FSI_CPU2_AST_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2299 { /* FSI_CONTROL_FIREWALL_FSI_CPU2_AST_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2300 { /* FSI_CONTROL_FIREWALL_FSI_CPU3_AST_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2301 { /* FSI_CONTROL_FIREWALL_FSI_CPU3_AST_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2302 { /* FSI_CONTROL_FIREWALL_FSI_CPU3_AST_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2303 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2304 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2305 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2306 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2307 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2308 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2309 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2310 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2311 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2312 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2313 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2314 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2315 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_4_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2316 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_4_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2317 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_4_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2318 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_5_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2319 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_5_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2320 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_5_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2321 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_6_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2322 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_6_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2323 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_6_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2324 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_7_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2325 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_7_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2326 { /* FSI_CONTROL_FIREWALL_FSI_DMA_CH_7_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2327 { /* FSI_CONTROL_FIREWALL_FSI_DMA_COMMON_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2328 { /* FSI_CONTROL_FIREWALL_FSI_DMA_COMMON_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2329 { /* FSI_CONTROL_FIREWALL_FSI_DMA_COMMON_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2330 { /* FSI_CONTROL_FIREWALL_FSI_EN_CFG_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2331 { /* FSI_CONTROL_FIREWALL_FSI_EN_CFG_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2332 { /* FSI_CONTROL_FIREWALL_FSI_EN_CFG_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2333 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_CHSM_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2334 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_CHSM_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2335 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_CHSM_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2336 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_CPU_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2337 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_CPU_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2338 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_CPU_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2339 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_MISC_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2340 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_MISC_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2341 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_MISC_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2342 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2343 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2344 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2345 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2346 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2347 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2348 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2349 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2350 { /* FSI_CONTROL_FIREWALL_FSI_ERR_COLLATOR_SRAM2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2351 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_ERR_COLLATOR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2352 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_ERR_COLLATOR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2353 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_ERR_COLLATOR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2354 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM0_ERR_COLLATOR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2355 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM0_ERR_COLLATOR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2356 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM0_ERR_COLLATOR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2357 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM1_ERR_COLLATOR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2358 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM1_ERR_COLLATOR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2359 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM1_ERR_COLLATOR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2360 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM2_ERR_COLLATOR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2361 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM2_ERR_COLLATOR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2362 { /* FSI_CONTROL_FIREWALL_FSI_FABRIC_SRAM2_ERR_COLLATOR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2363 { /* FSI_CONTROL_FIREWALL_FSI_GPIO_CTL0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2364 { /* FSI_CONTROL_FIREWALL_FSI_GPIO_CTL0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2365 { /* FSI_CONTROL_FIREWALL_FSI_GPIO_CTL0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2366 { /* FSI_CONTROL_FIREWALL_FSI_GPIO_CTL1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2367 { /* FSI_CONTROL_FIREWALL_FSI_GPIO_CTL1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2368 { /* FSI_CONTROL_FIREWALL_FSI_GPIO_CTL1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2369 { /* FSI_CONTROL_FIREWALL_FSI_HSM_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2370 { /* FSI_CONTROL_FIREWALL_FSI_HSM_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x01000000>;
        };

        reg@2371 { /* FSI_CONTROL_FIREWALL_FSI_HSM_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2372 { /* FSI_CONTROL_FIREWALL_FSI_HSP_COMMON_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2373 { /* FSI_CONTROL_FIREWALL_FSI_HSP_COMMON_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2374 { /* FSI_CONTROL_FIREWALL_FSI_HSP_COMMON_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@2375 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_0_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2376 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_0_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2377 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_0_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2378 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_2_3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2379 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_2_3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2380 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_2_3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2381 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_4_5_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2382 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_4_5_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2383 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_4_5_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2384 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_6_7_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2385 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_6_7_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2386 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SM_6_7_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@2387 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2388 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2389 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2390 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2391 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2392 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2393 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2394 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2395 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2396 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2397 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2398 { /* FSI_CONTROL_FIREWALL_FSI_HSP_SS_3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2399 { /* FSI_CONTROL_FIREWALL_FSI_KEYBLOB_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2400 { /* FSI_CONTROL_FIREWALL_FSI_KEYBLOB_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2401 { /* FSI_CONTROL_FIREWALL_FSI_KEYBLOB_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2402 { /* FSI_CONTROL_FIREWALL_FSI_MISC_BOOT_CFG_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2403 { /* FSI_CONTROL_FIREWALL_FSI_MISC_BOOT_CFG_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2404 { /* FSI_CONTROL_FIREWALL_FSI_MISC_BOOT_CFG_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2405 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CHSM_CPU_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2406 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CHSM_CPU_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2407 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CHSM_CPU_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2408 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2409 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2410 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2411 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2412 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x12000000>;
        };

        reg@2413 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2414 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2415 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x14000000>;
        };

        reg@2416 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2417 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2418 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x18000000>;
        };

        reg@2419 { /* FSI_CONTROL_FIREWALL_FSI_MISC_CPU_3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2420 { /* FSI_CONTROL_FIREWALL_FSI_MISC_DRAM_CARVEOUT_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000001>;
        };

        reg@2421 { /* FSI_CONTROL_FIREWALL_FSI_MISC_DRAM_CARVEOUT_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000001>;
        };

        reg@2422 { /* FSI_CONTROL_FIREWALL_FSI_MISC_DRAM_CARVEOUT_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2423 { /* FSI_CONTROL_FIREWALL_FSI_MISC_GEN_CFG_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2424 { /* FSI_CONTROL_FIREWALL_FSI_MISC_GEN_CFG_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2425 { /* FSI_CONTROL_FIREWALL_FSI_MISC_GEN_CFG_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2426 { /* FSI_CONTROL_FIREWALL_FSI_MISC_ISOLATION_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2427 { /* FSI_CONTROL_FIREWALL_FSI_MISC_ISOLATION_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2428 { /* FSI_CONTROL_FIREWALL_FSI_MISC_ISOLATION_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2429 { /* FSI_CONTROL_FIREWALL_FSI_MISC_LOW_PWR_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2430 { /* FSI_CONTROL_FIREWALL_FSI_MISC_LOW_PWR_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@2431 { /* FSI_CONTROL_FIREWALL_FSI_MISC_LOW_PWR_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2432 { /* FSI_CONTROL_FIREWALL_FSI_MISC_SEC_CFG_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2433 { /* FSI_CONTROL_FIREWALL_FSI_MISC_SEC_CFG_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2434 { /* FSI_CONTROL_FIREWALL_FSI_MISC_SEC_CFG_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2435 { /* FSI_CONTROL_FIREWALL_FSI_MISC_SRAM_CTL_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2436 { /* FSI_CONTROL_FIREWALL_FSI_MISC_SRAM_CTL_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2437 { /* FSI_CONTROL_FIREWALL_FSI_MISC_SRAM_CTL_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2438 { /* FSI_CONTROL_FIREWALL_FSI_MN_CBB_I_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2439 { /* FSI_CONTROL_FIREWALL_FSI_MN_CBB_I_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2440 { /* FSI_CONTROL_FIREWALL_FSI_MN_CBB_I_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2441 { /* FSI_CONTROL_FIREWALL_FSI_MN_CHSM_CPU_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2442 { /* FSI_CONTROL_FIREWALL_FSI_MN_CHSM_CPU_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2443 { /* FSI_CONTROL_FIREWALL_FSI_MN_CHSM_CPU_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2444 { /* FSI_CONTROL_FIREWALL_FSI_MN_CHSM_CPU_P_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2445 { /* FSI_CONTROL_FIREWALL_FSI_MN_CHSM_CPU_P_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2446 { /* FSI_CONTROL_FIREWALL_FSI_MN_CHSM_CPU_P_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2447 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU0_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2448 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU0_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2449 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU0_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2450 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU0_P_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2451 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU0_P_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2452 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU0_P_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2453 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU1_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2454 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU1_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2455 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU1_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2456 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU1_P_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2457 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU1_P_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2458 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU1_P_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2459 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU2_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2460 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU2_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2461 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU2_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2462 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU2_P_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2463 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU2_P_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2464 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU2_P_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2465 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU3_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2466 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU3_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2467 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU3_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2468 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU3_P_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2469 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU3_P_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2470 { /* FSI_CONTROL_FIREWALL_FSI_MN_CPU3_P_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2471 { /* FSI_CONTROL_FIREWALL_FSI_MN_DMA_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2472 { /* FSI_CONTROL_FIREWALL_FSI_MN_DMA_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2473 { /* FSI_CONTROL_FIREWALL_FSI_MN_DMA_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2474 { /* FSI_CONTROL_FIREWALL_FSI_MN_DMA_P_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2475 { /* FSI_CONTROL_FIREWALL_FSI_MN_DMA_P_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2476 { /* FSI_CONTROL_FIREWALL_FSI_MN_DMA_P_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2477 { /* FSI_CONTROL_FIREWALL_FSI_MN_SE_M_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2478 { /* FSI_CONTROL_FIREWALL_FSI_MN_SE_M_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2479 { /* FSI_CONTROL_FIREWALL_FSI_MN_SE_M_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2480 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2481 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x01000000>;
        };

        reg@2482 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2483 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2484 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x01000000>;
        };

        reg@2485 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2486 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2487 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x01000000>;
        };

        reg@2488 { /* FSI_CONTROL_FIREWALL_FSI_PADCTL_A2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2489 { /* FSI_CONTROL_FIREWALL_FSI_PM_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000001>;
        };

        reg@2490 { /* FSI_CONTROL_FIREWALL_FSI_PM_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000001>;
        };

        reg@2491 { /* FSI_CONTROL_FIREWALL_FSI_PM_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2492 { /* FSI_CONTROL_FIREWALL_FSI_POD_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2493 { /* FSI_CONTROL_FIREWALL_FSI_POD_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2494 { /* FSI_CONTROL_FIREWALL_FSI_POD_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2495 { /* FSI_CONTROL_FIREWALL_FSI_SCPM0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2496 { /* FSI_CONTROL_FIREWALL_FSI_SCPM0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2497 { /* FSI_CONTROL_FIREWALL_FSI_SCPM0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2498 { /* FSI_CONTROL_FIREWALL_FSI_SCPM1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2499 { /* FSI_CONTROL_FIREWALL_FSI_SCPM1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2500 { /* FSI_CONTROL_FIREWALL_FSI_SCPM1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2501 { /* FSI_CONTROL_FIREWALL_FSI_SE_PKA_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2502 { /* FSI_CONTROL_FIREWALL_FSI_SE_PKA_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2503 { /* FSI_CONTROL_FIREWALL_FSI_SE_PKA_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2504 { /* FSI_CONTROL_FIREWALL_FSI_SE_RNG_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2505 { /* FSI_CONTROL_FIREWALL_FSI_SE_RNG_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2506 { /* FSI_CONTROL_FIREWALL_FSI_SE_RNG_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2507 { /* FSI_CONTROL_FIREWALL_FSI_SE_SAP_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10060000>;
        };

        reg@2508 { /* FSI_CONTROL_FIREWALL_FSI_SE_SAP_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10060000>;
        };

        reg@2509 { /* FSI_CONTROL_FIREWALL_FSI_SE_SAP_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2510 { /* FSI_CONTROL_FIREWALL_FSI_SE_SFTY_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2511 { /* FSI_CONTROL_FIREWALL_FSI_SE_SFTY_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2512 { /* FSI_CONTROL_FIREWALL_FSI_SE_SFTY_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2513 { /* FSI_CONTROL_FIREWALL_FSI_SN_AXI2APB_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2514 { /* FSI_CONTROL_FIREWALL_FSI_SN_AXI2APB_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2515 { /* FSI_CONTROL_FIREWALL_FSI_SN_AXI2APB_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2516 { /* FSI_CONTROL_FIREWALL_FSI_SN_CBB_T_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2517 { /* FSI_CONTROL_FIREWALL_FSI_SN_CBB_T_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2518 { /* FSI_CONTROL_FIREWALL_FSI_SN_CBB_T_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2519 { /* FSI_CONTROL_FIREWALL_FSI_SN_CHSM_CPU_T_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2520 { /* FSI_CONTROL_FIREWALL_FSI_SN_CHSM_CPU_T_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2521 { /* FSI_CONTROL_FIREWALL_FSI_SN_CHSM_CPU_T_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2522 { /* FSI_CONTROL_FIREWALL_FSI_SN_CPU_AXIS_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2523 { /* FSI_CONTROL_FIREWALL_FSI_SN_CPU_AXIS_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2524 { /* FSI_CONTROL_FIREWALL_FSI_SN_CPU_AXIS_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2525 { /* FSI_CONTROL_FIREWALL_FSI_SN_DBB_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2526 { /* FSI_CONTROL_FIREWALL_FSI_SN_DBB_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2527 { /* FSI_CONTROL_FIREWALL_FSI_SN_DBB_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2528 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2529 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2530 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2531 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2532 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2533 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2534 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2535 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2536 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2537 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2538 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2539 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2540 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM4_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2541 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM4_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2542 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM4_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2543 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM5_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2544 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM5_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2545 { /* FSI_CONTROL_FIREWALL_FSI_SN_SRAM5_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2546 { /* FSI_CONTROL_FIREWALL_FSI_SPI0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2547 { /* FSI_CONTROL_FIREWALL_FSI_SPI0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x0f000000>;
        };

        reg@2548 { /* FSI_CONTROL_FIREWALL_FSI_SPI0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2549 { /* FSI_CONTROL_FIREWALL_FSI_THERM_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2550 { /* FSI_CONTROL_FIREWALL_FSI_THERM_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2551 { /* FSI_CONTROL_FIREWALL_FSI_THERM_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2552 { /* FSI_CONTROL_FIREWALL_FSI_TKE_SHARED_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2553 { /* FSI_CONTROL_FIREWALL_FSI_TKE_SHARED_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2554 { /* FSI_CONTROL_FIREWALL_FSI_TKE_SHARED_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2555 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2556 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2557 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2558 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2559 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2560 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2561 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2562 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2563 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2564 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2565 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2566 { /* FSI_CONTROL_FIREWALL_FSI_TKE_TMR_3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2567 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2568 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x01000000>;
        };

        reg@2569 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2570 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2571 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x02000000>;
        };

        reg@2572 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2573 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2574 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x04000000>;
        };

        reg@2575 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2576 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_3_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2577 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_3_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x08000000>;
        };

        reg@2578 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_3_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2579 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_4_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2580 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_4_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10000000>;
        };

        reg@2581 { /* FSI_CONTROL_FIREWALL_FSI_TKE_WDT_4_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };

        reg@2582 { /* FSI_CONTROL_FIREWALL_FSI_TSC_IMPL_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2583 { /* FSI_CONTROL_FIREWALL_FSI_TSC_IMPL_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2584 { /* FSI_CONTROL_FIREWALL_FSI_TSC_IMPL_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2585 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2586 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2587 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2588 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR1_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2589 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR1_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2590 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR1_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2591 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR2_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2592 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR2_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2593 { /* FSI_CONTROL_FIREWALL_FSI_TSC_SYSCTR2_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2594 { /* FSI_CONTROL_FIREWALL_FSI_TSCUS_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2595 { /* FSI_CONTROL_FIREWALL_FSI_TSCUS_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x11000000>;
        };

        reg@2596 { /* FSI_CONTROL_FIREWALL_FSI_TSCUS_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0003001c>;
        };

        reg@2597 { /* FSI_CONTROL_FIREWALL_FSI_UART0_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2598 { /* FSI_CONTROL_FIREWALL_FSI_UART0_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x1f000000>;
        };

        reg@2599 { /* FSI_CONTROL_FIREWALL_FSI_UART0_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };
        reg@3224 { /* CBB_CENTRAL_CBB_FIREWALL_CBB_MN_FSI_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000003>;
        };

        reg@3225 { /* CBB_CENTRAL_CBB_FIREWALL_CBB_MN_FSI_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000003>;
        };

        reg@3226 { /* CBB_CENTRAL_CBB_FIREWALL_CBB_MN_FSI_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };
        reg@3362 { /* CBB_CENTRAL_CBB_FIREWALL_CBB_SN_FSI_SLAVE_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000003>;
        };

        reg@3363 { /* CBB_CENTRAL_CBB_FIREWALL_CBB_SN_FSI_SLAVE_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000003>;
        };

        reg@3364 { /* CBB_CENTRAL_CBB_FIREWALL_CBB_SN_FSI_SLAVE_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };
       reg@3443 { /* CBB_CENTRAL_CBB_FIREWALL_CSITE_FSI_BLF, READ_CTL */
            exclusion-info = <0>;
            value = <0x10100408>;
        };

        reg@3444 { /* CBB_CENTRAL_CBB_FIREWALL_CSITE_FSI_BLF, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x10100408>;
        };

        reg@3445 { /* CBB_CENTRAL_CBB_FIREWALL_CSITE_FSI_BLF, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80030000>;
        };
        /* ARF Section */
        reg@5837 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5838 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5839 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5840 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5841 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5842 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@5843 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5844 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5845 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5846 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5847 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5848 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@5849 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5850 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5851 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5852 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5853 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5854 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@5855 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5856 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5857 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5858 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5859 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5860 { /* FSI_FABRIC, FSI_CHSM_CPU_T_FIREWALL_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@5861 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5862 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5863 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5864 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5865 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5866 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5867 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5868 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5869 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5870 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5871 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5872 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5873 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5874 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5875 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5876 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5877 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5878 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5879 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5880 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5881 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5882 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5883 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5884 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5885 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_4, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5886 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_4, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5887 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_4, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5888 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_4, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5889 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_4, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5890 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_4, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5891 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_5, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5892 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_5, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5893 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_5, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5894 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_5, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5895 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_5, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5896 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_5, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5897 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_6, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5898 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_6, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5899 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_6, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5900 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_6, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5901 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_6, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5902 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_6, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5903 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_7, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5904 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_7, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5905 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_7, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5906 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_7, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5907 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_7, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5908 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_7, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5909 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_8, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5910 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_8, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5911 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_8, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5912 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_8, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5913 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_8, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5914 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_8, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5915 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_9, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5916 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_9, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5917 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_9, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5918 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_9, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5919 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_9, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5920 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_9, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5921 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_10, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5922 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_10, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5923 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_10, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5924 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_10, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5925 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_10, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5926 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_10, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5927 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_11, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5928 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_11, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5929 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_11, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5930 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_11, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5931 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_11, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5932 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_11, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5933 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_12, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5934 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_12, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5935 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_12, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5936 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_12, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5937 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_12, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5938 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_12, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5939 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_13, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5940 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_13, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5941 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_13, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5942 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_13, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5943 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_13, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5944 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_13, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5945 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_14, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5946 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_14, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5947 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_14, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5948 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_14, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5949 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_14, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5950 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_14, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5951 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_15, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5952 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_15, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5953 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_15, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5954 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_15, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5955 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_15, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5956 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_15, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5957 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_16, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5958 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_16, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5959 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_16, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5960 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_16, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5961 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_16, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5962 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_16, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5963 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_17, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5964 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_17, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5965 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_17, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5966 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_17, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5967 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_17, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5968 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_17, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5969 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_18, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5970 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_18, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5971 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_18, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5972 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_18, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5973 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_18, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5974 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_18, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5975 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_19, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5976 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_19, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5977 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_19, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5978 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_19, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5979 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_19, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5980 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_19, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5981 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_20, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5982 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_20, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5983 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_20, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5984 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_20, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5985 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_20, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5986 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_20, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5987 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_21, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5988 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_21, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5989 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_21, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5990 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_21, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5991 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_21, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5992 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_21, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5993 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_22, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5994 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_22, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5995 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_22, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5996 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_22, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5997 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_22, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@5998 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_22, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@5999 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_23, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6000 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_23, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6001 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_23, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6002 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_23, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6003 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_23, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6004 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_23, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6005 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_24, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6006 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_24, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6007 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_24, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6008 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_24, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6009 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_24, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6010 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_24, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6011 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_25, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6012 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_25, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6013 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_25, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6014 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_25, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6015 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_25, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6016 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_25, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6017 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_26, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6018 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_26, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6019 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_26, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6020 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_26, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6021 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_26, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6022 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_26, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6023 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_27, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6024 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_27, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6025 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_27, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6026 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_27, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6027 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_27, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6028 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_27, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6029 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_28, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6030 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_28, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6031 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_28, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6032 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_28, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6033 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_28, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6034 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_28, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6035 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_29, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6036 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_29, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6037 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_29, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6038 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_29, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6039 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_29, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6040 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_29, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6041 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_30, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6042 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_30, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6043 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_30, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6044 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_30, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6045 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_30, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6046 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_30, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6047 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_31, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6048 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_31, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6049 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_31, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6050 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_31, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6051 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_31, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6052 { /* FSI_FABRIC, FSI_CONTROL_FIREWALL_ARF_31, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x80000000>;
        };

        reg@6053 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6054 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6055 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6056 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6057 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6058 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6059 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6060 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6061 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6062 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6063 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6064 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6065 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6066 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6067 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6068 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6069 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6070 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6071 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6072 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6073 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6074 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6075 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6076 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6077 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_4, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6078 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_4, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6079 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_4, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6080 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_4, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6081 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_4, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6082 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_4, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6083 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_5, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6084 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_5, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6085 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_5, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6086 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_5, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6087 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_5, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6088 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_5, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6089 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_6, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6090 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_6, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6091 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_6, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6092 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_6, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6093 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_6, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6094 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_6, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6095 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_7, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6096 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_7, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6097 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_7, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6098 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_7, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6099 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_7, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6100 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_7, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6101 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_8, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6102 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_8, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6103 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_8, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6104 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_8, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6105 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_8, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6106 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_8, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6107 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_9, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6108 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_9, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6109 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_9, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6110 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_9, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6111 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_9, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6112 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_9, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6113 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_10, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6114 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_10, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6115 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_10, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6116 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_10, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6117 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_10, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6118 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_10, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6119 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_11, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6120 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_11, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6121 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_11, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6122 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_11, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6123 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_11, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6124 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_11, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6125 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_12, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6126 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_12, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6127 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_12, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6128 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_12, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6129 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_12, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6130 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_12, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6131 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_13, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6132 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_13, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6133 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_13, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6134 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_13, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6135 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_13, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6136 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_13, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6137 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_14, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6138 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_14, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6139 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_14, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6140 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_14, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6141 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_14, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6142 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_14, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6143 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_15, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6144 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_15, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6145 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_15, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6146 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_15, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6147 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_15, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6148 { /* FSI_FABRIC, FSI_CPU_AXIS_FIREWALL_ARF_15, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6149 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6150 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6151 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6152 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6153 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6154 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6155 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6156 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6157 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6158 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6159 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6160 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6161 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6162 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6163 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6164 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6165 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6166 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6167 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6168 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6169 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6170 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6171 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6172 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6173 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_4, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6174 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_4, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6175 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_4, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6176 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_4, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6177 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_4, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6178 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_4, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6179 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_5, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6180 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_5, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6181 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_5, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6182 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_5, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6183 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_5, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6184 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_5, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6185 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_6, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6186 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_6, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6187 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_6, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6188 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_6, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6189 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_6, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6190 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_6, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6191 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_7, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6192 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_7, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6193 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_7, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6194 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_7, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6195 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_7, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6196 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_7, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6197 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_8, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6198 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_8, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6199 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_8, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6200 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_8, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6201 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_8, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6202 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_8, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6203 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_9, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6204 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_9, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6205 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_9, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6206 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_9, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6207 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_9, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6208 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_9, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6209 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_10, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6210 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_10, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6211 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_10, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6212 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_10, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6213 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_10, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6214 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_10, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6215 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_11, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6216 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_11, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6217 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_11, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6218 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_11, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6219 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_11, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6220 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_11, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6221 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_12, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6222 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_12, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6223 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_12, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6224 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_12, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6225 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_12, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6226 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_12, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6227 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_13, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6228 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_13, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6229 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_13, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6230 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_13, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6231 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_13, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6232 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_13, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6233 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_14, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6234 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_14, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6235 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_14, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6236 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_14, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6237 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_14, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6238 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_14, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6239 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_15, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6240 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_15, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6241 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_15, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6242 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_15, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6243 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_15, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6244 { /* FSI_FABRIC, FSI_DBB_FIREWALL_ARF_15, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6245 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6246 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6247 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6248 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6249 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6250 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6251 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6252 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6253 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6254 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6255 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6256 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6257 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6258 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6259 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6260 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6261 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6262 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6263 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6264 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6265 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6266 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6267 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6268 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6269 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_4, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6270 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_4, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6271 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_4, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6272 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_4, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6273 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_4, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6274 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_4, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6275 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_5, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6276 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_5, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6277 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_5, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6278 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_5, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6279 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_5, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6280 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_5, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6281 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_6, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6282 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_6, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6283 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_6, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6284 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_6, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6285 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_6, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6286 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_6, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6287 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_7, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6288 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_7, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6289 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_7, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6290 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_7, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6291 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_7, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6292 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_7, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6293 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_8, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6294 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_8, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6295 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_8, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6296 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_8, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6297 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_8, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6298 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_8, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6299 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_9, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6300 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_9, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6301 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_9, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6302 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_9, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6303 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_9, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6304 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_9, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6305 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_10, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6306 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_10, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6307 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_10, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6308 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_10, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6309 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_10, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6310 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_10, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6311 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_11, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6312 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_11, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6313 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_11, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6314 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_11, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6315 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_11, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6316 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_11, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6317 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_12, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6318 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_12, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6319 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_12, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6320 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_12, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6321 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_12, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6322 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_12, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6323 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_13, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6324 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_13, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6325 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_13, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6326 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_13, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6327 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_13, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6328 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_13, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6329 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_14, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6330 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_14, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6331 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_14, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6332 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_14, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6333 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_14, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6334 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_14, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6335 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_15, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6336 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_15, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6337 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_15, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6338 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_15, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6339 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_15, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6340 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_0_ARF_15, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6341 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6342 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6343 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6344 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6345 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6346 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6347 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6348 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6349 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6350 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6351 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6352 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6353 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6354 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6355 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6356 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6357 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6358 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6359 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6360 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6361 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6362 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6363 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6364 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6365 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_4, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6366 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_4, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6367 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_4, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6368 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_4, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6369 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_4, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6370 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_4, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6371 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_5, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6372 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_5, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6373 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_5, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6374 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_5, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6375 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_5, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6376 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_5, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6377 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_6, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6378 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_6, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6379 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_6, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6380 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_6, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6381 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_6, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6382 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_6, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6383 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_7, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6384 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_7, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6385 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_7, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6386 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_7, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6387 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_7, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6388 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_7, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6389 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_8, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6390 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_8, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6391 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_8, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6392 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_8, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6393 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_8, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6394 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_8, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6395 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_9, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6396 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_9, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6397 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_9, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6398 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_9, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6399 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_9, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6400 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_9, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6401 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_10, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6402 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_10, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6403 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_10, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6404 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_10, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6405 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_10, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6406 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_10, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6407 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_11, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6408 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_11, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6409 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_11, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6410 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_11, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6411 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_11, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6412 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_11, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6413 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_12, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6414 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_12, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6415 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_12, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6416 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_12, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6417 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_12, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6418 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_12, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6419 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_13, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6420 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_13, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6421 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_13, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6422 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_13, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6423 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_13, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6424 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_13, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6425 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_14, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6426 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_14, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6427 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_14, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6428 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_14, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6429 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_14, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6430 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_14, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6431 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_15, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6432 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_15, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6433 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_15, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6434 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_15, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6435 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_15, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6436 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_1_ARF_15, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6437 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_0, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6438 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_0, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6439 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_0, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6440 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_0, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6441 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_0, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6442 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_0, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6443 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_1, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6444 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_1, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6445 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_1, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6446 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_1, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6447 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_1, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6448 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_1, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6449 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_2, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6450 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_2, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6451 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_2, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6452 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_2, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6453 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_2, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6454 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_2, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6455 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_3, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6456 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_3, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6457 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_3, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6458 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_3, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6459 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_3, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6460 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_3, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6461 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_4, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6462 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_4, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6463 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_4, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6464 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_4, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6465 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_4, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6466 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_4, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6467 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_5, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6468 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_5, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6469 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_5, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6470 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_5, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6471 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_5, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6472 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_5, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6473 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_6, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6474 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_6, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6475 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_6, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6476 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_6, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6477 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_6, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6478 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_6, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6479 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_7, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6480 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_7, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6481 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_7, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6482 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_7, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6483 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_7, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6484 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_7, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6485 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_8, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6486 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_8, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6487 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_8, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6488 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_8, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6489 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_8, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6490 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_8, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6491 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_9, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6492 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_9, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6493 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_9, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6494 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_9, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6495 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_9, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6496 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_9, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6497 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_10, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6498 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_10, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6499 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_10, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6500 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_10, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6501 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_10, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6502 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_10, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6503 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_11, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6504 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_11, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6505 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_11, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6506 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_11, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6507 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_11, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6508 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_11, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6509 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_12, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6510 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_12, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6511 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_12, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6512 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_12, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6513 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_12, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6514 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_12, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6515 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_13, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6516 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_13, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6517 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_13, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6518 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_13, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6519 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_13, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6520 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_13, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6521 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_14, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6522 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_14, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6523 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_14, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6524 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_14, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6525 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_14, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6526 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_14, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };

        reg@6527 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_15, ARF_SIZE */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6528 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_15, ADDR_LOW */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6529 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_15, ADDR_HIGH */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6530 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_15, READ_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6531 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_15, WRITE_CTL */
            exclusion-info = <0>;
            value = <0x00000000>;
        };

        reg@6532 { /* FSI_FABRIC, FSI_SRAM_FIREWALL_2_ARF_15, CTL_SETTING */
            exclusion-info = <0>;
            value = <0x0000001c>;
        };
    };
};
