/*

Copyright (c) 2008 Mars Semiconductor Corp.

Module Name:

	stmreg.h

Abstract:

   	The registers of Static Memory or NOR gate flash controller.

Environment:

    	ARM RealView Developer Suite

Revision History:

	2006/11/17	Lori Chen	Create

*/

#ifndef __STM_REG_H__
#define __STM_REG_H__


/* SYS_CTL0 */
#define SYS_CTL0_STM_CK_EN              0x00000200


/* StmTimeCtrl */
#define STM_TIMECTRL_TACC		0x0000000F
#define STM_TIMECTRL_TACCH		0x0000000F
#define STM_TIMECTRL_TWP		0x0000000F
#define STM_TIMECTRL_TWPH		0x0000000F

/* StmCmd */
#define STM_CMD_RESET		0x000000F0

//Word Mode
#define STM_CMD_UNLOCK_1ST_ADDR_WORD		0x00000555
#define STM_CMD_UNLOCK_2ND_ADDR_WORD		0x000002AA

#define STM_CMD_UNLOCK_1ST_DATA_WORD		0x000000AA
#define STM_CMD_UNLOCK_2ND_DATA_WORD		0x00000055

#define STM_CMD_CHIPERASE_3RD_ADDR_WORD		0x00000555
#define STM_CMD_CHIPERASE_3RD_DATA_WORD		0x00000080

#define STM_CMD_CHIPERASE_6TH_ADDR_WORD		0x00000555
#define STM_CMD_CHIPERASE_6TH_DATA_WORD		0x00000010

#define STM_CMD_SECTORERASE_3RD_ADDR_WORD		0x00000555
#define STM_CMD_SECTORERASE_3RD_DATA_WORD		0x00000080
#define STM_CMD_SECTORERASE_6TH_DATA_WORD		0x00000030

#define STM_CMD_READ_ID_3RD_ADDR_WORD		0x00000555
#define STM_CMD_READ_ID_3RD_DATA_WORD		0x00000090

#define STM_CMD_PROGRAM_3RD_ADDR_WORD		0x00000555
#define STM_CMD_PROGRAM_3RD_DATA_WORD		0x000000A0









//Byte Mode
#define STM_CMD_UNLOCK_1ST_ADDR_BYTE		0x00000AAA
#define STM_CMD_UNLOCK_2ND_ADDR_BYTE		0x00000555

#define STM_CMD_UNLOCK_1ST_DATA_BYTE		0x000000AA
#define STM_CMD_UNLOCK_2ND_DATA_BYTE		0x00000055



#define STM_CMD_CHIPERASE_3RD_ADDR_BYTE		0x00000AAA
#define STM_CMD_CHIPERASE_3RD_DATA_BYTE		0x00000080
#define STM_CMD_CHIPERASE_6TH_ADDR_BYTE		0x00000AAA
#define STM_CMD_CHIPERASE_6TH_DATA_BYTE		0x00000010

#define STM_CMD_SECTORERASE_3RD_ADDR_BYTE		0x00000AAA
#define STM_CMD_SECTORERASE_3RD_DATA_BYTE		0x00000080
#define STM_CMD_SECTORERASE_6TH_DATA_BYTE		0x00000050

#define STM_CMD_BLOCKERASE_3RD_DATA_BYTE		0x00000080
#define STM_CMD_BLOCKERASE_6TH_DATA_BYTE		0x00000030

#define STM_CMD_READ_ID_3RD_ADDR_BYTE		0x00000AAA
#define STM_CMD_READ_ID_3RD_DATA_BYTE		0x00000090

#define STM_CMD_PROGRAM_3RD_ADDR_BYTE		0x00000AAA
#define STM_CMD_PROGRAM_3RD_DATA_BYTE		0x000000A0

#define STM_BLOCK_LENGTH    0x10000
#define STM_SECTOR_LENGTH    0x1000



/* SmcAddr */

/* SmcStat */

/* SmcData */


/* SmcRedun0 */
/* SmcRedun1 */
/* SmcRedun2 */
/* SmcRedun3 */

/* SmcEcc1 */
/* SmcEcc2 */

#endif
