{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 17:48:26 2011 " "Info: Processing started: Wed Mar 02 17:48:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KeyBoard -c KeyBoard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KeyBoard -c KeyBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frequency-Frequency_arch " "Info: Found design unit 1: Frequency-Frequency_arch" {  } { { "Frequency.vhd" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/Frequency.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Frequency " "Info: Found entity 1: Frequency" {  } { { "Frequency.vhd" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/Frequency.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key44.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key44.v" { { "Info" "ISGN_ENTITY_NAME" "1 key44 " "Info: Found entity 1: key44" {  } { { "key44.v" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/key44.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED8-LED8_arch " "Info: Found design unit 1: LED8-LED8_arch" {  } { { "LED8.vhd" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/LED8.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED8 " "Info: Found entity 1: LED8" {  } { { "LED8.vhd" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/LED8.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBoard " "Info: Found entity 1: KeyBoard" {  } { { "KeyBoard.bdf" "" { Schematic "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/KeyBoard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "KeyBoard " "Info: Elaborating entity \"KeyBoard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key44 key44:inst1 " "Info: Elaborating entity \"key44\" for hierarchy \"key44:inst1\"" {  } { { "KeyBoard.bdf" "inst1" { Schematic "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/KeyBoard.bdf" { { 256 200 344 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key44.v(57) " "Warning (10230): Verilog HDL assignment warning at key44.v(57): truncated value with size 32 to match size of target (5)" {  } { { "key44.v" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/key44.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key44.v(84) " "Warning (10230): Verilog HDL assignment warning at key44.v(84): truncated value with size 32 to match size of target (4)" {  } { { "key44.v" "" { Text "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/key44.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency Frequency:inst " "Info: Elaborating entity \"Frequency\" for hierarchy \"Frequency:inst\"" {  } { { "KeyBoard.bdf" "inst" { Schematic "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/KeyBoard.bdf" { { 40 200 352 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED8 LED8:inst2 " "Info: Elaborating entity \"LED8\" for hierarchy \"LED8:inst2\"" {  } { { "KeyBoard.bdf" "inst2" { Schematic "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/KeyBoard.bdf" { { 144 552 736 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] VCC " "Warning (13410): Pin \"LED\[7\]\" is stuck at VCC" {  } { { "KeyBoard.bdf" "" { Schematic "E:/Program_CD/CD/CD_FPGA/data/Program/EX-EP3C40/VHDL/KeyBoard/KeyBoard.bdf" { { 184 800 976 200 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Info: Implemented 91 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 17:48:32 2011 " "Info: Processing ended: Wed Mar 02 17:48:32 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
