<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://118.25.122.94:8080/"/>
  <updated>2019-07-03T01:49:42.707Z</updated>
  <id>http://118.25.122.94:8080/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>不同的TBTOP如何merge底下的同一个DUT？</title>
    <link href="http://118.25.122.94:8080/2019/07/03/%E4%B8%8D%E5%90%8C%E7%9A%84TBTOP%E5%A6%82%E4%BD%95merge%E5%BA%95%E4%B8%8B%E7%9A%84%E5%90%8C%E4%B8%80%E4%B8%AADUT%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/07/03/不同的TBTOP如何merge底下的同一个DUT？/</id>
    <published>2019-07-03T01:30:30.000Z</published>
    <updated>2019-07-03T01:49:42.707Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;经常有一些小年轻还有资深设计人员问我这个问题，那就写这篇文章给RTLer的&quot;&gt;&lt;a href=&quot;#经常有一些小年轻还有资深设计人员问我这个问题，那就写这篇文章给RTLer的&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
  </entry>
  
  <entry>
    <title>懒人就用DIC吧</title>
    <link href="http://118.25.122.94:8080/2019/06/27/%E6%87%92%E4%BA%BA%E5%B0%B1%E7%94%A8DIC%E5%90%A7/"/>
    <id>http://118.25.122.94:8080/2019/06/27/懒人就用DIC吧/</id>
    <published>2019-06-27T07:07:25.000Z</published>
    <updated>2019-06-27T07:23:27.531Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;PLI、DPI太烦人，那就用DIC吧&quot;&gt;&lt;a href=&quot;#PLI、DPI太烦人，那就用DIC吧&quot; class=&quot;headerlink&quot; title=&quot;PLI、DPI太烦人，那就用DIC吧~&quot;&gt;&lt;/a&gt;PLI、DPI太烦人，那就用DIC吧~&lt;/h4&gt;&lt;p&gt;PLI
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>懒人编写AOP代替OOP测试用例</title>
    <link href="http://118.25.122.94:8080/2019/06/20/%E6%87%92%E4%BA%BA%E7%BC%96%E5%86%99AOP%E4%BB%A3%E6%9B%BFOOP%E6%B5%8B%E8%AF%95%E7%94%A8%E4%BE%8B/"/>
    <id>http://118.25.122.94:8080/2019/06/20/懒人编写AOP代替OOP测试用例/</id>
    <published>2019-06-20T09:38:55.000Z</published>
    <updated>2019-06-20T15:00:12.761Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;AOP-vs-OOP&quot;&gt;&lt;a href=&quot;#AOP-vs-OOP&quot; class=&quot;headerlink&quot; title=&quot;AOP vs OOP&quot;&gt;&lt;/a&gt;AOP vs
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>VCS运行错误后保持ucli进行后续诊断~</title>
    <link href="http://118.25.122.94:8080/2019/06/19/VCS%E8%BF%90%E8%A1%8C%E9%94%99%E8%AF%AF%E5%90%8E%E4%BF%9D%E6%8C%81ucli%E8%BF%9B%E8%A1%8C%E5%90%8E%E7%BB%AD%E8%AF%8A%E6%96%AD/"/>
    <id>http://118.25.122.94:8080/2019/06/19/VCS运行错误后保持ucli进行后续诊断/</id>
    <published>2019-06-19T02:41:32.000Z</published>
    <updated>2019-06-19T03:15:05.483Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;VCS主要说明&quot;&gt;&lt;a href=&quot;#VCS主要说明&quot; class=&quot;headerlink&quot; title=&quot;VCS主要说明&quot;&gt;&lt;/a&gt;VCS主要说明&lt;/h4&gt;&lt;p&gt;VCS allows you to debug an unexpected error
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>simv返回值大有用处</title>
    <link href="http://118.25.122.94:8080/2019/06/19/simv%E8%BF%94%E5%9B%9E%E5%80%BC%E5%A4%A7%E6%9C%89%E7%94%A8%E5%A4%84/"/>
    <id>http://118.25.122.94:8080/2019/06/19/simv返回值大有用处/</id>
    <published>2019-06-19T01:40:55.000Z</published>
    <updated>2019-06-19T01:49:52.507Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;VCS-MX说明如下&quot;&gt;&lt;a href=&quot;#VCS-MX说明如下&quot; class=&quot;headerlink&quot; title=&quot;VCS-MX说明如下&quot;&gt;&lt;/a&gt;VCS-MX说明如下&lt;/h3&gt;&lt;p&gt;Simulation executable generated by
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>UVM工厂实例覆盖</title>
    <link href="http://118.25.122.94:8080/2019/06/18/UVM%E5%B7%A5%E5%8E%82%E5%AE%9E%E4%BE%8B%E8%A6%86%E7%9B%96/"/>
    <id>http://118.25.122.94:8080/2019/06/18/UVM工厂实例覆盖/</id>
    <published>2019-06-18T07:24:27.000Z</published>
    <updated>2019-06-18T07:32:34.684Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>UVM工厂类覆盖</title>
    <link href="http://118.25.122.94:8080/2019/06/18/UVM%E5%B7%A5%E5%8E%82%E7%B1%BB%E8%A6%86%E7%9B%96/"/>
    <id>http://118.25.122.94:8080/2019/06/18/UVM工厂类覆盖/</id>
    <published>2019-06-18T06:59:33.000Z</published>
    <updated>2019-06-18T07:23:36.193Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;UVM工厂类覆盖&quot;&gt;&lt;a href=&quot;#UVM工厂类覆盖&quot; class=&quot;headerlink&quot; title=&quot;UVM工厂类覆盖&quot;&gt;&lt;/a&gt;UVM工厂类覆盖&lt;/h3&gt;&lt;p&gt;When working with UVM, the phrase “you gotta
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Constraints 的混入模式</title>
    <link href="http://118.25.122.94:8080/2019/06/17/Constraints-%E7%9A%84%E6%B7%B7%E5%85%A5%E6%A8%A1%E5%BC%8F/"/>
    <id>http://118.25.122.94:8080/2019/06/17/Constraints-的混入模式/</id>
    <published>2019-06-17T08:04:27.000Z</published>
    <updated>2019-06-17T08:05:45.083Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Coverage的可扩展性设计</title>
    <link href="http://118.25.122.94:8080/2019/06/17/Coverage%E7%9A%84%E5%8F%AF%E6%89%A9%E5%B1%95%E6%80%A7%E8%AE%BE%E8%AE%A1/"/>
    <id>http://118.25.122.94:8080/2019/06/17/Coverage的可扩展性设计/</id>
    <published>2019-06-17T05:38:34.000Z</published>
    <updated>2019-06-17T08:11:09.274Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SV反射功能</title>
    <link href="http://118.25.122.94:8080/2019/06/17/SV%E5%8F%8D%E5%B0%84%E5%8A%9F%E8%83%BD/"/>
    <id>http://118.25.122.94:8080/2019/06/17/SV反射功能/</id>
    <published>2019-06-17T02:18:48.000Z</published>
    <updated>2019-06-17T02:27:22.618Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>CrossXXXType使用方法</title>
    <link href="http://118.25.122.94:8080/2019/06/14/CrossXXXType%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95/"/>
    <id>http://118.25.122.94:8080/2019/06/14/CrossXXXType使用方法/</id>
    <published>2019-06-14T09:31:07.000Z</published>
    <updated>2019-06-14T09:34:11.782Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>If-and-only-if约束</title>
    <link href="http://118.25.122.94:8080/2019/06/14/If-and-only-if%E7%BA%A6%E6%9D%9F/"/>
    <id>http://118.25.122.94:8080/2019/06/14/If-and-only-if约束/</id>
    <published>2019-06-14T05:56:45.000Z</published>
    <updated>2019-06-14T06:18:31.110Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;figure class=&quot;hljs highlight verilog&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td class=&quot;gutter&quot;&gt;&lt;pre&gt;&lt;span class=&quot;line&quot;&gt;1&lt;/span&gt;&lt;br&gt;&lt;span
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>在UVM TEST中控制断言</title>
    <link href="http://118.25.122.94:8080/2019/06/14/%E5%9C%A8UVM-TEST%E4%B8%AD%E6%8E%A7%E5%88%B6%E6%96%AD%E8%A8%80/"/>
    <id>http://118.25.122.94:8080/2019/06/14/在UVM-TEST中控制断言/</id>
    <published>2019-06-14T03:26:35.000Z</published>
    <updated>2019-06-14T03:27:29.232Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Testbench中的断言使用</title>
    <link href="http://118.25.122.94:8080/2019/06/14/Testbench%E4%B8%AD%E7%9A%84%E6%96%AD%E8%A8%80%E4%BD%BF%E7%94%A8/"/>
    <id>http://118.25.122.94:8080/2019/06/14/Testbench中的断言使用/</id>
    <published>2019-06-14T02:30:16.000Z</published>
    <updated>2019-06-14T02:31:21.361Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;Testbench中的断言使用&quot;&gt;&lt;a href=&quot;#Testbench中的断言使用&quot; class=&quot;headerlink&quot; title=&quot;Testbench中的断言使用&quot;&gt;&lt;/a&gt;Testbench中的断言使用&lt;/h3&gt;&lt;p&gt;Developing
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Constraints和Covergroups保持同步</title>
    <link href="http://118.25.122.94:8080/2019/06/13/Constraints%E5%92%8CCovergroups%E4%BF%9D%E6%8C%81%E5%90%8C%E6%AD%A5/"/>
    <id>http://118.25.122.94:8080/2019/06/13/Constraints和Covergroups保持同步/</id>
    <published>2019-06-13T02:25:06.000Z</published>
    <updated>2019-06-13T02:26:02.464Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>由上到下约束Sequence item</title>
    <link href="http://118.25.122.94:8080/2019/06/12/%E7%94%B1%E4%B8%8A%E5%88%B0%E4%B8%8B%E7%BA%A6%E6%9D%9FSequence-item/"/>
    <id>http://118.25.122.94:8080/2019/06/12/由上到下约束Sequence-item/</id>
    <published>2019-06-12T07:19:03.000Z</published>
    <updated>2019-06-12T07:20:40.512Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;由上到下约束Sequence-item&quot;&gt;&lt;a href=&quot;#由上到下约束Sequence-item&quot; class=&quot;headerlink&quot; title=&quot;由上到下约束Sequence item&quot;&gt;&lt;/a&gt;由上到下约束Sequence
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog多重继承实现</title>
    <link href="http://118.25.122.94:8080/2019/06/12/SystemVerilog%E5%A4%9A%E9%87%8D%E7%BB%A7%E6%89%BF%E5%AE%9E%E7%8E%B0/"/>
    <id>http://118.25.122.94:8080/2019/06/12/SystemVerilog多重继承实现/</id>
    <published>2019-06-12T06:11:46.000Z</published>
    <updated>2019-06-12T06:12:39.584Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog接口Class</title>
    <link href="http://118.25.122.94:8080/2019/06/12/SystemVerilog%E6%8E%A5%E5%8F%A3Class/"/>
    <id>http://118.25.122.94:8080/2019/06/12/SystemVerilog接口Class/</id>
    <published>2019-06-12T03:25:12.000Z</published>
    <updated>2019-06-12T03:25:43.331Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;SystemVerilog接口Class&quot;&gt;&lt;a href=&quot;#SystemVerilog接口Class&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog枚举Class</title>
    <link href="http://118.25.122.94:8080/2019/06/12/SystemVerilog%E6%9E%9A%E4%B8%BEClass/"/>
    <id>http://118.25.122.94:8080/2019/06/12/SystemVerilog枚举Class/</id>
    <published>2019-06-12T02:32:42.000Z</published>
    <updated>2019-06-12T02:33:16.795Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;SystemVerilog枚举Class&quot;&gt;&lt;a href=&quot;#SystemVerilog枚举Class&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>UVM RAL中的保留字段如何模拟？</title>
    <link href="http://118.25.122.94:8080/2019/06/11/UVM-RAL%E4%B8%AD%E7%9A%84%E4%BF%9D%E7%95%99%E5%AD%97%E6%AE%B5%E5%A6%82%E4%BD%95%E6%A8%A1%E6%8B%9F%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/06/11/UVM-RAL中的保留字段如何模拟？/</id>
    <published>2019-06-11T09:32:18.000Z</published>
    <updated>2019-06-11T09:33:11.616Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
</feed>
