#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Mon May 13 10:42:16 2019
# Process ID: 13596
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1
# Command line: vivado.exe -log mcs_top_vanilla.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcs_top_vanilla.tcl
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/mcs_top_vanilla.vds
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mcs_top_vanilla.tcl -notrace
Command: synth_design -top mcs_top_vanilla -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 458.852 ; gain = 104.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mcs_top_vanilla' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv:1]
	Parameter BRG_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cpu' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/synth/cpu.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_3914' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_3914_dlmb_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_dlmb_0' (3#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb' of module 'bd_3914_dlmb_0' requires 25 connections, but only 24 given [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:115]
INFO: [Synth 8-638] synthesizing module 'bd_3914_dlmb_cntlr_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask' (4#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (5#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (6#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_dlmb_cntlr_0' (7#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3914_ilmb_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (7#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_ilmb_0' (8#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb' of module 'bd_3914_ilmb_0' requires 25 connections, but only 24 given [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:163]
INFO: [Synth 8-638] synthesizing module 'bd_3914_ilmb_cntlr_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized0' (8#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (8#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (8#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_ilmb_cntlr_0' (9#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3914_iomodule_0_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8800]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8814]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (10#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (10#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (11#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (12#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (13#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (14#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (15#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (16#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (17#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (18#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_iomodule_0_0' (19#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_3914_lmb_bram_I_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_3914_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_lmb_bram_I_0' (30#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram_I' of module 'bd_3914_lmb_bram_I_0' requires 16 connections, but only 14 given [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:231]
INFO: [Synth 8-638] synthesizing module 'bd_3914_microblaze_I_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:88]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_3914_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:748]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_microblaze_I_0' (78#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:88]
WARNING: [Synth 8-350] instance 'microblaze_I' of module 'bd_3914_microblaze_I_0' requires 24 connections, but only 23 given [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:248]
INFO: [Synth 8-638] synthesizing module 'bd_3914_rst_0_0' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (79#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (80#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (81#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (82#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (83#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (84#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_rst_0_0' (85#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'bd_3914_rst_0_0' requires 10 connections, but only 8 given [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:272]
INFO: [Synth 8-6155] done synthesizing module 'bd_3914' (86#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (87#1) [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/synth/cpu.v:60]
INFO: [Synth 8-6157] synthesizing module 'chu_mcs_bridge' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv:1]
	Parameter BRG_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_mcs_bridge' (88#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mmio_sys_vanilla' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:2]
	Parameter N_SW bound to: 16 - type: integer 
	Parameter N_LED bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chu_mmio_controller' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_mmio_controller' (89#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_timer' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'chu_timer' (90#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'chu_uart' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv:8]
	Parameter FIFO_DEPTH_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv:1]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter FIFO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (91#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (92#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (93#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_ctrl' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv:2]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ctrl' (94#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (95#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (96#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'uart' (97#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_uart' (98#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv:8]
INFO: [Synth 8-6157] synthesizing module 'chu_gpo' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_gpo' (99#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_gpi' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_gpi' (100#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_spi_core' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv:1]
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'spi' (101#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'chu_spi_core' (102#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv:1]
WARNING: [Synth 8-350] instance 'spi_slot9' of module 'chu_spi_core' requires 12 connections, but only 8 given [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:107]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [0] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[0]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [0] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [0] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [1] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[1]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [1] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [1] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [2] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[2]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [2] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [2] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [3] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[3]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [3] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [3] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [4] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[4]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [4] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [4] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [5] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[5]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [5] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [5] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [6] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[6]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [6] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [6] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [7] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[7]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [7] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [7] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [8] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[8]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [8] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [8] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [9] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[9]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [9] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [9] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [10] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[10]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [10] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [10] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [11] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[11]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [11] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [11] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [12] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[12]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [12] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [12] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [13] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[13]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [13] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [13] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [14] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[14]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [14] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [14] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [15] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[15]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [15] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [15] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [16] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[16]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [16] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [16] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [17] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[17]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [17] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [17] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [18] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[18]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [18] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [18] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [19] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[19]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [19] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [19] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [20] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[20]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [20] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [20] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [21] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[21]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [21] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [21] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [22] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[22]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [22] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [22] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [23] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[23]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [23] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [23] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [24] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[24]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [24] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [24] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [25] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[25]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [25] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [25] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [26] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[26]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [26] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [26] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [27] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[27]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [27] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [27] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [28] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[28]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [28] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [28] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [29] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[29]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [29] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [29] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [30] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[30]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [30] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [30] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [31] with 1st driver pin 'mmio_sys_vanilla:/spi_slot9/rd_data[31]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [31] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [31] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'mmio_sys_vanilla' (103#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'mcs_top_vanilla' (104#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv:1]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port read
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_spi_core has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port cs
WARNING: [Synth 8-3331] design chu_gpi has unconnected port read
WARNING: [Synth 8-3331] design chu_gpi has unconnected port write
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[1]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[0]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[15]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[14]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[13]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[12]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[10]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[9]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[8]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[0]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port read
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[1]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[0]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design chu_uart has unconnected port read
WARNING: [Synth 8-3331] design chu_uart has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_uart has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_uart has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:51 ; elapsed = 00:03:09 . Memory (MB): peak = 839.945 ; gain = 485.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin spi_slot9:spi_miso to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv:107]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:11 . Memory (MB): peak = 839.945 ; gain = 485.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:52 ; elapsed = 00:03:11 . Memory (MB): peak = 839.945 ; gain = 485.145
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_vanilla_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_vanilla_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'cpu_unit/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'cpu_unit/inst/ilmb/U0'
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/inst'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/inst'
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[0]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[1]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[2]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[0]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[1]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[2]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_vanilla_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_vanilla_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_vanilla_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_vanilla_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 354 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 45 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 71 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 980.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:14 ; elapsed = 00:03:37 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:14 ; elapsed = 00:03:37 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/microblaze_I/U0. (constraint file  {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc}, line 37).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/rst_0/U0. (constraint file  {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc}, line 42).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/ilmb/U0. (constraint file  {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc}, line 48).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/dlmb/U0. (constraint file  {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc}, line 51).
Applied set_property DONT_TOUCH = true for cpu_unit/inst/iomodule_0/U0. (constraint file  {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/dont_touch.xdc}, line 56).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:38 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_stop_instr_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tx_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'spi'
INFO: [Synth 8-5544] ROM "spi_done_tick_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "so_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ready_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
              cpha_delay |                               01 | 00000000000000000000000000000001
                      p0 |                               10 | 00000000000000000000000000000010
                      p1 |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:23 ; elapsed = 00:03:47 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	             4096 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 67    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 374   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 160   
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblaze_v10_0_7_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module chu_mmio_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module chu_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module fifo_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module chu_uart 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module chu_gpo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module chu_gpi 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module chu_spi_core 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/spi_slot9/spi_unit/so_reg_reg was removed.  [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:68]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/spi_slot9/spi_unit/spi_clk_reg_reg was removed.  [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:71]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/spi_slot9/ss_n_reg_reg was removed.  [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv:51]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [8] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/__1/ready_i'
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [8] with 2nd driver pin 'VCC'
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [8] is connected to constant driver, other driver is ignored
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[7]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [7] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[7]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [7] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [7] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[6]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [6] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[6]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [6] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [6] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[5]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [5] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[5]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [5] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [5] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[4]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [4] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[4]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [4] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [4] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[3]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [3] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[3]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [3] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [3] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[2]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [2] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[2]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [2] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [2] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[1]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [1] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[1]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [1] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [1] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/spi_unit/si_reg_reg[0]) is unused and will be removed from module mcs_top_vanilla.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [0] with 1st driver pin 'mmio_unit/spi_slot9/spi_unit/si_reg_reg[0]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[9] [0] with 2nd driver pin 'VCC' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[9] [0] is connected to constant driver, other driver is ignored [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv:67]
WARNING: [Synth 8-3332] Sequential element (mmio_unit/spi_slot9/ctrl_reg_reg[16]) is unused and will be removed from module mcs_top_vanilla.
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]' (FDR) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native )
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]) is unused and will be removed from module iomodule.
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_unit/inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:04:03 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name     | RTL Object                                                       | Inference | Size (Depth x Width) | Primitives                 | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_unit/inst/microblaze_I/U0/Reset' to pin 'cpu_unit/inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:51 ; elapsed = 00:04:18 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:04:20 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name     | RTL Object                                                       | Inference | Size (Depth x Width) | Primitives                 | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:54 ; elapsed = 00:04:21 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:56 ; elapsed = 00:04:24 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:56 ; elapsed = 00:04:24 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 00:04:25 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 00:04:25 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:57 ; elapsed = 00:04:25 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:57 ; elapsed = 00:04:25 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    19|
|3     |LUT1     |    17|
|4     |LUT2     |   122|
|5     |LUT3     |   105|
|6     |LUT4     |   241|
|7     |LUT5     |   123|
|8     |LUT6     |   183|
|9     |LUT6_2   |    81|
|10    |MULT_AND |     2|
|11    |MUXCY_L  |    69|
|12    |MUXF7    |    32|
|13    |RAM32X1D |    64|
|14    |RAM64M   |    16|
|15    |RAM64X1D |    16|
|16    |RAMB36E1 |    32|
|17    |SRL16    |     1|
|18    |SRL16E   |    49|
|19    |XORCY    |    50|
|20    |FD       |    32|
|21    |FDCE     |   208|
|22    |FDE      |    47|
|23    |FDPE     |     4|
|24    |FDR      |     9|
|25    |FDRE     |   746|
|26    |FDS      |     5|
|27    |FDSE     |    22|
|28    |IBUF     |    19|
|29    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                                                         |Module                                         |Cells |
+------+-------------------------------------------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                                                              |                                               |  2332|
|2     |  cpu_unit                                                                                       |cpu                                            |  1724|
|3     |    inst                                                                                         |bd_3914                                        |  1724|
|4     |      dlmb                                                                                       |bd_3914_dlmb_0                                 |    37|
|5     |        U0                                                                                       |lmb_v10                                        |    37|
|6     |      dlmb_cntlr                                                                                 |bd_3914_dlmb_cntlr_0                           |     8|
|7     |        U0                                                                                       |lmb_bram_if_cntlr                              |     8|
|8     |      ilmb                                                                                       |bd_3914_ilmb_0                                 |     1|
|9     |        U0                                                                                       |lmb_v10__parameterized1                        |     1|
|10    |      ilmb_cntlr                                                                                 |bd_3914_ilmb_cntlr_0                           |     8|
|11    |        U0                                                                                       |lmb_bram_if_cntlr__parameterized1              |     8|
|12    |      iomodule_0                                                                                 |bd_3914_iomodule_0_0                           |   161|
|13    |        U0                                                                                       |iomodule                                       |   161|
|14    |      lmb_bram_I                                                                                 |bd_3914_lmb_bram_I_0                           |    54|
|15    |        U0                                                                                       |blk_mem_gen_v8_4_1                             |    54|
|16    |          inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_1_synth                       |    54|
|17    |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_top                                |    54|
|18    |              \valid.cstr                                                                        |blk_mem_gen_generic_cstr                       |    54|
|19    |                \ramloop[0].ram.r                                                                |blk_mem_gen_prim_width                         |     1|
|20    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper                       |     1|
|21    |                \ramloop[10].ram.r                                                               |blk_mem_gen_prim_width__parameterized9         |     1|
|22    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized9       |     1|
|23    |                \ramloop[11].ram.r                                                               |blk_mem_gen_prim_width__parameterized10        |     1|
|24    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized10      |     1|
|25    |                \ramloop[12].ram.r                                                               |blk_mem_gen_prim_width__parameterized11        |     1|
|26    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized11      |     1|
|27    |                \ramloop[13].ram.r                                                               |blk_mem_gen_prim_width__parameterized12        |     1|
|28    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized12      |     1|
|29    |                \ramloop[14].ram.r                                                               |blk_mem_gen_prim_width__parameterized13        |     1|
|30    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized13      |     1|
|31    |                \ramloop[15].ram.r                                                               |blk_mem_gen_prim_width__parameterized14        |     1|
|32    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized14      |     1|
|33    |                \ramloop[16].ram.r                                                               |blk_mem_gen_prim_width__parameterized15        |     1|
|34    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized15      |     1|
|35    |                \ramloop[17].ram.r                                                               |blk_mem_gen_prim_width__parameterized16        |     1|
|36    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized16      |     1|
|37    |                \ramloop[18].ram.r                                                               |blk_mem_gen_prim_width__parameterized17        |     1|
|38    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized17      |     1|
|39    |                \ramloop[19].ram.r                                                               |blk_mem_gen_prim_width__parameterized18        |     1|
|40    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized18      |     1|
|41    |                \ramloop[1].ram.r                                                                |blk_mem_gen_prim_width__parameterized0         |     1|
|42    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized0       |     1|
|43    |                \ramloop[20].ram.r                                                               |blk_mem_gen_prim_width__parameterized19        |     1|
|44    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized19      |     1|
|45    |                \ramloop[21].ram.r                                                               |blk_mem_gen_prim_width__parameterized20        |     1|
|46    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized20      |     1|
|47    |                \ramloop[22].ram.r                                                               |blk_mem_gen_prim_width__parameterized21        |     1|
|48    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized21      |     1|
|49    |                \ramloop[23].ram.r                                                               |blk_mem_gen_prim_width__parameterized22        |     1|
|50    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized22      |     1|
|51    |                \ramloop[24].ram.r                                                               |blk_mem_gen_prim_width__parameterized23        |     1|
|52    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized23      |     1|
|53    |                \ramloop[25].ram.r                                                               |blk_mem_gen_prim_width__parameterized24        |     1|
|54    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized24      |     1|
|55    |                \ramloop[26].ram.r                                                               |blk_mem_gen_prim_width__parameterized25        |     1|
|56    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized25      |     1|
|57    |                \ramloop[27].ram.r                                                               |blk_mem_gen_prim_width__parameterized26        |     1|
|58    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized26      |     1|
|59    |                \ramloop[28].ram.r                                                               |blk_mem_gen_prim_width__parameterized27        |     1|
|60    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized27      |     1|
|61    |                \ramloop[29].ram.r                                                               |blk_mem_gen_prim_width__parameterized28        |     1|
|62    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized28      |     1|
|63    |                \ramloop[2].ram.r                                                                |blk_mem_gen_prim_width__parameterized1         |     1|
|64    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized1       |     1|
|65    |                \ramloop[30].ram.r                                                               |blk_mem_gen_prim_width__parameterized29        |     1|
|66    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized29      |     1|
|67    |                \ramloop[31].ram.r                                                               |blk_mem_gen_prim_width__parameterized30        |    23|
|68    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized30      |     5|
|69    |                \ramloop[3].ram.r                                                                |blk_mem_gen_prim_width__parameterized2         |     1|
|70    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized2       |     1|
|71    |                \ramloop[4].ram.r                                                                |blk_mem_gen_prim_width__parameterized3         |     1|
|72    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized3       |     1|
|73    |                \ramloop[5].ram.r                                                                |blk_mem_gen_prim_width__parameterized4         |     1|
|74    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized4       |     1|
|75    |                \ramloop[6].ram.r                                                                |blk_mem_gen_prim_width__parameterized5         |     1|
|76    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized5       |     1|
|77    |                \ramloop[7].ram.r                                                                |blk_mem_gen_prim_width__parameterized6         |     1|
|78    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized6       |     1|
|79    |                \ramloop[8].ram.r                                                                |blk_mem_gen_prim_width__parameterized7         |     1|
|80    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized7       |     1|
|81    |                \ramloop[9].ram.r                                                                |blk_mem_gen_prim_width__parameterized8         |     1|
|82    |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized8       |     1|
|83    |      microblaze_I                                                                               |bd_3914_microblaze_I_0                         |  1389|
|84    |        U0                                                                                       |MicroBlaze                                     |  1389|
|85    |          MicroBlaze_Core_I                                                                      |MicroBlaze_Core                                |  1142|
|86    |            \Area.Core                                                                           |MicroBlaze_Area                                |  1130|
|87    |              Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                            |    20|
|88    |                BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized8                      |     1|
|89    |                BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized10                     |     1|
|90    |                LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16                     |     1|
|91    |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                         |     8|
|92    |                  \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_772                 |     1|
|93    |                  \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_773                 |     1|
|94    |                  \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_774                 |     1|
|95    |                  \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_775                 |     1|
|96    |                  \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_776                 |     1|
|97    |                  \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_777                 |     1|
|98    |                  \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_778                 |     1|
|99    |                  \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_779                 |     1|
|100   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14                     |     1|
|101   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_769                 |     1|
|102   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_770                 |     1|
|103   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_771                 |     1|
|104   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |microblaze_v10_0_7_MB_LUT3__parameterized4     |     1|
|105   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2                                        |     1|
|106   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized12                     |     1|
|107   |                byte_selects_i_INST                                                              |MB_LUT6_2__parameterized6                      |     1|
|108   |                low_addr_i_INST                                                                  |MB_LUT6_2__parameterized4                      |     1|
|109   |              Data_Flow_I                                                                        |Data_Flow                                      |   627|
|110   |                ALU_I                                                                            |ALU                                            |   103|
|111   |                  \No_Carry_Decoding.CarryIn_MUXCY                                               |microblaze_v10_0_7_MB_MUXCY_674                |     1|
|112   |                  \No_Carry_Decoding.alu_carry_select_LUT                                        |microblaze_v10_0_7_MB_LUT3__parameterized3     |     1|
|113   |                  \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                        |     8|
|114   |                    \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                       |     1|
|115   |                    \Last_Bit.I_ALU_LUT_V5                                                       |microblaze_v10_0_7_MB_LUT6                     |     1|
|116   |                    \Last_Bit.MULT_AND_I                                                         |microblaze_v10_0_7_MB_MULT_AND_766             |     1|
|117   |                    \Last_Bit.MUXCY_XOR_I                                                        |microblaze_v10_0_7_MB_MUXCY_XORCY_767          |     2|
|118   |                    \Last_Bit.Pre_MUXCY_I                                                        |microblaze_v10_0_7_MB_MUXCY_768                |     1|
|119   |                  \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                        |     3|
|120   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_764                  |     1|
|121   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_765          |     2|
|122   |                  \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_675                                    |     3|
|123   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_762                  |     1|
|124   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_763          |     2|
|125   |                  \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_676                                    |     3|
|126   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_760                  |     1|
|127   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_761          |     2|
|128   |                  \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_677                                    |     3|
|129   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_758                  |     1|
|130   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_759          |     2|
|131   |                  \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_678                                    |     3|
|132   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_756                  |     1|
|133   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_757          |     2|
|134   |                  \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_679                                    |     3|
|135   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_754                  |     1|
|136   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_755          |     2|
|137   |                  \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_680                                    |     3|
|138   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_752                  |     1|
|139   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_753          |     2|
|140   |                  \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_681                                    |     3|
|141   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_750                  |     1|
|142   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_751          |     2|
|143   |                  \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_682                                    |     3|
|144   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_748                  |     1|
|145   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_749          |     2|
|146   |                  \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_683                                    |     3|
|147   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_746                  |     1|
|148   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_747          |     2|
|149   |                  \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_684                                    |     3|
|150   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_744                  |     1|
|151   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_745          |     2|
|152   |                  \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_685                                    |     3|
|153   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_742                  |     1|
|154   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_743          |     2|
|155   |                  \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_686                                    |     3|
|156   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_740                  |     1|
|157   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_741          |     2|
|158   |                  \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_687                                    |     3|
|159   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_738                  |     1|
|160   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_739          |     2|
|161   |                  \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_688                                    |     3|
|162   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_736                  |     1|
|163   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_737          |     2|
|164   |                  \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_689                                    |     3|
|165   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_734                  |     1|
|166   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_735          |     2|
|167   |                  \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_690                                    |     3|
|168   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_732                  |     1|
|169   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_733          |     2|
|170   |                  \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_691                                    |     3|
|171   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_730                  |     1|
|172   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_731          |     2|
|173   |                  \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_692                                    |     3|
|174   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_728                  |     1|
|175   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_729          |     2|
|176   |                  \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_693                                    |     3|
|177   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_726                  |     1|
|178   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_727          |     2|
|179   |                  \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_694                                    |     3|
|180   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_724                  |     1|
|181   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_725          |     2|
|182   |                  \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_695                                    |     3|
|183   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_722                  |     1|
|184   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_723          |     2|
|185   |                  \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_696                                    |     3|
|186   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_720                  |     1|
|187   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_721          |     2|
|188   |                  \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_697                                    |     3|
|189   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_718                  |     1|
|190   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_719          |     2|
|191   |                  \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_698                                    |     3|
|192   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_716                  |     1|
|193   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_717          |     2|
|194   |                  \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_699                                    |     3|
|195   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_714                  |     1|
|196   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_715          |     2|
|197   |                  \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_700                                    |     3|
|198   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_712                  |     1|
|199   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_713          |     2|
|200   |                  \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_701                                    |     3|
|201   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_710                  |     1|
|202   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_711          |     2|
|203   |                  \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_702                                    |     3|
|204   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_708                  |     1|
|205   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_709          |     2|
|206   |                  \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_703                                    |     3|
|207   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_706                  |     1|
|208   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_707          |     2|
|209   |                  \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_704                                    |     3|
|210   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2                      |     1|
|211   |                    \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_705          |     2|
|212   |                MSR_Reg_I                                                                        |MSR_Reg                                        |     3|
|213   |                  \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                                    |     1|
|214   |                    MSR_I                                                                        |MB_FDRSE_673                                   |     1|
|215   |                  \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_669                                |     1|
|216   |                    MSR_I                                                                        |MB_FDRSE_672                                   |     1|
|217   |                  \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_670                                |     1|
|218   |                    MSR_I                                                                        |MB_FDRSE_671                                   |     1|
|219   |                Operand_Select_I                                                                 |Operand_Select                                 |   145|
|220   |                  \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12            |     4|
|221   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_665                                  |     1|
|222   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_666                 |     1|
|223   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_667                 |     1|
|224   |                    Op2_DFF                                                                      |MB_FDE_668                                     |     1|
|225   |                  \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10            |     4|
|226   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_661                                  |     1|
|227   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_662                 |     1|
|228   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_663                 |     1|
|229   |                    Op2_DFF                                                                      |MB_FDE_664                                     |     1|
|230   |                  \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_517        |     4|
|231   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_657                                  |     1|
|232   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_658                 |     1|
|233   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_659                 |     1|
|234   |                    Op2_DFF                                                                      |MB_FDE_660                                     |     1|
|235   |                  \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_518        |     4|
|236   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_653                                  |     1|
|237   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_654                 |     1|
|238   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_655                 |     1|
|239   |                    Op2_DFF                                                                      |MB_FDE_656                                     |     1|
|240   |                  \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_519        |     4|
|241   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_649                                  |     1|
|242   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_650                 |     1|
|243   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_651                 |     1|
|244   |                    Op2_DFF                                                                      |MB_FDE_652                                     |     1|
|245   |                  \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_520        |     4|
|246   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_645                                  |     1|
|247   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_646                 |     1|
|248   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_647                 |     1|
|249   |                    Op2_DFF                                                                      |MB_FDE_648                                     |     1|
|250   |                  \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_521        |     4|
|251   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_641                                  |     1|
|252   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_642                 |     1|
|253   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_643                 |     1|
|254   |                    Op2_DFF                                                                      |MB_FDE_644                                     |     1|
|255   |                  \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8             |     4|
|256   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_637                                  |     1|
|257   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_638                 |     1|
|258   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_639                 |     1|
|259   |                    Op2_DFF                                                                      |MB_FDE_640                                     |     1|
|260   |                  \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_522         |     4|
|261   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_633                                  |     1|
|262   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_634                 |     1|
|263   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_635                 |     1|
|264   |                    Op2_DFF                                                                      |MB_FDE_636                                     |     1|
|265   |                  \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_523         |     4|
|266   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_629                                  |     1|
|267   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_630                 |     1|
|268   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_631                 |     1|
|269   |                    Op2_DFF                                                                      |MB_FDE_632                                     |     1|
|270   |                  \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_524         |     4|
|271   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_625                                  |     1|
|272   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_626                 |     1|
|273   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_627                 |     1|
|274   |                    Op2_DFF                                                                      |MB_FDE_628                                     |     1|
|275   |                  \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_525        |     4|
|276   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_621                                  |     1|
|277   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_622                 |     1|
|278   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_623                 |     1|
|279   |                    Op2_DFF                                                                      |MB_FDE_624                                     |     1|
|280   |                  \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_526         |     4|
|281   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_617                                  |     1|
|282   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_618                 |     1|
|283   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_619                 |     1|
|284   |                    Op2_DFF                                                                      |MB_FDE_620                                     |     1|
|285   |                  \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_527         |     4|
|286   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_613                                  |     1|
|287   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_614                 |     1|
|288   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_615                 |     1|
|289   |                    Op2_DFF                                                                      |MB_FDE_616                                     |     1|
|290   |                  \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_528         |     4|
|291   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_609                                  |     1|
|292   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_610                 |     1|
|293   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_611                 |     1|
|294   |                    Op2_DFF                                                                      |MB_FDE_612                                     |     1|
|295   |                  \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_529         |     4|
|296   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_605                                  |     1|
|297   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_606                 |     1|
|298   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_607                 |     1|
|299   |                    Op2_DFF                                                                      |MB_FDE_608                                     |     1|
|300   |                  \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                             |     4|
|301   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_601                                  |     1|
|302   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_602                 |     1|
|303   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_603                 |     1|
|304   |                    Op2_DFF                                                                      |MB_FDE_604                                     |     1|
|305   |                  \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_530                         |     4|
|306   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_597                                  |     1|
|307   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_598                 |     1|
|308   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_599                 |     1|
|309   |                    Op2_DFF                                                                      |MB_FDE_600                                     |     1|
|310   |                  \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6             |     4|
|311   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_593                                  |     1|
|312   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_594                 |     1|
|313   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_595                 |     1|
|314   |                    Op2_DFF                                                                      |MB_FDE_596                                     |     1|
|315   |                  \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4             |     4|
|316   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_589                                  |     1|
|317   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_590                 |     1|
|318   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_591                 |     1|
|319   |                    Op2_DFF                                                                      |MB_FDE_592                                     |     1|
|320   |                  \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2             |     4|
|321   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_585                                  |     1|
|322   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_586                 |     1|
|323   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_587                 |     1|
|324   |                    Op2_DFF                                                                      |MB_FDE_588                                     |     1|
|325   |                  \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_531                         |     4|
|326   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_581                                  |     1|
|327   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_582                 |     1|
|328   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_583                 |     1|
|329   |                    Op2_DFF                                                                      |MB_FDE_584                                     |     1|
|330   |                  \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_532        |     4|
|331   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_577                                  |     1|
|332   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_578                 |     1|
|333   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_579                 |     1|
|334   |                    Op2_DFF                                                                      |MB_FDE_580                                     |     1|
|335   |                  \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_533                         |     5|
|336   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_573                                  |     1|
|337   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_574                 |     1|
|338   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_575                 |     2|
|339   |                    Op2_DFF                                                                      |MB_FDE_576                                     |     1|
|340   |                  \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_534                         |     4|
|341   |                    \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_569                                  |     1|
|342   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_570                 |     1|
|343   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_571                 |     1|
|344   |                    Op2_DFF                                                                      |MB_FDE_572                                     |     1|
|345   |                  \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_535        |     4|
|346   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_565                                  |     1|
|347   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_566                 |     1|
|348   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_567                 |     1|
|349   |                    Op2_DFF                                                                      |MB_FDE_568                                     |     1|
|350   |                  \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_536        |     4|
|351   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_561                                  |     1|
|352   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_562                 |     1|
|353   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_563                 |     1|
|354   |                    Op2_DFF                                                                      |MB_FDE_564                                     |     1|
|355   |                  \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_537        |     4|
|356   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_557                                  |     1|
|357   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_558                 |     1|
|358   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_559                 |     1|
|359   |                    Op2_DFF                                                                      |MB_FDE_560                                     |     1|
|360   |                  \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_538        |     4|
|361   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_553                                  |     1|
|362   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_554                 |     1|
|363   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_555                 |     1|
|364   |                    Op2_DFF                                                                      |MB_FDE_556                                     |     1|
|365   |                  \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_539        |     4|
|366   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_549                                  |     1|
|367   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_550                 |     1|
|368   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_551                 |     1|
|369   |                    Op2_DFF                                                                      |MB_FDE_552                                     |     1|
|370   |                  \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_540        |     4|
|371   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_545                                  |     1|
|372   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_546                 |     1|
|373   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_547                 |     1|
|374   |                    Op2_DFF                                                                      |MB_FDE_548                                     |     1|
|375   |                  \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_541        |     4|
|376   |                    \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                                      |     1|
|377   |                    Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_542                 |     1|
|378   |                    Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_543                 |     1|
|379   |                    Op2_DFF                                                                      |MB_FDE_544                                     |     1|
|380   |                PC_Module_I                                                                      |PC_Module                                      |   104|
|381   |                  \Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                   |PC_Bit                                         |     6|
|382   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_511          |     1|
|383   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_512                   |     1|
|384   |                    PC_EX_DFF                                                                    |MB_FDE_513                                     |     1|
|385   |                    PC_OF_Buffer                                                                 |MB_SRL16E_514                                  |     1|
|386   |                    SUM_I                                                                        |MB_LUT4__parameterized21_515                   |     1|
|387   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_516                 |     1|
|388   |                  \Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                   |PC_Bit_416                                     |     7|
|389   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_505          |     2|
|390   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_506                   |     1|
|391   |                    PC_EX_DFF                                                                    |MB_FDE_507                                     |     1|
|392   |                    PC_OF_Buffer                                                                 |MB_SRL16E_508                                  |     1|
|393   |                    SUM_I                                                                        |MB_LUT4__parameterized21_509                   |     1|
|394   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_510                 |     1|
|395   |                  \Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                   |PC_Bit_417                                     |     7|
|396   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_499          |     2|
|397   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_500                   |     1|
|398   |                    PC_EX_DFF                                                                    |MB_FDE_501                                     |     1|
|399   |                    PC_OF_Buffer                                                                 |MB_SRL16E_502                                  |     1|
|400   |                    SUM_I                                                                        |MB_LUT4__parameterized21_503                   |     1|
|401   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_504                 |     1|
|402   |                  \Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                   |PC_Bit_418                                     |     7|
|403   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_493          |     2|
|404   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_494                   |     1|
|405   |                    PC_EX_DFF                                                                    |MB_FDE_495                                     |     1|
|406   |                    PC_OF_Buffer                                                                 |MB_SRL16E_496                                  |     1|
|407   |                    SUM_I                                                                        |MB_LUT4__parameterized21_497                   |     1|
|408   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_498                 |     1|
|409   |                  \Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                   |PC_Bit_419                                     |     7|
|410   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_487          |     2|
|411   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_488                   |     1|
|412   |                    PC_EX_DFF                                                                    |MB_FDE_489                                     |     1|
|413   |                    PC_OF_Buffer                                                                 |MB_SRL16E_490                                  |     1|
|414   |                    SUM_I                                                                        |MB_LUT4__parameterized21_491                   |     1|
|415   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_492                 |     1|
|416   |                  \Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                   |PC_Bit_420                                     |     7|
|417   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_481          |     2|
|418   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_482                   |     1|
|419   |                    PC_EX_DFF                                                                    |MB_FDE_483                                     |     1|
|420   |                    PC_OF_Buffer                                                                 |MB_SRL16E_484                                  |     1|
|421   |                    SUM_I                                                                        |MB_LUT4__parameterized21_485                   |     1|
|422   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_486                 |     1|
|423   |                  \Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                   |PC_Bit_421                                     |     7|
|424   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_475          |     2|
|425   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_476                   |     1|
|426   |                    PC_EX_DFF                                                                    |MB_FDE_477                                     |     1|
|427   |                    PC_OF_Buffer                                                                 |MB_SRL16E_478                                  |     1|
|428   |                    SUM_I                                                                        |MB_LUT4__parameterized21_479                   |     1|
|429   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_480                 |     1|
|430   |                  \Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                   |PC_Bit_422                                     |     7|
|431   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_469          |     2|
|432   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_470                   |     1|
|433   |                    PC_EX_DFF                                                                    |MB_FDE_471                                     |     1|
|434   |                    PC_OF_Buffer                                                                 |MB_SRL16E_472                                  |     1|
|435   |                    SUM_I                                                                        |MB_LUT4__parameterized21_473                   |     1|
|436   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_474                 |     1|
|437   |                  \Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                   |PC_Bit_423                                     |     7|
|438   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_463          |     2|
|439   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_464                   |     1|
|440   |                    PC_EX_DFF                                                                    |MB_FDE_465                                     |     1|
|441   |                    PC_OF_Buffer                                                                 |MB_SRL16E_466                                  |     1|
|442   |                    SUM_I                                                                        |MB_LUT4__parameterized21_467                   |     1|
|443   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_468                 |     1|
|444   |                  \Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                   |PC_Bit_424                                     |     7|
|445   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_457          |     2|
|446   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_458                   |     1|
|447   |                    PC_EX_DFF                                                                    |MB_FDE_459                                     |     1|
|448   |                    PC_OF_Buffer                                                                 |MB_SRL16E_460                                  |     1|
|449   |                    SUM_I                                                                        |MB_LUT4__parameterized21_461                   |     1|
|450   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_462                 |     1|
|451   |                  \Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                   |PC_Bit_425                                     |     7|
|452   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_451          |     2|
|453   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_452                   |     1|
|454   |                    PC_EX_DFF                                                                    |MB_FDE_453                                     |     1|
|455   |                    PC_OF_Buffer                                                                 |MB_SRL16E_454                                  |     1|
|456   |                    SUM_I                                                                        |MB_LUT4__parameterized21_455                   |     1|
|457   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_456                 |     1|
|458   |                  \Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                   |PC_Bit_426                                     |     7|
|459   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_445          |     2|
|460   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_446                   |     1|
|461   |                    PC_EX_DFF                                                                    |MB_FDE_447                                     |     1|
|462   |                    PC_OF_Buffer                                                                 |MB_SRL16E_448                                  |     1|
|463   |                    SUM_I                                                                        |MB_LUT4__parameterized21_449                   |     1|
|464   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_450                 |     1|
|465   |                  \Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                   |PC_Bit_427                                     |     7|
|466   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_439          |     2|
|467   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_440                   |     1|
|468   |                    PC_EX_DFF                                                                    |MB_FDE_441                                     |     1|
|469   |                    PC_OF_Buffer                                                                 |MB_SRL16E_442                                  |     1|
|470   |                    SUM_I                                                                        |MB_LUT4__parameterized21_443                   |     1|
|471   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_444                 |     1|
|472   |                  \Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                   |PC_Bit_428                                     |     7|
|473   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_433          |     2|
|474   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23_434                   |     1|
|475   |                    PC_EX_DFF                                                                    |MB_FDE_435                                     |     1|
|476   |                    PC_OF_Buffer                                                                 |MB_SRL16E_436                                  |     1|
|477   |                    SUM_I                                                                        |MB_LUT4__parameterized21_437                   |     1|
|478   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_438                 |     1|
|479   |                  \Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                   |PC_Bit_429                                     |     7|
|480   |                    MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_430          |     2|
|481   |                    NewPC_Mux                                                                    |MB_LUT4__parameterized23                       |     1|
|482   |                    PC_EX_DFF                                                                    |MB_FDE                                         |     1|
|483   |                    PC_OF_Buffer                                                                 |MB_SRL16E_431                                  |     1|
|484   |                    SUM_I                                                                        |MB_LUT4__parameterized21                       |     1|
|485   |                    \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_432                 |     1|
|486   |                Register_File_I                                                                  |Register_File                                  |    64|
|487   |                  \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                              |     2|
|488   |                    RegFile_X1                                                                   |MB_RAM32X1D_414                                |     1|
|489   |                    RegFile_X2                                                                   |MB_RAM32X1D_415                                |     1|
|490   |                  \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_322                          |     2|
|491   |                    RegFile_X1                                                                   |MB_RAM32X1D_412                                |     1|
|492   |                    RegFile_X2                                                                   |MB_RAM32X1D_413                                |     1|
|493   |                  \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_323                          |     2|
|494   |                    RegFile_X1                                                                   |MB_RAM32X1D_410                                |     1|
|495   |                    RegFile_X2                                                                   |MB_RAM32X1D_411                                |     1|
|496   |                  \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_324                          |     2|
|497   |                    RegFile_X1                                                                   |MB_RAM32X1D_408                                |     1|
|498   |                    RegFile_X2                                                                   |MB_RAM32X1D_409                                |     1|
|499   |                  \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_325                          |     2|
|500   |                    RegFile_X1                                                                   |MB_RAM32X1D_406                                |     1|
|501   |                    RegFile_X2                                                                   |MB_RAM32X1D_407                                |     1|
|502   |                  \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_326                          |     2|
|503   |                    RegFile_X1                                                                   |MB_RAM32X1D_404                                |     1|
|504   |                    RegFile_X2                                                                   |MB_RAM32X1D_405                                |     1|
|505   |                  \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_327                          |     2|
|506   |                    RegFile_X1                                                                   |MB_RAM32X1D_402                                |     1|
|507   |                    RegFile_X2                                                                   |MB_RAM32X1D_403                                |     1|
|508   |                  \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_328                          |     2|
|509   |                    RegFile_X1                                                                   |MB_RAM32X1D_400                                |     1|
|510   |                    RegFile_X2                                                                   |MB_RAM32X1D_401                                |     1|
|511   |                  \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_329                          |     2|
|512   |                    RegFile_X1                                                                   |MB_RAM32X1D_398                                |     1|
|513   |                    RegFile_X2                                                                   |MB_RAM32X1D_399                                |     1|
|514   |                  \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_330                          |     2|
|515   |                    RegFile_X1                                                                   |MB_RAM32X1D_396                                |     1|
|516   |                    RegFile_X2                                                                   |MB_RAM32X1D_397                                |     1|
|517   |                  \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_331                          |     2|
|518   |                    RegFile_X1                                                                   |MB_RAM32X1D_394                                |     1|
|519   |                    RegFile_X2                                                                   |MB_RAM32X1D_395                                |     1|
|520   |                  \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_332                          |     2|
|521   |                    RegFile_X1                                                                   |MB_RAM32X1D_392                                |     1|
|522   |                    RegFile_X2                                                                   |MB_RAM32X1D_393                                |     1|
|523   |                  \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_333                          |     2|
|524   |                    RegFile_X1                                                                   |MB_RAM32X1D_390                                |     1|
|525   |                    RegFile_X2                                                                   |MB_RAM32X1D_391                                |     1|
|526   |                  \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_334                          |     2|
|527   |                    RegFile_X1                                                                   |MB_RAM32X1D_388                                |     1|
|528   |                    RegFile_X2                                                                   |MB_RAM32X1D_389                                |     1|
|529   |                  \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_335                          |     2|
|530   |                    RegFile_X1                                                                   |MB_RAM32X1D_386                                |     1|
|531   |                    RegFile_X2                                                                   |MB_RAM32X1D_387                                |     1|
|532   |                  \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_336                          |     2|
|533   |                    RegFile_X1                                                                   |MB_RAM32X1D_384                                |     1|
|534   |                    RegFile_X2                                                                   |MB_RAM32X1D_385                                |     1|
|535   |                  \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_337                          |     2|
|536   |                    RegFile_X1                                                                   |MB_RAM32X1D_382                                |     1|
|537   |                    RegFile_X2                                                                   |MB_RAM32X1D_383                                |     1|
|538   |                  \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_338                          |     2|
|539   |                    RegFile_X1                                                                   |MB_RAM32X1D_380                                |     1|
|540   |                    RegFile_X2                                                                   |MB_RAM32X1D_381                                |     1|
|541   |                  \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_339                          |     2|
|542   |                    RegFile_X1                                                                   |MB_RAM32X1D_378                                |     1|
|543   |                    RegFile_X2                                                                   |MB_RAM32X1D_379                                |     1|
|544   |                  \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_340                          |     2|
|545   |                    RegFile_X1                                                                   |MB_RAM32X1D_376                                |     1|
|546   |                    RegFile_X2                                                                   |MB_RAM32X1D_377                                |     1|
|547   |                  \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_341                          |     2|
|548   |                    RegFile_X1                                                                   |MB_RAM32X1D_374                                |     1|
|549   |                    RegFile_X2                                                                   |MB_RAM32X1D_375                                |     1|
|550   |                  \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_342                          |     2|
|551   |                    RegFile_X1                                                                   |MB_RAM32X1D_372                                |     1|
|552   |                    RegFile_X2                                                                   |MB_RAM32X1D_373                                |     1|
|553   |                  \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_343                          |     2|
|554   |                    RegFile_X1                                                                   |MB_RAM32X1D_370                                |     1|
|555   |                    RegFile_X2                                                                   |MB_RAM32X1D_371                                |     1|
|556   |                  \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_344                          |     2|
|557   |                    RegFile_X1                                                                   |MB_RAM32X1D_368                                |     1|
|558   |                    RegFile_X2                                                                   |MB_RAM32X1D_369                                |     1|
|559   |                  \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_345                          |     2|
|560   |                    RegFile_X1                                                                   |MB_RAM32X1D_366                                |     1|
|561   |                    RegFile_X2                                                                   |MB_RAM32X1D_367                                |     1|
|562   |                  \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_346                          |     2|
|563   |                    RegFile_X1                                                                   |MB_RAM32X1D_364                                |     1|
|564   |                    RegFile_X2                                                                   |MB_RAM32X1D_365                                |     1|
|565   |                  \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_347                          |     2|
|566   |                    RegFile_X1                                                                   |MB_RAM32X1D_362                                |     1|
|567   |                    RegFile_X2                                                                   |MB_RAM32X1D_363                                |     1|
|568   |                  \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_348                          |     2|
|569   |                    RegFile_X1                                                                   |MB_RAM32X1D_360                                |     1|
|570   |                    RegFile_X2                                                                   |MB_RAM32X1D_361                                |     1|
|571   |                  \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_349                          |     2|
|572   |                    RegFile_X1                                                                   |MB_RAM32X1D_358                                |     1|
|573   |                    RegFile_X2                                                                   |MB_RAM32X1D_359                                |     1|
|574   |                  \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_350                          |     2|
|575   |                    RegFile_X1                                                                   |MB_RAM32X1D_356                                |     1|
|576   |                    RegFile_X2                                                                   |MB_RAM32X1D_357                                |     1|
|577   |                  \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_351                          |     2|
|578   |                    RegFile_X1                                                                   |MB_RAM32X1D_354                                |     1|
|579   |                    RegFile_X2                                                                   |MB_RAM32X1D_355                                |     1|
|580   |                  \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_352                          |     2|
|581   |                    RegFile_X1                                                                   |MB_RAM32X1D                                    |     1|
|582   |                    RegFile_X2                                                                   |MB_RAM32X1D_353                                |     1|
|583   |                Result_Mux_I                                                                     |Result_Mux                                     |    98|
|584   |                  \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                                 |     3|
|585   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_319 |     1|
|586   |                    EX_Result_DFF                                                                |MB_FD_320                                      |     1|
|587   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_321                   |     1|
|588   |                  \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_198                             |     3|
|589   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_316 |     1|
|590   |                    EX_Result_DFF                                                                |MB_FD_317                                      |     1|
|591   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_318                   |     1|
|592   |                  \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_199                             |     3|
|593   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_313 |     1|
|594   |                    EX_Result_DFF                                                                |MB_FD_314                                      |     1|
|595   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_315                   |     1|
|596   |                  \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_200                             |     3|
|597   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_310 |     1|
|598   |                    EX_Result_DFF                                                                |MB_FD_311                                      |     1|
|599   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_312                   |     1|
|600   |                  \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_201                             |     3|
|601   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_307 |     1|
|602   |                    EX_Result_DFF                                                                |MB_FD_308                                      |     1|
|603   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_309                   |     1|
|604   |                  \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_202                             |     3|
|605   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_304 |     1|
|606   |                    EX_Result_DFF                                                                |MB_FD_305                                      |     1|
|607   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_306                   |     1|
|608   |                  \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_203                             |     3|
|609   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_301 |     1|
|610   |                    EX_Result_DFF                                                                |MB_FD_302                                      |     1|
|611   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_303                   |     1|
|612   |                  \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_204                             |     3|
|613   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_298 |     1|
|614   |                    EX_Result_DFF                                                                |MB_FD_299                                      |     1|
|615   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_300                   |     1|
|616   |                  \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_205                             |     3|
|617   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_295 |     1|
|618   |                    EX_Result_DFF                                                                |MB_FD_296                                      |     1|
|619   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_297                   |     1|
|620   |                  \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_206                             |     3|
|621   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_292 |     1|
|622   |                    EX_Result_DFF                                                                |MB_FD_293                                      |     1|
|623   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_294                   |     1|
|624   |                  \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_207                             |     3|
|625   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_289 |     1|
|626   |                    EX_Result_DFF                                                                |MB_FD_290                                      |     1|
|627   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_291                   |     1|
|628   |                  \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_208                             |     3|
|629   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_286 |     1|
|630   |                    EX_Result_DFF                                                                |MB_FD_287                                      |     1|
|631   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_288                   |     1|
|632   |                  \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_209                             |     3|
|633   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_283 |     1|
|634   |                    EX_Result_DFF                                                                |MB_FD_284                                      |     1|
|635   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_285                   |     1|
|636   |                  \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_210                             |     3|
|637   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_280 |     1|
|638   |                    EX_Result_DFF                                                                |MB_FD_281                                      |     1|
|639   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_282                   |     1|
|640   |                  \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_211                             |     3|
|641   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_277 |     1|
|642   |                    EX_Result_DFF                                                                |MB_FD_278                                      |     1|
|643   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_279                   |     1|
|644   |                  \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_212                             |     3|
|645   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_274 |     1|
|646   |                    EX_Result_DFF                                                                |MB_FD_275                                      |     1|
|647   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_276                   |     1|
|648   |                  \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_213                             |     3|
|649   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_271 |     1|
|650   |                    EX_Result_DFF                                                                |MB_FD_272                                      |     1|
|651   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_273                   |     1|
|652   |                  \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_214                             |     3|
|653   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_268 |     1|
|654   |                    EX_Result_DFF                                                                |MB_FD_269                                      |     1|
|655   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_270                   |     1|
|656   |                  \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_215                             |     3|
|657   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_265 |     1|
|658   |                    EX_Result_DFF                                                                |MB_FD_266                                      |     1|
|659   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_267                   |     1|
|660   |                  \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_216                             |     3|
|661   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_262 |     1|
|662   |                    EX_Result_DFF                                                                |MB_FD_263                                      |     1|
|663   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_264                   |     1|
|664   |                  \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_217                             |     3|
|665   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_259 |     1|
|666   |                    EX_Result_DFF                                                                |MB_FD_260                                      |     1|
|667   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_261                   |     1|
|668   |                  \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_218                             |     3|
|669   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_256 |     1|
|670   |                    EX_Result_DFF                                                                |MB_FD_257                                      |     1|
|671   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_258                   |     1|
|672   |                  \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_219                             |     3|
|673   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_253 |     1|
|674   |                    EX_Result_DFF                                                                |MB_FD_254                                      |     1|
|675   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_255                   |     1|
|676   |                  \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_220                             |     3|
|677   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_250 |     1|
|678   |                    EX_Result_DFF                                                                |MB_FD_251                                      |     1|
|679   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_252                   |     1|
|680   |                  \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_221                             |     3|
|681   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_247 |     1|
|682   |                    EX_Result_DFF                                                                |MB_FD_248                                      |     1|
|683   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_249                   |     1|
|684   |                  \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_222                             |     3|
|685   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_244 |     1|
|686   |                    EX_Result_DFF                                                                |MB_FD_245                                      |     1|
|687   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_246                   |     1|
|688   |                  \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_223                             |     3|
|689   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_241 |     1|
|690   |                    EX_Result_DFF                                                                |MB_FD_242                                      |     1|
|691   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_243                   |     1|
|692   |                  \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_224                             |     3|
|693   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_238 |     1|
|694   |                    EX_Result_DFF                                                                |MB_FD_239                                      |     1|
|695   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_240                   |     1|
|696   |                  \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_225                             |     3|
|697   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_235 |     1|
|698   |                    EX_Result_DFF                                                                |MB_FD_236                                      |     1|
|699   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_237                   |     1|
|700   |                  \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_226                             |     3|
|701   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_232 |     1|
|702   |                    EX_Result_DFF                                                                |MB_FD_233                                      |     1|
|703   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_234                   |     1|
|704   |                  \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_227                             |     3|
|705   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_229 |     1|
|706   |                    EX_Result_DFF                                                                |MB_FD_230                                      |     1|
|707   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_231                   |     1|
|708   |                  \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_228                             |     3|
|709   |                    Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0     |     1|
|710   |                    EX_Result_DFF                                                                |MB_FD                                          |     1|
|711   |                    Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19                       |     1|
|712   |                Shift_Logic_Module_I                                                             |Shift_Logic_Module                             |    98|
|713   |                  \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                                |     3|
|714   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_195                   |     1|
|715   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_196                   |     1|
|716   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_197                |     1|
|717   |                  \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_74                             |     3|
|718   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_192                   |     1|
|719   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_193                   |     1|
|720   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_194                |     1|
|721   |                  \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_75                             |     3|
|722   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_189                   |     1|
|723   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_190                   |     1|
|724   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_191                |     1|
|725   |                  \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_76                             |     3|
|726   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_186                   |     1|
|727   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_187                   |     1|
|728   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_188                |     1|
|729   |                  \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_77                             |     3|
|730   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_183                   |     1|
|731   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_184                   |     1|
|732   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_185                |     1|
|733   |                  \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_78                             |     3|
|734   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_180                   |     1|
|735   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_181                   |     1|
|736   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_182                |     1|
|737   |                  \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_79                             |     3|
|738   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_177                   |     1|
|739   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_178                   |     1|
|740   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_179                |     1|
|741   |                  \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_80                             |     3|
|742   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_174                   |     1|
|743   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_175                   |     1|
|744   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_176                |     1|
|745   |                  \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_81                             |     3|
|746   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_171                   |     1|
|747   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_172                   |     1|
|748   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_173                |     1|
|749   |                  \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_82                             |     3|
|750   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_168                   |     1|
|751   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_169                   |     1|
|752   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_170                |     1|
|753   |                  \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_83                             |     3|
|754   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_165                   |     1|
|755   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_166                   |     1|
|756   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_167                |     1|
|757   |                  \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_84                             |     3|
|758   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_162                   |     1|
|759   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_163                   |     1|
|760   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_164                |     1|
|761   |                  \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_85                             |     3|
|762   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_159                   |     1|
|763   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_160                   |     1|
|764   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_161                |     1|
|765   |                  \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_86                             |     3|
|766   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_156                   |     1|
|767   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_157                   |     1|
|768   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_158                |     1|
|769   |                  \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_87                             |     3|
|770   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_153                   |     1|
|771   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_154                   |     1|
|772   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_155                |     1|
|773   |                  \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_88                             |     3|
|774   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_150                   |     1|
|775   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_151                   |     1|
|776   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_152                |     1|
|777   |                  \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_89                             |     3|
|778   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_147                   |     1|
|779   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_148                   |     1|
|780   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_149                |     1|
|781   |                  \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_90                             |     3|
|782   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_144                   |     1|
|783   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_145                   |     1|
|784   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_146                |     1|
|785   |                  \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_91                             |     3|
|786   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_141                   |     1|
|787   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_142                   |     1|
|788   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_143                |     1|
|789   |                  \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_92                             |     3|
|790   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_138                   |     1|
|791   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_139                   |     1|
|792   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_140                |     1|
|793   |                  \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_93                             |     3|
|794   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_135                   |     1|
|795   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_136                   |     1|
|796   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_137                |     1|
|797   |                  \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_94                             |     3|
|798   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_132                   |     1|
|799   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_133                   |     1|
|800   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_134                |     1|
|801   |                  \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_95                             |     3|
|802   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_129                   |     1|
|803   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_130                   |     1|
|804   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_131                |     1|
|805   |                  \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_96                             |     3|
|806   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_126                   |     1|
|807   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_127                   |     1|
|808   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_128                |     1|
|809   |                  \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_97                             |     3|
|810   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_123                   |     1|
|811   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_124                   |     1|
|812   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_125                |     1|
|813   |                  \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_98                             |     3|
|814   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_120                   |     1|
|815   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_121                   |     1|
|816   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_122                |     1|
|817   |                  \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_99                             |     3|
|818   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_117                   |     1|
|819   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_118                   |     1|
|820   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_119                |     1|
|821   |                  \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_100                            |     3|
|822   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_114                   |     1|
|823   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_115                   |     1|
|824   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_116                |     1|
|825   |                  \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_101                            |     3|
|826   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_111                   |     1|
|827   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_112                   |     1|
|828   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_113                |     1|
|829   |                  \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_102                            |     3|
|830   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_108                   |     1|
|831   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_109                   |     1|
|832   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_110                |     1|
|833   |                  \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_103                            |     3|
|834   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15_105                   |     1|
|835   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17_106                   |     1|
|836   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_107                |     1|
|837   |                  \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_104                            |     3|
|838   |                    Logic_LUT                                                                    |MB_LUT4__parameterized15                       |     1|
|839   |                    Shift_LUT                                                                    |MB_LUT4__parameterized17                       |     1|
|840   |                    Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7                    |     1|
|841   |                Zero_Detect_I                                                                    |Zero_Detect                                    |    12|
|842   |                  Part_Of_Zero_Carry_Start                                                       |microblaze_v10_0_7_MB_MUXCY_67                 |     1|
|843   |                  \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_68                 |     1|
|844   |                  \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_69                 |     1|
|845   |                  \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_70                 |     1|
|846   |                  \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_71                 |     1|
|847   |                  \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_72                 |     1|
|848   |                  \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_73                 |     1|
|849   |              Decode_I                                                                           |Decode                                         |   342|
|850   |                PreFetch_Buffer_I                                                                |PreFetch_Buffer                                |   152|
|851   |                  \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                         |     3|
|852   |                  \Buffer_DFFs[1].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY              |     1|
|853   |                  \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_32                                      |     1|
|854   |                  \Buffer_DFFs[2].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_33           |     2|
|855   |                  \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_34                                      |     1|
|856   |                  \Buffer_DFFs[3].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_35           |     2|
|857   |                  \PreFetch_Buffers[0].SRL16E_I                                                  |MB_SRL16E                                      |    38|
|858   |                  \PreFetch_Buffers[10].SRL16E_I                                                 |MB_SRL16E_36                                   |     1|
|859   |                  \PreFetch_Buffers[11].SRL16E_I                                                 |MB_SRL16E_37                                   |     4|
|860   |                  \PreFetch_Buffers[12].SRL16E_I                                                 |MB_SRL16E_38                                   |     2|
|861   |                  \PreFetch_Buffers[13].SRL16E_I                                                 |MB_SRL16E_39                                   |     2|
|862   |                  \PreFetch_Buffers[14].SRL16E_I                                                 |MB_SRL16E_40                                   |     1|
|863   |                  \PreFetch_Buffers[15].SRL16E_I                                                 |MB_SRL16E_41                                   |     1|
|864   |                  \PreFetch_Buffers[16].SRL16E_I                                                 |MB_SRL16E_42                                   |    17|
|865   |                  \PreFetch_Buffers[17].SRL16E_I                                                 |MB_SRL16E_43                                   |     1|
|866   |                  \PreFetch_Buffers[18].SRL16E_I                                                 |MB_SRL16E_44                                   |     1|
|867   |                  \PreFetch_Buffers[19].SRL16E_I                                                 |MB_SRL16E_45                                   |     1|
|868   |                  \PreFetch_Buffers[1].SRL16E_I                                                  |MB_SRL16E_46                                   |     5|
|869   |                  \PreFetch_Buffers[20].SRL16E_I                                                 |MB_SRL16E_47                                   |     1|
|870   |                  \PreFetch_Buffers[21].SRL16E_I                                                 |MB_SRL16E_48                                   |     1|
|871   |                  \PreFetch_Buffers[22].SRL16E_I                                                 |MB_SRL16E_49                                   |     1|
|872   |                  \PreFetch_Buffers[23].SRL16E_I                                                 |MB_SRL16E_50                                   |     1|
|873   |                  \PreFetch_Buffers[24].SRL16E_I                                                 |MB_SRL16E_51                                   |     1|
|874   |                  \PreFetch_Buffers[25].SRL16E_I                                                 |MB_SRL16E_52                                   |     4|
|875   |                  \PreFetch_Buffers[26].SRL16E_I                                                 |MB_SRL16E_53                                   |     1|
|876   |                  \PreFetch_Buffers[27].SRL16E_I                                                 |MB_SRL16E_54                                   |     1|
|877   |                  \PreFetch_Buffers[28].SRL16E_I                                                 |MB_SRL16E_55                                   |     2|
|878   |                  \PreFetch_Buffers[29].SRL16E_I                                                 |MB_SRL16E_56                                   |     1|
|879   |                  \PreFetch_Buffers[2].SRL16E_I                                                  |MB_SRL16E_57                                   |     2|
|880   |                  \PreFetch_Buffers[30].SRL16E_I                                                 |MB_SRL16E_58                                   |     1|
|881   |                  \PreFetch_Buffers[31].SRL16E_I                                                 |MB_SRL16E_59                                   |     2|
|882   |                  \PreFetch_Buffers[3].SRL16E_I                                                  |MB_SRL16E_60                                   |     7|
|883   |                  \PreFetch_Buffers[4].SRL16E_I                                                  |MB_SRL16E_61                                   |    16|
|884   |                  \PreFetch_Buffers[5].SRL16E_I                                                  |MB_SRL16E_62                                   |    12|
|885   |                  \PreFetch_Buffers[6].SRL16E_I                                                  |MB_SRL16E_63                                   |     2|
|886   |                  \PreFetch_Buffers[7].SRL16E_I                                                  |MB_SRL16E_64                                   |     1|
|887   |                  \PreFetch_Buffers[8].SRL16E_I                                                  |MB_SRL16E_65                                   |     1|
|888   |                  \PreFetch_Buffers[9].SRL16E_I                                                  |MB_SRL16E_66                                   |     3|
|889   |                  of_valid_FDR_I                                                                 |microblaze_v10_0_7_MB_FDR                      |     6|
|890   |                \Using_FPGA.ALU_Carry_FDRE                                                       |microblaze_v10_0_7_MB_FDRE                     |     1|
|891   |                \Using_FPGA.ALU_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY                    |     1|
|892   |                \Using_FPGA.ALU_OP0_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_6                   |     1|
|893   |                \Using_FPGA.ALU_OP1_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_7                   |     1|
|894   |                \Using_FPGA.Correct_Carry_MUXCY                                                  |microblaze_v10_0_7_MB_MUXCY_8                  |     3|
|895   |                \Using_FPGA.Force1_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_9                   |     1|
|896   |                \Using_FPGA.Force2_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_10                  |     1|
|897   |                \Using_FPGA.Force_Val1_FDRE                                                      |microblaze_v10_0_7_MB_FDRE_11                  |     1|
|898   |                \Using_FPGA.Force_Val2_FDRSE                                                     |MB_FDRSE                                       |     1|
|899   |                \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                        |     1|
|900   |                \Using_FPGA.Intr_Carry_MUXCY                                                     |microblaze_v10_0_7_MB_MUXCY_12                 |     1|
|901   |                \Using_FPGA.MULT_AND_I                                                           |microblaze_v10_0_7_MB_MULT_AND                 |     1|
|902   |                \Using_FPGA.MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_7_MB_MUXCY_13                 |     1|
|903   |                \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_7_MB_MUXCY_14                 |     2|
|904   |                \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_7_MB_MUXCY_15                 |     8|
|905   |                \Using_FPGA.New_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_16                 |     2|
|906   |                \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                        |     1|
|907   |                \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                        |     1|
|908   |                \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |microblaze_v10_0_7_MB_LUT3                     |     1|
|909   |                \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |microblaze_v10_0_7_MB_LUT3__parameterized0     |     1|
|910   |                \Using_FPGA.Reg_Test_Equal_FDSE                                                  |microblaze_v10_0_7_MB_FDSE                     |     1|
|911   |                \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |microblaze_v10_0_7_MB_FDRE_17                  |     1|
|912   |                \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                        |     1|
|913   |                \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_18                     |     1|
|914   |                \Using_FPGA.Res_Forward1_LUT3                                                    |microblaze_v10_0_7_MB_LUT3__parameterized1     |     1|
|915   |                \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                        |     1|
|916   |                \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_19                     |     1|
|917   |                \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_20                     |     1|
|918   |                \Using_FPGA.Res_Forward2_LUT3                                                    |microblaze_v10_0_7_MB_LUT3__parameterized1_21  |     1|
|919   |                \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_22                     |     1|
|920   |                \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |microblaze_v10_0_7_MB_FDRE_23                  |     1|
|921   |                \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |microblaze_v10_0_7_MB_FDRE_24                  |     1|
|922   |                \Using_FPGA.clean_iReady_MuxCY                                                   |microblaze_v10_0_7_MB_MUXCY_25                 |     1|
|923   |                \Using_FPGA.force_di1_LUT3                                                       |microblaze_v10_0_7_MB_LUT3__parameterized2     |     1|
|924   |                \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                       |     1|
|925   |                \Using_FPGA.force_jump1_LUT3                                                     |microblaze_v10_0_7_MB_LUT3__parameterized2_26  |     1|
|926   |                \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_27                     |     1|
|927   |                \Using_FPGA.iFetch_MuxCY_1                                                       |microblaze_v10_0_7_MB_MUXCY_28                 |     1|
|928   |                \Using_FPGA.iFetch_MuxCY_2                                                       |microblaze_v10_0_7_MB_MUXCY_29                 |     6|
|929   |                \Using_FPGA.iFetch_MuxCY_3                                                       |microblaze_v10_0_7_MB_MUXCY_30                 |     2|
|930   |                \Using_FPGA.of_PipeRun_MuxCY_1                                                   |microblaze_v10_0_7_MB_MUXCY_31                 |    13|
|931   |                \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                        |     1|
|932   |                \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                        |     1|
|933   |                write_Reg_I_LUT                                                                  |MB_LUT4                                        |     2|
|934   |            Reset_DFF                                                                            |microblaze_v10_0_7_mb_sync_bit                 |     3|
|935   |            \Using_Async_Wakeup_0.Wakeup_DFF                                                     |microblaze_v10_0_7_mb_sync_bit_4               |     2|
|936   |            \Using_Async_Wakeup_1.Wakeup_DFF                                                     |microblaze_v10_0_7_mb_sync_bit_5               |     3|
|937   |      rst_0                                                                                      |bd_3914_rst_0_0                                |    66|
|938   |        U0                                                                                       |proc_sys_reset                                 |    66|
|939   |          EXT_LPF                                                                                |lpf                                            |    23|
|940   |            \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                          |cdc_sync                                       |     6|
|941   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync_3                                     |     6|
|942   |          SEQ                                                                                    |sequence_psr                                   |    38|
|943   |            SEQ_COUNTER                                                                          |upcnt_n                                        |    13|
|944   |  mmio_unit                                                                                      |mmio_sys_vanilla                               |   570|
|945   |    gpi_slot3                                                                                    |chu_gpi                                        |    38|
|946   |    gpo_slot2                                                                                    |chu_gpo                                        |    17|
|947   |    spi_slot9                                                                                    |chu_spi_core                                   |    83|
|948   |      spi_unit                                                                                   |spi                                            |    64|
|949   |    timer_slot0                                                                                  |chu_timer                                      |   141|
|950   |    uart_slot1                                                                                   |chu_uart                                       |   291|
|951   |      uart_unit                                                                                  |uart                                           |   278|
|952   |        baud_gen_unit                                                                            |baud_gen                                       |    33|
|953   |        fifo_rx_unit                                                                             |fifo                                           |    78|
|954   |          c_unit                                                                                 |fifo_ctrl_1                                    |    54|
|955   |          f_unit                                                                                 |reg_file_2                                     |    24|
|956   |        fifo_tx_unit                                                                             |fifo_0                                         |    79|
|957   |          c_unit                                                                                 |fifo_ctrl                                      |    54|
|958   |          f_unit                                                                                 |reg_file                                       |    25|
|959   |        uart_rx_unit                                                                             |uart_rx                                        |    41|
|960   |        uart_tx_unit                                                                             |uart_tx                                        |    47|
+------+-------------------------------------------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:25 . Memory (MB): peak = 980.586 ; gain = 625.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 27 critical warnings and 11808 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:04:04 . Memory (MB): peak = 980.586 ; gain = 485.145
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:04:26 . Memory (MB): peak = 980.586 ; gain = 625.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 293 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
505 Infos, 187 Warnings, 156 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:04:34 . Memory (MB): peak = 980.586 ; gain = 634.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.runs/synth_1/mcs_top_vanilla.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mcs_top_vanilla_utilization_synth.rpt -pb mcs_top_vanilla_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 980.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 13 10:47:14 2019...
