Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep  6 08:34:49 2024
| Host         : DESKTOP-B70II2D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              30 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             127 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |                                 Enable Signal                                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | uart_ip_inst/uart_tx_inst/sample_tick_counter_d                              | rst_i_IBUF       |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]_0[0] | rst_i_IBUF       |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG | fsm_pixel_inst/FSM_sequential_present_state[4]_i_1_n_0                       | rst_i_IBUF       |                3 |              5 |         1.67 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]_2[0] | rst_i_IBUF       |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG | fsm_pixel_inst/E[0]                                                          | rst_i_IBUF       |                1 |              6 |         6.00 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spir/mod_fsm_spi_read/E[0]                                  | rst_i_IBUF       |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spiw/mod_fsm_write/E[0]                                     | rst_i_IBUF       |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | uart_ip_inst/uart_tx_inst/data_shift_buffer_d_0                              | rst_i_IBUF       |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state[7]_i_1_n_0   | rst_i_IBUF       |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | fsm_pixel_inst/we                                                            |                  |                3 |             12 |         4.00 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spir/mod_fsm_spi_read/Q[2]                                  | rst_i_IBUF       |                2 |             12 |         6.00 |
|  clk_i_IBUF_BUFG | spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[6]_0[0]  | rst_i_IBUF       |                4 |             16 |         4.00 |
|  clk_i_IBUF_BUFG | debouncer_inst/cnt[0]_i_1_n_0                                                | rst_i_IBUF       |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | fsm_pixel_inst/FSM_sequential_present_state_reg[2]_0                         | rst_i_IBUF       |                7 |             26 |         3.71 |
|  clk_i_IBUF_BUFG |                                                                              | rst_i_IBUF       |               13 |             30 |         2.31 |
+------------------+------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


