(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((List!1122 0)) (((Cons!1123 (head!1124 (_ BitVec 32)) (tail!1125 List!1122)) (Nil!1126))
))
(declare-fun error_value!1127 () (_ BitVec 32))
(declare-fun listSize!229 (List!1122) (_ BitVec 32))
(declare-fun error_value!1128 () (_ BitVec 32))
(assert (forall ((l!228 List!1122)) (= (listSize!229 l!228) (ite ((_ is Nil!1126) l!228) (_ bv0 32) (ite ((_ is Cons!1123) l!228) (bvadd (_ bv1 32) (listSize!229 (tail!1125 l!228))) error_value!1127))) ))
(assert (exists ((l!228 List!1122)) (not (bvsge (ite ((_ is Nil!1126) l!228) (_ bv0 32) (ite ((_ is Cons!1123) l!228) (bvadd (_ bv1 32) (listSize!229 (tail!1125 l!228))) error_value!1128)) (_ bv0 32))) ))
(check-sat)
(exit)

