// Seed: 303111189
module module_0;
  assign id_1 = ~1;
  supply1 id_2;
  assign id_1 = id_2;
  wand id_3;
  id_4 :
  assert property (@(posedge 1 or posedge id_3) (1 - 1))
  else;
  assign id_1 = id_3;
  assign id_1 = id_2;
  logic [7:0] id_5;
  wire id_6 = id_5[1];
endmodule
module module_1 (
    output supply0 id_0
);
  always @(posedge 1) id_0 = id_2;
  assign id_2 = 1'b0;
  wire id_3;
  wand id_4;
  module_0();
  assign id_4 = 1;
endmodule
