\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___type_def}{}\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}{ICSCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab08951d2511e8867d6f97c25bde8848b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4ef165756193844225b702fa0db10196}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}{CIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7b00c145cb4055a4f2a6d6a5c9d16032}{IOPRSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0067b334dc6480de6ebe57955248758f}{AHBRSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2a225d7deb284d61869e781f0e4b9bf0}{APBRSTR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a1fff31666b6c91ee92b955d8bae25159}{APBRSTR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_affd28dc6ddec7885e7b0f2e2631388b1}{IOPENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}{AHBENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a8a6d19c6a48b5e8e441d30d3776f3861}{APBENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a764beb86862f4347abf4ce90f27aa977}{APBENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a02ffd74ece967afd9be85342469e65b9}{IOPSMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a33476477ea4cf2eb950970d6c82ded52}{AHBSMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aa9a31511acac26ad2064703c21f37a31}{APBSMENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a3be663a82f5e76d3c67562c1f9856429}{APBSMENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}{CCIPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad01f74049d54369c31f8d545194d87a3}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}\label{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHBENR@{AHBENR}}
\index{AHBENR@{AHBENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHBENR}{AHBENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHBENR}

RCC AHB peripherals clock enable register, Address offset\+: 0x38 \Hypertarget{struct_r_c_c___type_def_a0067b334dc6480de6ebe57955248758f}\label{struct_r_c_c___type_def_a0067b334dc6480de6ebe57955248758f} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHBRSTR@{AHBRSTR}}
\index{AHBRSTR@{AHBRSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHBRSTR}{AHBRSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHBRSTR}

RCC AHB peripherals reset register, Address offset\+: 0x28 \Hypertarget{struct_r_c_c___type_def_a33476477ea4cf2eb950970d6c82ded52}\label{struct_r_c_c___type_def_a33476477ea4cf2eb950970d6c82ded52} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHBSMENR@{AHBSMENR}}
\index{AHBSMENR@{AHBSMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHBSMENR}{AHBSMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHBSMENR}

RCC AHB peripheral clocks enable in sleep mode register, Address offset\+: 0x48 \Hypertarget{struct_r_c_c___type_def_a8a6d19c6a48b5e8e441d30d3776f3861}\label{struct_r_c_c___type_def_a8a6d19c6a48b5e8e441d30d3776f3861} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APBENR1@{APBENR1}}
\index{APBENR1@{APBENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBENR1}{APBENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBENR1}

RCC APB peripherals clock enable register1, Address offset\+: 0x3C \Hypertarget{struct_r_c_c___type_def_a764beb86862f4347abf4ce90f27aa977}\label{struct_r_c_c___type_def_a764beb86862f4347abf4ce90f27aa977} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APBENR2@{APBENR2}}
\index{APBENR2@{APBENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBENR2}{APBENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBENR2}

RCC APB peripherals clock enable register2, Address offset\+: 0x40 \Hypertarget{struct_r_c_c___type_def_a2a225d7deb284d61869e781f0e4b9bf0}\label{struct_r_c_c___type_def_a2a225d7deb284d61869e781f0e4b9bf0} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APBRSTR1@{APBRSTR1}}
\index{APBRSTR1@{APBRSTR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBRSTR1}{APBRSTR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBRSTR1}

RCC APB peripherals reset register 1, Address offset\+: 0x2C \Hypertarget{struct_r_c_c___type_def_a1fff31666b6c91ee92b955d8bae25159}\label{struct_r_c_c___type_def_a1fff31666b6c91ee92b955d8bae25159} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APBRSTR2@{APBRSTR2}}
\index{APBRSTR2@{APBRSTR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBRSTR2}{APBRSTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBRSTR2}

RCC APB peripherals reset register 2, Address offset\+: 0x30 \Hypertarget{struct_r_c_c___type_def_aa9a31511acac26ad2064703c21f37a31}\label{struct_r_c_c___type_def_aa9a31511acac26ad2064703c21f37a31} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APBSMENR1@{APBSMENR1}}
\index{APBSMENR1@{APBSMENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBSMENR1}{APBSMENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBSMENR1}

RCC APB peripheral clocks enable in sleep mode register1, Address offset\+: 0x4C \Hypertarget{struct_r_c_c___type_def_a3be663a82f5e76d3c67562c1f9856429}\label{struct_r_c_c___type_def_a3be663a82f5e76d3c67562c1f9856429} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APBSMENR2@{APBSMENR2}}
\index{APBSMENR2@{APBSMENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBSMENR2}{APBSMENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBSMENR2}

RCC APB peripheral clocks enable in sleep mode register2, Address offset\+: 0x50 \Hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDCR}

RCC Backup Domain Control Register, Address offset\+: 0x5C \Hypertarget{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}\label{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CCIPR@{CCIPR}}
\index{CCIPR@{CCIPR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCIPR}{CCIPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCIPR}

RCC Peripherals Independent Clocks Configuration Register, Address offset\+: 0x54 \Hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

RCC Regulated Domain Clocks Configuration Register, Address offset\+: 0x08 \Hypertarget{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}\label{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CICR@{CICR}}
\index{CICR@{CICR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CICR}{CICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CICR}

RCC Clock Interrupt Clear Register, Address offset\+: 0x20 \Hypertarget{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}\label{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIER@{CIER}}
\index{CIER@{CIER}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIER}{CIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIER}

RCC Clock Interrupt Enable Register, Address offset\+: 0x18 \Hypertarget{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}\label{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIFR@{CIFR}}
\index{CIFR@{CIFR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIFR}{CIFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIFR}

RCC Clock Interrupt Flag Register, Address offset\+: 0x1C \Hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RCC Clock Sources Control Register, Address offset\+: 0x00 \Hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

RCC Unregulated Domain Clock Control and Status Register, Address offset\+: 0x60 \Hypertarget{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}\label{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!ICSCR@{ICSCR}}
\index{ICSCR@{ICSCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICSCR}{ICSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICSCR}

RCC Internal Clock Sources Calibration Register, Address offset\+: 0x04 \Hypertarget{struct_r_c_c___type_def_affd28dc6ddec7885e7b0f2e2631388b1}\label{struct_r_c_c___type_def_affd28dc6ddec7885e7b0f2e2631388b1} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!IOPENR@{IOPENR}}
\index{IOPENR@{IOPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOPENR}{IOPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOPENR}

RCC IO port enable register, Address offset\+: 0x34 \Hypertarget{struct_r_c_c___type_def_a7b00c145cb4055a4f2a6d6a5c9d16032}\label{struct_r_c_c___type_def_a7b00c145cb4055a4f2a6d6a5c9d16032} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!IOPRSTR@{IOPRSTR}}
\index{IOPRSTR@{IOPRSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOPRSTR}{IOPRSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOPRSTR}

RCC IO port reset register, Address offset\+: 0x24 \Hypertarget{struct_r_c_c___type_def_a02ffd74ece967afd9be85342469e65b9}\label{struct_r_c_c___type_def_a02ffd74ece967afd9be85342469e65b9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!IOPSMENR@{IOPSMENR}}
\index{IOPSMENR@{IOPSMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOPSMENR}{IOPSMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOPSMENR}

RCC IO port clocks enable in sleep mode register, Address offset\+: 0x44 \Hypertarget{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}\label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLLCFGR}

RCC System PLL configuration Register, Address offset\+: 0x0C \Hypertarget{struct_r_c_c___type_def_ab08951d2511e8867d6f97c25bde8848b}\label{struct_r_c_c___type_def_ab08951d2511e8867d6f97c25bde8848b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x10 \Hypertarget{struct_r_c_c___type_def_a4ef165756193844225b702fa0db10196}\label{struct_r_c_c___type_def_a4ef165756193844225b702fa0db10196} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x14 \Hypertarget{struct_r_c_c___type_def_ad01f74049d54369c31f8d545194d87a3}\label{struct_r_c_c___type_def_ad01f74049d54369c31f8d545194d87a3} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x58 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\mbox{\hyperlink{stm32g030xx_8h}{stm32g030xx.\+h}}\end{DoxyCompactItemize}
