# HDL_Verification_CA_Extra
Fine-tuning Llama 3.2 1B using LoRA and 4-bit quantization to automate SystemVerilog Assertion (SVA) generation from Verilog code. Designed for formal verification workflows (ABV) as part of the Functional HDL Verification course.
