

================================================================
== Vitis HLS Report for 'syrk'
================================================================
* Date:           Fri Feb 21 05:32:25 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syrk
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.517 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    29023|    29023|  0.145 ms|  0.145 ms|  29024|  29024|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_syrk_Pipeline_lprd_1_lprd_2_fu_68   |syrk_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_syrk_Pipeline_lp1_lp2_fu_84         |syrk_Pipeline_lp1_lp2        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_syrk_Pipeline_lp4_lp5_fu_93         |syrk_Pipeline_lp4_lp5        |     4108|     4108|  20.540 us|  20.540 us|   4108|   4108|       no|
        |grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101  |syrk_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   128|    24929|    14957|    -|
|Memory               |        0|     -|        0|        0|   32|
|Multiplexer          |        -|     -|        -|      615|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   128|    24941|    15572|   32|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        2|        3|   10|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    3|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U68      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|    2|    205|    220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U69       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|    3|    143|     78|    0|
    |grp_syrk_Pipeline_lp1_lp2_fu_84         |syrk_Pipeline_lp1_lp2           |        0|  123|  24242|  14051|    0|
    |grp_syrk_Pipeline_lp4_lp5_fu_93         |syrk_Pipeline_lp4_lp5           |        0|    0|    254|    210|    0|
    |grp_syrk_Pipeline_lprd_1_lprd_2_fu_68   |syrk_Pipeline_lprd_1_lprd_2     |        0|    0|     42|    178|    0|
    |grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101  |syrk_Pipeline_lpwr_1_lpwr_2     |        0|    0|     43|    220|    0|
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                   |                                |        0|  128|  24929|  14957|    0|
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A0_U     |buff_A0_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_A1_U     |buff_A0_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B_U      |buff_B_RAM_AUTO_1R1W        |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |buff_C_out_U  |buff_C_out_RAM_AUTO_1R1W    |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                            |        0|  0|   0|   32| 16384|  128|     4|       524288|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  49|          9|    1|          9|
    |buff_A0_address0     |  14|          3|   12|         36|
    |buff_A0_ce0          |  14|          3|    1|          3|
    |buff_A0_ce1          |   9|          2|    1|          2|
    |buff_A0_ce10         |   9|          2|    1|          2|
    |buff_A0_ce11         |   9|          2|    1|          2|
    |buff_A0_ce12         |   9|          2|    1|          2|
    |buff_A0_ce13         |   9|          2|    1|          2|
    |buff_A0_ce14         |   9|          2|    1|          2|
    |buff_A0_ce15         |   9|          2|    1|          2|
    |buff_A0_ce2          |   9|          2|    1|          2|
    |buff_A0_ce3          |   9|          2|    1|          2|
    |buff_A0_ce4          |   9|          2|    1|          2|
    |buff_A0_ce5          |   9|          2|    1|          2|
    |buff_A0_ce6          |   9|          2|    1|          2|
    |buff_A0_ce7          |   9|          2|    1|          2|
    |buff_A0_ce8          |   9|          2|    1|          2|
    |buff_A0_ce9          |   9|          2|    1|          2|
    |buff_A0_we0          |   9|          2|    1|          2|
    |buff_A1_address0     |  14|          3|   12|         36|
    |buff_A1_ce0          |  14|          3|    1|          3|
    |buff_A1_ce1          |   9|          2|    1|          2|
    |buff_A1_ce10         |   9|          2|    1|          2|
    |buff_A1_ce11         |   9|          2|    1|          2|
    |buff_A1_ce12         |   9|          2|    1|          2|
    |buff_A1_ce13         |   9|          2|    1|          2|
    |buff_A1_ce14         |   9|          2|    1|          2|
    |buff_A1_ce15         |   9|          2|    1|          2|
    |buff_A1_ce2          |   9|          2|    1|          2|
    |buff_A1_ce3          |   9|          2|    1|          2|
    |buff_A1_ce4          |   9|          2|    1|          2|
    |buff_A1_ce5          |   9|          2|    1|          2|
    |buff_A1_ce6          |   9|          2|    1|          2|
    |buff_A1_ce7          |   9|          2|    1|          2|
    |buff_A1_ce8          |   9|          2|    1|          2|
    |buff_A1_ce9          |   9|          2|    1|          2|
    |buff_A1_we0          |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   12|         36|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_C_out_address0  |  26|          5|   12|         60|
    |buff_C_out_ce0       |  26|          5|    1|          5|
    |buff_C_out_ce1       |   9|          2|    1|          2|
    |buff_C_out_d0        |  20|          4|   32|        128|
    |buff_C_out_we0       |  20|          4|    1|          4|
    |grp_fu_118_ce        |  14|          3|    1|          3|
    |grp_fu_118_p0        |  14|          3|   32|         96|
    |grp_fu_118_p1        |  14|          3|   32|         96|
    |grp_fu_122_ce        |  14|          3|    1|          3|
    |grp_fu_122_p0        |  14|          3|   32|         96|
    |grp_fu_122_p1        |  14|          3|   32|         96|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 615|        131|  250|        781|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  8|   0|    8|          0|
    |grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg         |  1|   0|    1|          0|
    |grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg         |  1|   0|    1|          0|
    |grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg   |  1|   0|    1|          0|
    |grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 12|   0|   12|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          syrk|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          syrk|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          syrk|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          syrk|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          syrk|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          syrk|  return value|
|alpha           |   in|   32|     ap_none|         alpha|        scalar|
|beta            |   in|   32|     ap_none|          beta|        scalar|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_out_address0  |  out|   12|   ap_memory|         C_out|         array|
|C_out_ce0       |  out|    1|   ap_memory|         C_out|         array|
|C_out_we0       |  out|    1|   ap_memory|         C_out|         array|
|C_out_d0        |  out|   32|   ap_memory|         C_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

