#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun  6 20:28:08 2022
# Process ID: 1094014
# Current directory: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1
# Command line: vivado -log Task_1_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Task_1_design_wrapper.tcl -notrace
# Log file: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper.vdi
# Journal file: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 16, Host memory: 33643 MB
#-----------------------------------------------------------
source Task_1_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top Task_1_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_1/Task_1_design_axi_gpio_0_1.dcp' for cell 'Task_1_design_i/AXI_GPIO_LEDS'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_0/Task_1_design_axi_gpio_0_0.dcp' for cell 'Task_1_design_i/AXI_GPIO_SWITCHES'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_proc_sys_reset_0_0/Task_1_design_proc_sys_reset_0_0.dcp' for cell 'Task_1_design_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_processing_system7_0_0/Task_1_design_processing_system7_0_0.dcp' for cell 'Task_1_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_sync_0_0/Task_1_design_sync_0_0.dcp' for cell 'Task_1_design_i/sync_0'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_util_vector_logic_0_0/Task_1_design_util_vector_logic_0_0.dcp' for cell 'Task_1_design_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_xbar_0/Task_1_design_xbar_0.dcp' for cell 'Task_1_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_auto_pc_0/Task_1_design_auto_pc_0.dcp' for cell 'Task_1_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2969.969 ; gain = 0.000 ; free physical = 6633 ; free virtual = 25519
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_processing_system7_0_0/Task_1_design_processing_system7_0_0.xdc] for cell 'Task_1_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_processing_system7_0_0/Task_1_design_processing_system7_0_0.xdc] for cell 'Task_1_design_i/processing_system7_0/inst'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_0/Task_1_design_axi_gpio_0_0_board.xdc] for cell 'Task_1_design_i/AXI_GPIO_SWITCHES/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_0/Task_1_design_axi_gpio_0_0_board.xdc] for cell 'Task_1_design_i/AXI_GPIO_SWITCHES/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_0/Task_1_design_axi_gpio_0_0.xdc] for cell 'Task_1_design_i/AXI_GPIO_SWITCHES/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_0/Task_1_design_axi_gpio_0_0.xdc] for cell 'Task_1_design_i/AXI_GPIO_SWITCHES/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_1/Task_1_design_axi_gpio_0_1_board.xdc] for cell 'Task_1_design_i/AXI_GPIO_LEDS/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_1/Task_1_design_axi_gpio_0_1_board.xdc] for cell 'Task_1_design_i/AXI_GPIO_LEDS/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_1/Task_1_design_axi_gpio_0_1.xdc] for cell 'Task_1_design_i/AXI_GPIO_LEDS/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_axi_gpio_0_1/Task_1_design_axi_gpio_0_1.xdc] for cell 'Task_1_design_i/AXI_GPIO_LEDS/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_proc_sys_reset_0_0/Task_1_design_proc_sys_reset_0_0_board.xdc] for cell 'Task_1_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_proc_sys_reset_0_0/Task_1_design_proc_sys_reset_0_0_board.xdc] for cell 'Task_1_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_proc_sys_reset_0_0/Task_1_design_proc_sys_reset_0_0.xdc] for cell 'Task_1_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.gen/sources_1/bd/Task_1_design/ip/Task_1_design_proc_sys_reset_0_0/Task_1_design_proc_sys_reset_0_0.xdc] for cell 'Task_1_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/digilent-xdc-master/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/christophlehr/TUWien/studium/es_fpga/digilent-xdc-master/Zedboard-Master.xdc:377]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/christophlehr/TUWien/studium/es_fpga/digilent-xdc-master/Zedboard-Master.xdc:377]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/digilent-xdc-master/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.992 ; gain = 0.000 ; free physical = 6535 ; free virtual = 25422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3025.992 ; gain = 56.023 ; free physical = 6535 ; free virtual = 25422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3025.992 ; gain = 0.000 ; free physical = 6527 ; free virtual = 25414

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 198ec87f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3025.992 ; gain = 0.000 ; free physical = 6123 ; free virtual = 25009

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Task_1_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 into driver instance Task_1_design_i/util_vector_logic_0/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Task_1_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance Task_1_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 149242ea8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3197.062 ; gain = 0.000 ; free physical = 5877 ; free virtual = 24762
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 149242ea8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3197.062 ; gain = 0.000 ; free physical = 5877 ; free virtual = 24762
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 114bfc9a4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3197.062 ; gain = 0.000 ; free physical = 5877 ; free virtual = 24762
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 104 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 114bfc9a4

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3229.078 ; gain = 32.016 ; free physical = 5877 ; free virtual = 24762
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 114bfc9a4

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3229.078 ; gain = 32.016 ; free physical = 5877 ; free virtual = 24762
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cfd2ec0d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3229.078 ; gain = 32.016 ; free physical = 5877 ; free virtual = 24762
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              43  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             104  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.078 ; gain = 0.000 ; free physical = 5877 ; free virtual = 24762
Ending Logic Optimization Task | Checksum: 19ee8dc7e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3229.078 ; gain = 32.016 ; free physical = 5877 ; free virtual = 24762

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19ee8dc7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.078 ; gain = 0.000 ; free physical = 5876 ; free virtual = 24762

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19ee8dc7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.078 ; gain = 0.000 ; free physical = 5876 ; free virtual = 24762

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.078 ; gain = 0.000 ; free physical = 5876 ; free virtual = 24762
Ending Netlist Obfuscation Task | Checksum: 19ee8dc7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.078 ; gain = 0.000 ; free physical = 5876 ; free virtual = 24762
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3229.078 ; gain = 203.086 ; free physical = 5876 ; free virtual = 24762
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3277.102 ; gain = 40.020 ; free physical = 5860 ; free virtual = 24746
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Task_1_design_wrapper_drc_opted.rpt -pb Task_1_design_wrapper_drc_opted.pb -rpx Task_1_design_wrapper_drc_opted.rpx
Command: report_drc -file Task_1_design_wrapper_drc_opted.rpt -pb Task_1_design_wrapper_drc_opted.pb -rpx Task_1_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5809 ; free virtual = 24697
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ceb81ce4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5809 ; free virtual = 24697
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5809 ; free virtual = 24697

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103f078c5

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5835 ; free virtual = 24722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ea621dc

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5852 ; free virtual = 24739

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ea621dc

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5852 ; free virtual = 24739
Phase 1 Placer Initialization | Checksum: 14ea621dc

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5853 ; free virtual = 24741

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 115f26bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5838 ; free virtual = 24725

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f9cc2905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5845 ; free virtual = 24732

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f9cc2905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5845 ; free virtual = 24732

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5826 ; free virtual = 24714

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 24a41cb32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5825 ; free virtual = 24713
Phase 2.4 Global Placement Core | Checksum: 29ab0a5d4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5825 ; free virtual = 24712
Phase 2 Global Placement | Checksum: 29ab0a5d4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5824 ; free virtual = 24712

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26b59d527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5824 ; free virtual = 24711

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 189e84790

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5824 ; free virtual = 24712

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aadc1df7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5823 ; free virtual = 24710

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b48550a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5823 ; free virtual = 24710

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b503d06c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5821 ; free virtual = 24708

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1513622c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5822 ; free virtual = 24709

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 152e90c17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5822 ; free virtual = 24709
Phase 3 Detail Placement | Checksum: 152e90c17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5822 ; free virtual = 24709

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cba17490

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.032 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25bc35f2a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d4b85464

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cba17490

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d9c30b72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
Phase 4.1 Post Commit Optimization | Checksum: 1d9c30b72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9c30b72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d9c30b72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
Phase 4.3 Placer Reporting | Checksum: 1d9c30b72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ef31a63

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
Ending Placer Task | Checksum: 99b7a3bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5841 ; free virtual = 24728
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5857 ; free virtual = 24747
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Task_1_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5840 ; free virtual = 24728
INFO: [runtcl-4] Executing : report_utilization -file Task_1_design_wrapper_utilization_placed.rpt -pb Task_1_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Task_1_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5854 ; free virtual = 24742
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 5818 ; free virtual = 24710
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 400ed500 ConstDB: 0 ShapeSum: 59a8cebb RouteDB: 0
Post Restoration Checksum: NetGraph: 81634363 NumContArr: 4e1df15e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cf8134c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3431.113 ; gain = 8.480 ; free physical = 5722 ; free virtual = 24612

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cf8134c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3455.109 ; gain = 32.477 ; free physical = 5688 ; free virtual = 24578

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cf8134c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3455.109 ; gain = 32.477 ; free physical = 5688 ; free virtual = 24578
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: bcf64995

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5675 ; free virtual = 24565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.204  | TNS=0.000  | WHS=-0.170 | THS=-22.761|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1518
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1518
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1156d1246

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1156d1246

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559
Phase 3 Initial Routing | Checksum: 155761e3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5670 ; free virtual = 24561

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19df1c637

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5670 ; free virtual = 24560

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d77eb061

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5668 ; free virtual = 24559
Phase 4 Rip-up And Reroute | Checksum: d77eb061

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5668 ; free virtual = 24559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: cc09da9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: cc09da9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cc09da9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559
Phase 5 Delay and Skew Optimization | Checksum: cc09da9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: de538060

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.282  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 3524ba8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559
Phase 6 Post Hold Fix | Checksum: 3524ba8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197059 %
  Global Horizontal Routing Utilization  = 0.278144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: aee04d69

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: aee04d69

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3481.992 ; gain = 59.359 ; free physical = 5669 ; free virtual = 24559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e29c7ae3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3498.000 ; gain = 75.367 ; free physical = 5668 ; free virtual = 24559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.282  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e29c7ae3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3498.000 ; gain = 75.367 ; free physical = 5668 ; free virtual = 24558
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3498.000 ; gain = 75.367 ; free physical = 5707 ; free virtual = 24597

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3498.000 ; gain = 75.367 ; free physical = 5707 ; free virtual = 24597
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3498.000 ; gain = 0.000 ; free physical = 5703 ; free virtual = 24597
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Task_1_design_wrapper_drc_routed.rpt -pb Task_1_design_wrapper_drc_routed.pb -rpx Task_1_design_wrapper_drc_routed.rpx
Command: report_drc -file Task_1_design_wrapper_drc_routed.rpt -pb Task_1_design_wrapper_drc_routed.pb -rpx Task_1_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Task_1_design_wrapper_methodology_drc_routed.rpt -pb Task_1_design_wrapper_methodology_drc_routed.pb -rpx Task_1_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Task_1_design_wrapper_methodology_drc_routed.rpt -pb Task_1_design_wrapper_methodology_drc_routed.pb -rpx Task_1_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1.runs/impl_1/Task_1_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Task_1_design_wrapper_power_routed.rpt -pb Task_1_design_wrapper_power_summary_routed.pb -rpx Task_1_design_wrapper_power_routed.rpx
Command: report_power -file Task_1_design_wrapper_power_routed.rpt -pb Task_1_design_wrapper_power_summary_routed.pb -rpx Task_1_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Task_1_design_wrapper_route_status.rpt -pb Task_1_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Task_1_design_wrapper_timing_summary_routed.rpt -pb Task_1_design_wrapper_timing_summary_routed.pb -rpx Task_1_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Task_1_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Task_1_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Task_1_design_wrapper_bus_skew_routed.rpt -pb Task_1_design_wrapper_bus_skew_routed.pb -rpx Task_1_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Task_1_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Task_1_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3832.770 ; gain = 238.004 ; free physical = 5673 ; free virtual = 24570
INFO: [Common 17-206] Exiting Vivado at Mon Jun  6 20:29:01 2022...
