{"vcs1":{"timestamp_begin":1683312765.971822913, "rt":0.57, "ut":0.29, "st":0.14}}
{"vcselab":{"timestamp_begin":1683312766.601804021, "rt":0.41, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1683312767.062925607, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683312765.629178941}
{"VCS_COMP_START_TIME": 1683312765.629178941}
{"VCS_COMP_END_TIME": 1683312767.353862363}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340480}}
{"stitch_vcselab": {"peak_mem": 239072}}
